[03/09 17:30:51      0s] 
[03/09 17:30:51      0s] Cadence Innovus(TM) Implementation System.
[03/09 17:30:51      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/09 17:30:51      0s] 
[03/09 17:30:51      0s] Version:	v21.13-s100_1, built Fri Mar 4 14:32:31 PST 2022
[03/09 17:30:51      0s] Options:	-no_gui -init apr.tcl 
[03/09 17:30:51      0s] Date:		Sun Mar  9 17:30:51 2025
[03/09 17:30:51      0s] Host:		ic21 (x86_64 w/Linux 3.10.0-1160.62.1.el7.x86_64) (16cores*64cpus*AMD EPYC 7282 16-Core Processor 512KB)
[03/09 17:30:51      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/09 17:30:51      0s] 
[03/09 17:30:51      0s] License:
[03/09 17:30:51      0s] 		[17:30:51.370573] Configured Lic search path (20.02-s004): 5280@nthucad:5280@lstc:26585@lshc::1717@lshc

[03/09 17:30:51      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[03/09 17:30:51      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/09 17:31:04     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.13-s100_1 (64bit) 03/04/2022 14:32 (Linux 3.10.0-693.el7.x86_64)
[03/09 17:31:07     14s] @(#)CDS: NanoRoute 21.13-s100_1 NR220220-0140/21_13-UB (database version 18.20.572) {superthreading v2.17}
[03/09 17:31:07     14s] @(#)CDS: AAE 21.13-s034 (64bit) 03/04/2022 (Linux 3.10.0-693.el7.x86_64)
[03/09 17:31:07     14s] @(#)CDS: CTE 21.13-s042_1 () Mar  4 2022 08:38:36 ( )
[03/09 17:31:07     14s] @(#)CDS: SYNTECH 21.13-s014_1 () Feb 17 2022 23:50:03 ( )
[03/09 17:31:07     14s] @(#)CDS: CPE v21.13-s074
[03/09 17:31:07     14s] @(#)CDS: IQuantus/TQuantus 20.1.2-s656 (64bit) Tue Nov 9 23:11:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/09 17:31:07     14s] @(#)CDS: OA 22.60-p067 Fri Jan 14 12:14:46 2022
[03/09 17:31:07     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/09 17:31:07     14s] @(#)CDS: RCDB 11.15.0
[03/09 17:31:07     14s] @(#)CDS: STYLUS 21.11-s013_1 (12/14/2021 07:38 PST)
[03/09 17:31:07     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_6388_ic21_g113062640_YHhs0v.

[03/09 17:31:07     14s] Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.
[03/09 17:31:08     16s] 
[03/09 17:31:08     16s] **INFO:  MMMC transition support version v31-84 
[03/09 17:31:08     16s] 
[03/09 17:31:08     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/09 17:31:08     16s] <CMD> suppressMessage ENCEXT-2799
[03/09 17:31:08     16s] Sourcing file "apr.tcl" ...
[03/09 17:31:08     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/09 17:31:08     16s] <CMD> suppressMessage ENCEXT-2799
[03/09 17:31:08     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/09 17:31:08     16s] <CMD> suppressMessage ENCEXT-2799
[03/09 17:31:08     16s] <CMD> win
[03/09 17:31:08     16s] Cannot display window in tcl mode
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 17:31:08     16s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[03/09 17:31:08     16s] Setting releaseMultiCpuLicenseMode to false.
[03/09 17:31:08     16s] <CMD> setDistributeHost -local
[03/09 17:31:08     16s] The timeout for a remote job to respond is 3600 seconds.
[03/09 17:31:08     16s] Submit command for task runs will be: local
[03/09 17:31:08     16s] <CMD> setDesignMode -process 7 -node N7
[03/09 17:31:08     16s] ##  Process: 7             (User Set)               
[03/09 17:31:08     16s] ##     Node: N7            (User Set)           
[03/09 17:31:08     16s] Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/09 17:31:08     16s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/09 17:31:08     16s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/09 17:31:08     16s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/09 17:31:08     16s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/09 17:31:08     16s] <CMD> set init_gnd_net VSS
[03/09 17:31:08     16s] <CMD> set init_lef_file {../lef/asap7_tech_4x_201209.lef ../lef/asap7sc7p5t_28_L_4x_220121a.lef ../lef/asap7sc7p5t_28_SL_4x_220121a.lef}
[03/09 17:31:08     16s] <CMD> set init_design_settop 0
[03/09 17:31:08     16s] <CMD> set init_verilog ../design/sha256.v
[03/09 17:31:08     16s] <CMD> set init_mmmc_file mmmc.view
[03/09 17:31:08     16s] <CMD> set init_pwr_net VDD
[03/09 17:31:08     16s] <CMD> init_design
[03/09 17:31:08     16s] #% Begin Load MMMC data ... (date=03/09 17:31:08, mem=651.1M)
[03/09 17:31:08     16s] #% End Load MMMC data ... (date=03/09 17:31:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=651.7M, current mem=651.7M)
[03/09 17:31:08     16s] 
[03/09 17:31:08     16s] Loading LEF file ../lef/asap7_tech_4x_201209.lef ...
[03/09 17:31:08     16s] 
[03/09 17:31:08     16s] Loading LEF file ../lef/asap7sc7p5t_28_L_4x_220121a.lef ...
[03/09 17:31:08     16s] Set DBUPerIGU to M1 pitch 576.
[03/09 17:31:08     16s] 
[03/09 17:31:08     16s] Loading LEF file ../lef/asap7sc7p5t_28_SL_4x_220121a.lef ...
[03/09 17:31:08     16s] 
[03/09 17:31:08     16s] viaInitial starts at Sun Mar  9 17:31:08 2025
viaInitial ends at Sun Mar  9 17:31:08 2025
Loading view definition file from mmmc.view
[03/09 17:31:08     16s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/09 17:31:09     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_AO_LVT_TT_nldm_211120.lib.
[03/09 17:31:09     22s] Read 42 cells in library asap7sc7p5t_AO_LVT_TT_nldm_211120.
[03/09 17:31:09     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_INVBUF_LVT_TT_nldm_220122.lib.
[03/09 17:31:09     22s] Read 37 cells in library asap7sc7p5t_INVBUF_LVT_TT_nldm_211120.
[03/09 17:31:09     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_OA_LVT_TT_nldm_211120.lib.
[03/09 17:31:09     22s] Read 34 cells in library asap7sc7p5t_OA_LVT_TT_nldm_211120.
[03/09 17:31:09     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SEQ_LVT_TT_nldm_220123.lib.
[03/09 17:31:09     22s] Read 33 cells in library asap7sc7p5t_SEQ_LVT_TT_nldm_220123.
[03/09 17:31:09     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib.
[03/09 17:31:09     22s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib, Line 14287)
[03/09 17:31:09     22s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib, Line 11387)
[03/09 17:31:09     22s] Read 56 cells in library asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.
[03/09 17:31:09     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_AO_SLVT_TT_nldm_211120.lib.
[03/09 17:31:09     22s] Read 42 cells in library asap7sc7p5t_AO_SLVT_TT_nldm_211120.
[03/09 17:31:09     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_INVBUF_SLVT_TT_nldm_220122.lib.
[03/09 17:31:09     22s] Read 37 cells in library asap7sc7p5t_INVBUF_SLVT_TT_nldm_211120.
[03/09 17:31:09     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_OA_SLVT_TT_nldm_211120.lib.
[03/09 17:31:09     22s] Read 34 cells in library asap7sc7p5t_OA_SLVT_TT_nldm_211120.
[03/09 17:31:09     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SEQ_SLVT_TT_nldm_220123.lib.
[03/09 17:31:09     22s] Read 33 cells in library asap7sc7p5t_SEQ_SLVT_TT_nldm_220123.
[03/09 17:31:09     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib.
[03/09 17:31:09     22s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib, Line 11387)
[03/09 17:31:09     22s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib, Line 14287)
[03/09 17:31:09     22s] Read 56 cells in library asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.
[03/09 17:31:10     23s] Library reading multithread flow ended.
[03/09 17:31:10     23s] Ending "PreSetAnalysisView" (total cpu=0:00:07.1, real=0:00:02.0, peak res=1308.1M, current mem=703.8M)
[03/09 17:31:10     23s] *** End library_loading (cpu=0.12min, real=0.03min, mem=103.0M, fe_cpu=0.39min, fe_real=0.32min, fe_mem=922.5M) ***
[03/09 17:31:10     23s] #% Begin Load netlist data ... (date=03/09 17:31:10, mem=703.8M)
[03/09 17:31:10     23s] *** Begin netlist parsing (mem=922.5M) ***
[03/09 17:31:10     23s] Created 404 new cells from 10 timing libraries.
[03/09 17:31:10     23s] Reading netlist ...
[03/09 17:31:10     23s] Backslashed names will retain backslash and a trailing blank character.
[03/09 17:31:10     23s] Reading verilog netlist '../design/sha256.v'
[03/09 17:31:10     23s] 
[03/09 17:31:10     23s] *** Memory Usage v#1 (Current mem = 922.535M, initial mem = 387.363M) ***
[03/09 17:31:10     23s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=922.5M) ***
[03/09 17:31:10     23s] #% End Load netlist data ... (date=03/09 17:31:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=717.4M, current mem=717.4M)
[03/09 17:31:10     23s] Top level cell is sha256.
[03/09 17:31:10     23s] Hooked 404 DB cells to tlib cells.
[03/09 17:31:10     23s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=773.9M, current mem=773.9M)
[03/09 17:31:10     23s] Starting recursive module instantiation check.
[03/09 17:31:10     23s] No recursion found.
[03/09 17:31:10     23s] Building hierarchical netlist for Cell sha256 ...
[03/09 17:31:10     23s] *** Netlist is unique.
[03/09 17:31:10     23s] Set DBUPerIGU to techSite asap7sc7p5t width 864.
[03/09 17:31:10     23s] Setting Std. cell height to 4320 DBU (smallest netlist inst).
[03/09 17:31:10     23s] ** info: there are 425 modules.
[03/09 17:31:10     23s] ** info: there are 9222 stdCell insts.
[03/09 17:31:10     23s] 
[03/09 17:31:10     23s] *** Memory Usage v#1 (Current mem = 947.449M, initial mem = 387.363M) ***
[03/09 17:31:10     23s] Start create_tracks
[03/09 17:31:10     24s] Extraction setup Started 
[03/09 17:31:10     24s] 
[03/09 17:31:10     24s] Trim Metal Layers:
[03/09 17:31:10     24s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/09 17:31:10     24s] Process node set using 'setDesignMode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[03/09 17:31:10     24s] __QRC_SADV_USE_LE__ is set 0
[03/09 17:31:11     24s] Metal Layer Id 1 is M1 
[03/09 17:31:11     24s] Metal Layer Id 2 is M2 
[03/09 17:31:11     24s] Metal Layer Id 3 is M3 
[03/09 17:31:11     24s] Metal Layer Id 4 is M4 
[03/09 17:31:11     24s] Metal Layer Id 5 is M5 
[03/09 17:31:11     24s] Metal Layer Id 6 is M6 
[03/09 17:31:11     24s] Metal Layer Id 7 is M7 
[03/09 17:31:11     24s] Metal Layer Id 8 is M8 
[03/09 17:31:11     24s] Metal Layer Id 9 is M9 
[03/09 17:31:11     24s] Metal Layer Id 10 is Pad 
[03/09 17:31:11     24s] Via Layer Id 33 is V0 
[03/09 17:31:11     24s] Via Layer Id 34 is V1 
[03/09 17:31:11     24s] Via Layer Id 35 is V2 
[03/09 17:31:11     24s] Via Layer Id 36 is V3 
[03/09 17:31:11     24s] Via Layer Id 37 is V4 
[03/09 17:31:11     24s] Via Layer Id 38 is V5 
[03/09 17:31:11     24s] Via Layer Id 39 is V6 
[03/09 17:31:11     24s] Via Layer Id 40 is V7 
[03/09 17:31:11     24s] Via Layer Id 41 is V8 
[03/09 17:31:11     24s] Via Layer Id 42 is V9 
[03/09 17:31:11     24s] 
[03/09 17:31:11     24s] Trim Metal Layers:
[03/09 17:31:11     24s] Generating auto layer map file.
[03/09 17:31:11     24s]  lef metal Layer Id 1 mapped to tech Id 2 of Layer lisd 
[03/09 17:31:11     24s]  lef via Layer Id 1 mapped to tech Id 3 of Layer v0 
[03/09 17:31:11     24s]  lef metal Layer Id 2 mapped to tech Id 4 of Layer m1 
[03/09 17:31:11     24s]  lef via Layer Id 2 mapped to tech Id 5 of Layer v1 
[03/09 17:31:11     24s]  lef metal Layer Id 3 mapped to tech Id 6 of Layer m2 
[03/09 17:31:11     24s]  lef via Layer Id 3 mapped to tech Id 7 of Layer v2 
[03/09 17:31:11     24s]  lef metal Layer Id 4 mapped to tech Id 8 of Layer m3 
[03/09 17:31:11     24s]  lef via Layer Id 4 mapped to tech Id 9 of Layer v3 
[03/09 17:31:11     24s]  lef metal Layer Id 5 mapped to tech Id 10 of Layer m4 
[03/09 17:31:11     24s]  lef via Layer Id 5 mapped to tech Id 11 of Layer v4 
[03/09 17:31:11     24s]  lef metal Layer Id 6 mapped to tech Id 12 of Layer m5 
[03/09 17:31:11     24s]  lef via Layer Id 6 mapped to tech Id 13 of Layer v5 
[03/09 17:31:11     24s]  lef metal Layer Id 7 mapped to tech Id 14 of Layer m6 
[03/09 17:31:11     24s]  lef via Layer Id 7 mapped to tech Id 15 of Layer v6 
[03/09 17:31:11     24s]  lef metal Layer Id 8 mapped to tech Id 16 of Layer m7 
[03/09 17:31:11     24s]  lef via Layer Id 8 mapped to tech Id 17 of Layer v7 
[03/09 17:31:11     24s]  lef metal Layer Id 9 mapped to tech Id 18 of Layer m8 
[03/09 17:31:11     24s]  lef via Layer Id 9 mapped to tech Id 19 of Layer v8 
[03/09 17:31:11     24s]  lef metal Layer Id 10 mapped to tech Id 20 of Layer m9 
[03/09 17:31:11     24s] Metal Layer Id 1 mapped to 2 
[03/09 17:31:11     24s] Via Layer Id 1 mapped to 3 
[03/09 17:31:11     24s] Metal Layer Id 2 mapped to 4 
[03/09 17:31:11     24s] Via Layer Id 2 mapped to 5 
[03/09 17:31:11     24s] Metal Layer Id 3 mapped to 6 
[03/09 17:31:11     24s] Via Layer Id 3 mapped to 7 
[03/09 17:31:11     24s] Metal Layer Id 4 mapped to 8 
[03/09 17:31:11     24s] Via Layer Id 4 mapped to 9 
[03/09 17:31:11     24s] Metal Layer Id 5 mapped to 10 
[03/09 17:31:11     24s] Via Layer Id 5 mapped to 11 
[03/09 17:31:11     24s] Metal Layer Id 6 mapped to 12 
[03/09 17:31:11     24s] Via Layer Id 6 mapped to 13 
[03/09 17:31:11     24s] Metal Layer Id 7 mapped to 14 
[03/09 17:31:11     24s] Via Layer Id 7 mapped to 15 
[03/09 17:31:11     24s] Metal Layer Id 8 mapped to 16 
[03/09 17:31:11     24s] Via Layer Id 8 mapped to 17 
[03/09 17:31:11     24s] Metal Layer Id 9 mapped to 18 
[03/09 17:31:11     24s] Via Layer Id 9 mapped to 19 
[03/09 17:31:11     24s] Metal Layer Id 10 mapped to 20 
[03/09 17:31:11     24s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[03/09 17:31:11     24s] eee: Reading patterns meta data.
[03/09 17:31:11     24s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[03/09 17:31:11     24s] Restore PreRoute Pattern Extraction data failed.
[03/09 17:31:11     24s] Importing multi-corner technology file(s) for preRoute extraction...
[03/09 17:31:11     24s] ../qrc/qrcTechFile_typ03_scaled4xV06
[03/09 17:31:12     25s] Metal Layer Id 1 is M1 
[03/09 17:31:12     25s] Metal Layer Id 2 is M2 
[03/09 17:31:12     25s] Metal Layer Id 3 is M3 
[03/09 17:31:12     25s] Metal Layer Id 4 is M4 
[03/09 17:31:12     25s] Metal Layer Id 5 is M5 
[03/09 17:31:12     25s] Metal Layer Id 6 is M6 
[03/09 17:31:12     25s] Metal Layer Id 7 is M7 
[03/09 17:31:12     25s] Metal Layer Id 8 is M8 
[03/09 17:31:12     25s] Metal Layer Id 9 is M9 
[03/09 17:31:12     25s] Metal Layer Id 10 is Pad 
[03/09 17:31:12     25s] Via Layer Id 33 is V0 
[03/09 17:31:12     25s] Via Layer Id 34 is V1 
[03/09 17:31:12     25s] Via Layer Id 35 is V2 
[03/09 17:31:12     25s] Via Layer Id 36 is V3 
[03/09 17:31:12     25s] Via Layer Id 37 is V4 
[03/09 17:31:12     25s] Via Layer Id 38 is V5 
[03/09 17:31:12     25s] Via Layer Id 39 is V6 
[03/09 17:31:12     25s] Via Layer Id 40 is V7 
[03/09 17:31:12     25s] Via Layer Id 41 is V8 
[03/09 17:31:12     25s] Via Layer Id 42 is V9 
[03/09 17:31:12     25s] 
[03/09 17:31:12     25s] Trim Metal Layers:
[03/09 17:31:12     25s] Generating auto layer map file.
[03/09 17:31:12     25s]  lef metal Layer Id 1 mapped to tech Id 2 of Layer lisd 
[03/09 17:31:12     25s]  lef via Layer Id 1 mapped to tech Id 3 of Layer v0 
[03/09 17:31:12     25s]  lef metal Layer Id 2 mapped to tech Id 4 of Layer m1 
[03/09 17:31:12     25s]  lef via Layer Id 2 mapped to tech Id 5 of Layer v1 
[03/09 17:31:12     25s]  lef metal Layer Id 3 mapped to tech Id 6 of Layer m2 
[03/09 17:31:12     25s]  lef via Layer Id 3 mapped to tech Id 7 of Layer v2 
[03/09 17:31:12     25s]  lef metal Layer Id 4 mapped to tech Id 8 of Layer m3 
[03/09 17:31:12     25s]  lef via Layer Id 4 mapped to tech Id 9 of Layer v3 
[03/09 17:31:12     25s]  lef metal Layer Id 5 mapped to tech Id 10 of Layer m4 
[03/09 17:31:12     25s]  lef via Layer Id 5 mapped to tech Id 11 of Layer v4 
[03/09 17:31:12     25s]  lef metal Layer Id 6 mapped to tech Id 12 of Layer m5 
[03/09 17:31:12     25s]  lef via Layer Id 6 mapped to tech Id 13 of Layer v5 
[03/09 17:31:12     25s]  lef metal Layer Id 7 mapped to tech Id 14 of Layer m6 
[03/09 17:31:12     25s]  lef via Layer Id 7 mapped to tech Id 15 of Layer v6 
[03/09 17:31:12     25s]  lef metal Layer Id 8 mapped to tech Id 16 of Layer m7 
[03/09 17:31:12     25s]  lef via Layer Id 8 mapped to tech Id 17 of Layer v7 
[03/09 17:31:12     25s]  lef metal Layer Id 9 mapped to tech Id 18 of Layer m8 
[03/09 17:31:12     25s]  lef via Layer Id 9 mapped to tech Id 19 of Layer v8 
[03/09 17:31:12     25s]  lef metal Layer Id 10 mapped to tech Id 20 of Layer m9 
[03/09 17:31:12     25s] Metal Layer Id 1 mapped to 2 
[03/09 17:31:12     25s] Via Layer Id 1 mapped to 3 
[03/09 17:31:12     25s] Metal Layer Id 2 mapped to 4 
[03/09 17:31:12     25s] Via Layer Id 2 mapped to 5 
[03/09 17:31:12     25s] Metal Layer Id 3 mapped to 6 
[03/09 17:31:12     25s] Via Layer Id 3 mapped to 7 
[03/09 17:31:12     25s] Metal Layer Id 4 mapped to 8 
[03/09 17:31:12     25s] Via Layer Id 4 mapped to 9 
[03/09 17:31:12     25s] Metal Layer Id 5 mapped to 10 
[03/09 17:31:12     25s] Via Layer Id 5 mapped to 11 
[03/09 17:31:12     25s] Metal Layer Id 6 mapped to 12 
[03/09 17:31:12     25s] Via Layer Id 6 mapped to 13 
[03/09 17:31:12     25s] Metal Layer Id 7 mapped to 14 
[03/09 17:31:12     25s] Via Layer Id 7 mapped to 15 
[03/09 17:31:12     25s] Metal Layer Id 8 mapped to 16 
[03/09 17:31:12     25s] Via Layer Id 8 mapped to 17 
[03/09 17:31:12     25s] Metal Layer Id 9 mapped to 18 
[03/09 17:31:12     25s] Via Layer Id 9 mapped to 19 
[03/09 17:31:12     25s] Metal Layer Id 10 mapped to 20 
[03/09 17:31:14     27s] Completed (cpu: 0:00:03.1 real: 0:00:04.0)
[03/09 17:31:14     27s] Set Shrink Factor to 1.00000
[03/09 17:31:14     27s] Summary of Active RC-Corners : 
[03/09 17:31:14     27s]  
[03/09 17:31:14     27s]  Analysis View: view_tc
[03/09 17:31:14     27s]     RC-Corner Name        : rc_typ_25
[03/09 17:31:14     27s]     RC-Corner Index       : 0
[03/09 17:31:14     27s]     RC-Corner Temperature : 25 Celsius
[03/09 17:31:14     27s]     RC-Corner Cap Table   : ''
[03/09 17:31:14     27s]     RC-Corner PreRoute Res Factor         : 1
[03/09 17:31:14     27s]     RC-Corner PreRoute Cap Factor         : 1
[03/09 17:31:14     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/09 17:31:14     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/09 17:31:14     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/09 17:31:14     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/09 17:31:14     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/09 17:31:14     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/09 17:31:14     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/09 17:31:14     27s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/09 17:31:14     27s]     RC-Corner Technology file: '../qrc/qrcTechFile_typ03_scaled4xV06'
[03/09 17:31:14     27s] 
[03/09 17:31:14     27s] Trim Metal Layers:
[03/09 17:31:14     27s] LayerId::1 widthSet size::1
[03/09 17:31:14     27s] LayerId::2 widthSet size::1
[03/09 17:31:14     27s] LayerId::3 widthSet size::1
[03/09 17:31:14     27s] LayerId::4 widthSet size::1
[03/09 17:31:14     27s] LayerId::5 widthSet size::1
[03/09 17:31:14     27s] LayerId::6 widthSet size::1
[03/09 17:31:14     27s] LayerId::7 widthSet size::1
[03/09 17:31:14     27s] LayerId::8 widthSet size::1
[03/09 17:31:14     27s] LayerId::9 widthSet size::1
[03/09 17:31:14     27s] LayerId::10 widthSet size::1
[03/09 17:31:14     27s] Updating RC grid for preRoute extraction ...
[03/09 17:31:14     27s] eee: pegSigSF::1.070000
[03/09 17:31:14     27s] Initializing multi-corner resistance tables ...
[03/09 17:31:14     27s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:31:14     27s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:31:14     27s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:31:14     27s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:31:14     27s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:31:14     27s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:31:14     27s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:31:14     27s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:31:14     27s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:31:14     27s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:31:14     27s] {RT rc_typ_25 0 10 10 {4 1} {6 0} {8 0} {9 0} 4}
[03/09 17:31:14     27s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.615600 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 1.539000 ;
[03/09 17:31:14     27s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[03/09 17:31:14     27s] *Info: initialize multi-corner CTS.
[03/09 17:31:14     27s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=787.6M, current mem=787.6M)
[03/09 17:31:14     27s] Reading timing constraints file '../sdc/sha256.sdc' ...
[03/09 17:31:14     27s] Current (total cpu=0:00:27.6, real=0:00:23.0, peak res=1308.1M, current mem=1040.5M)
[03/09 17:31:14     27s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/sha256.sdc, Line 10).
[03/09 17:31:14     27s] 
[03/09 17:31:14     27s] INFO (CTE): Reading of timing constraints file ../sdc/sha256.sdc completed, with 1 WARNING
[03/09 17:31:14     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1057.9M, current mem=1057.9M)
[03/09 17:31:14     27s] Current (total cpu=0:00:27.6, real=0:00:23.0, peak res=1308.1M, current mem=1057.9M)
[03/09 17:31:14     27s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/09 17:31:14     27s] 
[03/09 17:31:14     27s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/09 17:31:14     27s] Summary for sequential cells identification: 
[03/09 17:31:14     27s]   Identified SBFF number: 34
[03/09 17:31:14     27s]   Identified MBFF number: 0
[03/09 17:31:14     27s]   Identified SB Latch number: 0
[03/09 17:31:14     27s]   Identified MB Latch number: 0
[03/09 17:31:14     27s]   Not identified SBFF number: 0
[03/09 17:31:14     27s]   Not identified MBFF number: 0
[03/09 17:31:14     27s]   Not identified SB Latch number: 0
[03/09 17:31:14     27s]   Not identified MB Latch number: 0
[03/09 17:31:14     27s]   Number of sequential cells which are not FFs: 32
[03/09 17:31:14     27s] Total number of combinational cells: 338
[03/09 17:31:14     27s] Total number of sequential cells: 66
[03/09 17:31:14     27s] Total number of tristate cells: 0
[03/09 17:31:14     27s] Total number of level shifter cells: 0
[03/09 17:31:14     27s] Total number of power gating cells: 0
[03/09 17:31:14     27s] Total number of isolation cells: 0
[03/09 17:31:14     27s] Total number of power switch cells: 0
[03/09 17:31:14     27s] Total number of pulse generator cells: 0
[03/09 17:31:14     27s] Total number of always on buffers: 0
[03/09 17:31:14     27s] Total number of retention cells: 0
[03/09 17:31:14     27s] List of usable buffers: BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L
[03/09 17:31:14     27s] Total number of usable buffers: 27
[03/09 17:31:14     27s] List of unusable buffers:
[03/09 17:31:14     27s] Total number of unusable buffers: 0
[03/09 17:31:14     27s] List of usable inverters: CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L
[03/09 17:31:14     27s] Total number of usable inverters: 42
[03/09 17:31:14     27s] List of unusable inverters:
[03/09 17:31:14     27s] Total number of unusable inverters: 0
[03/09 17:31:14     27s] List of identified usable delay cells: HB3xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_L
[03/09 17:31:14     27s] Total number of identified usable delay cells: 5
[03/09 17:31:14     27s] List of identified unusable delay cells:
[03/09 17:31:14     27s] Total number of identified unusable delay cells: 0
[03/09 17:31:14     27s] 
[03/09 17:31:14     27s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/09 17:31:14     27s] 
[03/09 17:31:14     27s] TimeStamp Deleting Cell Server Begin ...
[03/09 17:31:14     27s] 
[03/09 17:31:14     27s] TimeStamp Deleting Cell Server End ...
[03/09 17:31:14     27s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1078.7M, current mem=1078.7M)
[03/09 17:31:14     27s] 
[03/09 17:31:14     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/09 17:31:14     27s] Summary for sequential cells identification: 
[03/09 17:31:14     27s]   Identified SBFF number: 34
[03/09 17:31:14     27s]   Identified MBFF number: 0
[03/09 17:31:14     27s]   Identified SB Latch number: 0
[03/09 17:31:14     27s]   Identified MB Latch number: 0
[03/09 17:31:14     27s]   Not identified SBFF number: 0
[03/09 17:31:14     27s]   Not identified MBFF number: 0
[03/09 17:31:14     27s]   Not identified SB Latch number: 0
[03/09 17:31:14     27s]   Not identified MB Latch number: 0
[03/09 17:31:14     27s]   Number of sequential cells which are not FFs: 32
[03/09 17:31:14     27s]  Visiting view : view_tc
[03/09 17:31:14     27s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = 0
[03/09 17:31:14     27s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[03/09 17:31:14     27s]  Visiting view : view_tc
[03/09 17:31:14     27s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = 0
[03/09 17:31:14     27s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[03/09 17:31:14     27s] TLC MultiMap info (StdDelay):
[03/09 17:31:14     27s]   : delay_tc + tc + 1 + no RcCorner := 3.9ps
[03/09 17:31:14     27s]   : delay_tc + tc + 1 + rc_typ_25 := 5.5ps
[03/09 17:31:14     27s]  Setting StdDelay to: 5.5ps
[03/09 17:31:14     27s] 
[03/09 17:31:14     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/09 17:31:14     27s] #% Begin Load MMMC data post ... (date=03/09 17:31:14, mem=1079.0M)
[03/09 17:31:14     27s] #% End Load MMMC data post ... (date=03/09 17:31:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1079.0M, current mem=1079.0M)
[03/09 17:31:14     27s] 
[03/09 17:31:14     27s] *** Summary of all messages that are not suppressed in this session:
[03/09 17:31:14     27s] Severity  ID               Count  Summary                                  
[03/09 17:31:14     27s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/09 17:31:14     27s] WARNING   TECHLIB-1277         4  The %s '%s' has been defined for %s %s '...
[03/09 17:31:14     27s] *** Message Summary: 5 warning(s), 0 error(s)
[03/09 17:31:14     27s] 
[03/09 17:31:14     27s] <CMD> fit
[03/09 17:31:14     27s] <CMD> setDesignMode -bottomRoutingLayer 2
[03/09 17:31:14     27s] <CMD> setDesignMode -topRoutingLayer 7
[03/09 17:31:14     27s] <CMD> saveDesign setup
[03/09 17:31:14     27s] #% Begin save design ... (date=03/09 17:31:14, mem=1082.4M)
[03/09 17:31:14     27s] % Begin Save ccopt configuration ... (date=03/09 17:31:14, mem=1082.4M)
[03/09 17:31:14     27s] % End Save ccopt configuration ... (date=03/09 17:31:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1083.4M, current mem=1083.4M)
[03/09 17:31:14     27s] % Begin Save netlist data ... (date=03/09 17:31:14, mem=1083.4M)
[03/09 17:31:14     27s] Writing Binary DB to setup.dat.tmp/vbin/sha256.v.bin in multi-threaded mode...
[03/09 17:31:14     27s] % End Save netlist data ... (date=03/09 17:31:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1083.4M, current mem=1083.4M)
[03/09 17:31:14     27s] Saving symbol-table file in separate thread ...
[03/09 17:31:14     27s] Saving congestion map file in separate thread ...
[03/09 17:31:14     27s] Saving congestion map file setup.dat.tmp/sha256.route.congmap.gz ...
[03/09 17:31:14     27s] % Begin Save AAE data ... (date=03/09 17:31:14, mem=1084.6M)
[03/09 17:31:14     27s] Saving AAE Data ...
[03/09 17:31:14     27s] % End Save AAE data ... (date=03/09 17:31:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1084.6M, current mem=1084.6M)
[03/09 17:31:15     28s] Saving preference file setup.dat.tmp/gui.pref.tcl ...
[03/09 17:31:15     28s] Saving mode setting ...
[03/09 17:31:15     28s] Saving global file ...
[03/09 17:31:15     28s] Saving Drc markers ...
[03/09 17:31:15     28s] ... No Drc file written since there is no markers found.
[03/09 17:31:15     28s] Saving special route data file in separate thread ...
[03/09 17:31:15     28s] Saving PG Conn data in separate thread ...
[03/09 17:31:15     28s] Saving placement file in separate thread ...
[03/09 17:31:15     28s] Saving route file in separate thread ...
[03/09 17:31:15     28s] Saving property file in separate thread ...
[03/09 17:31:15     28s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/09 17:31:15     28s] Save Adaptive View Pruning View Names to Binary file
[03/09 17:31:15     28s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1320.9M) ***
[03/09 17:31:15     28s] Saving property file setup.dat.tmp/sha256.prop
[03/09 17:31:15     28s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:31:15     28s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:31:15     28s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:31:15     28s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1320.8M) ***
[03/09 17:31:15     28s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1320.8M) ***
[03/09 17:31:15     28s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:31:15     28s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:31:15     28s] Saving preRoute extracted patterns in file 'setup.dat.tmp/sha256.techData.gz' ...
[03/09 17:31:15     28s] Saving preRoute extraction data in directory 'setup.dat.tmp/extraction/' ...
[03/09 17:31:15     28s] Checksum of RCGrid density data::120
[03/09 17:31:15     28s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/09 17:31:15     28s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/09 17:31:15     28s] % Begin Save power constraints data ... (date=03/09 17:31:15, mem=1089.6M)
[03/09 17:31:15     28s] % End Save power constraints data ... (date=03/09 17:31:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1089.7M, current mem=1089.7M)
[03/09 17:31:16     28s] Generated self-contained design setup.dat.tmp
[03/09 17:31:16     28s] #% End save design ... (date=03/09 17:31:16, total cpu=0:00:00.5, real=0:00:02.0, peak res=1092.1M, current mem=1092.1M)
[03/09 17:31:16     28s] *** Message Summary: 0 warning(s), 0 error(s)
[03/09 17:31:16     28s] 
[03/09 17:31:16     28s] <CMD> clearGlobalNets
[03/09 17:31:16     28s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[03/09 17:31:16     28s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[03/09 17:31:16     28s] <CMD> getIoFlowFlag
[03/09 17:31:16     28s] <CMD> setIoFlowFlag 0
[03/09 17:31:16     28s] <CMD> floorPlan -coreMarginsBy die -site asap7sc7p5t -r 1.0 0.1 6.22 6.22 6.22 6.22
[03/09 17:31:16     28s] Start create_tracks
[03/09 17:31:16     28s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/09 17:31:16     28s] <CMD> uiSetTool select
[03/09 17:31:16     28s] <CMD> getIoFlowFlag
[03/09 17:31:16     28s] <CMD> fit
[03/09 17:31:16     28s] <CMD> addWellTap -cell TAPCELL_ASAP7_75t_L -cellInterval 12.960 -inRowOffset 1.296
[03/09 17:31:16     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1305.2M, EPOCH TIME: 1741512676.148291
[03/09 17:31:16     28s] z: 1, totalTracks: 1
[03/09 17:31:16     28s] z: 3, totalTracks: 1
[03/09 17:31:16     28s] z: 5, totalTracks: 1
[03/09 17:31:16     28s] z: 7, totalTracks: 1
[03/09 17:31:16     28s] #spOpts: N=7 dpt autoPA fgc alignH mxdDpt=1 pa7n fill1_ok mergeVia=T sncAbut 
[03/09 17:31:16     28s] #spOpts: cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:31:16     28s] OPERPROF:   Starting CceInit at level 2, MEM:1305.2M, EPOCH TIME: 1741512676.156729
[03/09 17:31:16     28s] Initializing Route Infrastructure for color support ...
[03/09 17:31:16     28s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:1305.2M, EPOCH TIME: 1741512676.156789
[03/09 17:31:16     28s] #create default rule from bind_ndr_rule rule=0x7f824189e270 0x7f822162a018
[03/09 17:31:16     28s] #WARNING (NRDB-411) spacing table for LAYER M5 is already defined. Ignore this one.
[03/09 17:31:16     28s] #WARNING (NRDB-411) spacing table for LAYER M6 is already defined. Ignore this one.
[03/09 17:31:16     28s] #WARNING (NRDB-411) spacing table for LAYER M7 is already defined. Ignore this one.
[03/09 17:31:16     28s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[03/09 17:31:16     28s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[03/09 17:31:16     28s] #WARNING (NRDB-2106) Ignoring layer Pad MINIMUMCUT rule with WIDTH (7.220000) <= the layer's MINWIDTH (8.000000). 
[03/09 17:31:16     28s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/09 17:31:16     28s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[03/09 17:31:16     28s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[03/09 17:31:16     28s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[03/09 17:31:16     28s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[03/09 17:31:16     28s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.130, REAL:0.132, MEM:1343.2M, EPOCH TIME: 1741512676.288739
[03/09 17:31:16     28s] Route Infrastructure Initialized for color support successfully.
[03/09 17:31:16     28s] OPERPROF:   Finished CceInit at level 2, CPU:0.130, REAL:0.132, MEM:1343.2M, EPOCH TIME: 1741512676.288804
[03/09 17:31:16     28s] OPERPROF:   Starting FgcInit at level 2, MEM:1343.2M, EPOCH TIME: 1741512676.288842
[03/09 17:31:16     28s] OPERPROF:   Finished FgcInit at level 2, CPU:0.000, REAL:0.000, MEM:1343.2M, EPOCH TIME: 1741512676.289232
[03/09 17:31:16     28s] All LLGs are deleted
[03/09 17:31:16     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1348.2M, EPOCH TIME: 1741512676.295538
[03/09 17:31:16     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1348.2M, EPOCH TIME: 1741512676.295717
[03/09 17:31:16     28s] # Building sha256 llgBox search-tree.
[03/09 17:31:16     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1349.2M, EPOCH TIME: 1741512676.297613
[03/09 17:31:16     28s] Multithreaded Timing Analysis is initialized with 8 threads
[03/09 17:31:16     28s] 
[03/09 17:31:16     28s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1643.7M, EPOCH TIME: 1741512676.402894
[03/09 17:31:16     28s] Core basic site is asap7sc7p5t
[03/09 17:31:16     28s] z: 1, totalTracks: 1
[03/09 17:31:16     28s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:31:16     28s] z: 3, totalTracks: 1
[03/09 17:31:16     28s] z: 5, totalTracks: 1
[03/09 17:31:16     28s] z: 7, totalTracks: 1
[03/09 17:31:16     28s] # From Library, align V-Layer z-1 pins to tracks.
[03/09 17:31:16     28s] #   V-Align Layer name: <M1>.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell INVx6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell BUFx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell BUFx8_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell BUFx6f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell BUFx6f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell BUFx4f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell BUFx4f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell BUFx16f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell BUFx16f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell BUFx12f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell BUFx12f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell BUFx12_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell BUFx12_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell BUFx10_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell BUFx10_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell BUFx10_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell BUFx10_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:16     28s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:31:16     28s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:31:16     28s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1643.7M, EPOCH TIME: 1741512676.412590
[03/09 17:31:16     28s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:1675.8M, EPOCH TIME: 1741512676.415655
[03/09 17:31:16     28s] Use non-trimmed site array because memory saving is not enough.
[03/09 17:31:16     28s] SiteArray: non-trimmed site array dimensions = 440 x 2208
[03/09 17:31:16     28s] SiteArray: use 4,055,040 bytes
[03/09 17:31:16     28s] SiteArray: current memory after site array memory allocation 1679.6M
[03/09 17:31:16     28s] SiteArray: FP blocked sites are writable
[03/09 17:31:16     28s] Estimated cell power/ground rail width = 0.135 um
[03/09 17:31:16     28s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 17:31:16     28s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1647.6M, EPOCH TIME: 1741512676.424712
[03/09 17:31:16     28s] Process 0 wires and vias for routing blockage analysis
[03/09 17:31:16     28s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1680.6M, EPOCH TIME: 1741512676.427478
[03/09 17:31:16     28s] z: 9, totalTracks: 1
[03/09 17:31:16     28s] z: 1, totalTracks: 1
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell INVx1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell DFFASRHQNx1_ASAP7_75t_SL's M1(1) Pin 'QN' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell AND4x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell AND5x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell AOI211xp5_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell AOI221xp5_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell AO221x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell NAND4xp25_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell AO21x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1360 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell NAND3xp33_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell AOI21xp5_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell NOR4xp25_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell AOI222xp33_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell AO222x2_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell NAND2xp5_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell AOI22xp5_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell AO22x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell NOR2xp33_ASAP7_75t_L's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell AND2x2_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (IMPSP-377):	Center of Cell NOR2x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 17:31:16     28s] Type 'man IMPSP-377' for more detail.
[03/09 17:31:16     28s] **WARN: (EMS-27):	Message (IMPSP-377) has exceeded the current message display limit of 20.
[03/09 17:31:16     28s] To increase the message display limit, refer to the product command reference manual.
[03/09 17:31:16     28s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.031, MEM:1680.6M, EPOCH TIME: 1741512676.434196
[03/09 17:31:16     28s] 
[03/09 17:31:16     28s]  Pre_CCE_Colorizing is beginning ...
[03/09 17:31:16     28s] 
[03/09 17:31:16     28s]    Running colorizing using 8 threads!...
[03/09 17:31:16     31s] 
[03/09 17:31:16     31s]    ...Pre_Cce_Colorize MT is done!
[03/09 17:31:16     31s] 
[03/09 17:31:16     31s] 	Real Time: 0.355294  Cpu Time: 2.700000
[03/09 17:31:16     31s]    424 cells have been colorized (168+0+256),
[03/09 17:31:16     31s]  Pre_CCE_Colorizing is done.
[03/09 17:31:16     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:2.860, REAL:0.500, MEM:1707.6M, EPOCH TIME: 1741512676.797855
[03/09 17:31:16     31s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1707.6M, EPOCH TIME: 1741512676.797935
[03/09 17:31:16     31s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:1707.6M, EPOCH TIME: 1741512676.799595
[03/09 17:31:16     31s] [CPU] DPlace-Init (cpu=0:00:03.0, real=0:00:00.0, mem=1707.6MB).
[03/09 17:31:16     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:3.000, REAL:0.652, MEM:1707.6M, EPOCH TIME: 1741512676.800269
[03/09 17:31:16     31s] For 16720 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/09 17:31:16     31s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1813.5M, EPOCH TIME: 1741512676.930880
[03/09 17:31:16     31s] All LLGs are deleted
[03/09 17:31:16     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1718.4M, EPOCH TIME: 1741512676.936591
[03/09 17:31:16     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.003, MEM:1718.4M, EPOCH TIME: 1741512676.939365
[03/09 17:31:16     31s] OPERPROF:   Starting FgcCleanup at level 2, MEM:1654.4M, EPOCH TIME: 1741512676.942673
[03/09 17:31:16     31s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:1654.4M, EPOCH TIME: 1741512676.942730
[03/09 17:31:16     31s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.012, MEM:1654.4M, EPOCH TIME: 1741512676.943352
[03/09 17:31:16     31s] Inserted 16720 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP).
[03/09 17:31:16     31s] <CMD> add_tracks -snap_m1_track_to_cell_pins
[03/09 17:31:16     31s] Start create_tracks
[03/09 17:31:16     31s] <CMD> add_tracks -mode replace -offsets {M5 vertical 0}
[03/09 17:31:16     31s] Start create_tracks
[03/09 17:31:16     31s] <CMD> deleteAllFPObjects
[03/09 17:31:16     31s] There is no pin guide defined.
[03/09 17:31:16     31s] **WARN: (IMPFP-6001):	NO matching routing blockage found. Nothing deleted. 
[03/09 17:31:16     31s] There is no pin blockage which matches the wildcard name [*].
[03/09 17:31:16     31s] <CMD> addWellTap -cell TAPCELL_ASAP7_75t_L -cellInterval 12.960 -inRowOffset 1.296
[03/09 17:31:16     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:1652.6M, EPOCH TIME: 1741512676.965392
[03/09 17:31:16     31s] z: 1, totalTracks: 0
[03/09 17:31:16     31s] z: 3, totalTracks: 1
[03/09 17:31:16     31s] z: 5, totalTracks: 1
[03/09 17:31:16     31s] z: 7, totalTracks: 1
[03/09 17:31:16     31s] #spOpts: N=7 dpt autoPA fgc alignH mxdDpt=1 pa7n fill1_ok mergeVia=T sncAbut 
[03/09 17:31:16     31s] #spOpts: cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:31:16     31s] OPERPROF:   Starting CceInit at level 2, MEM:1652.6M, EPOCH TIME: 1741512676.966547
[03/09 17:31:16     31s] Initializing Route Infrastructure for color support ...
[03/09 17:31:16     31s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:1652.6M, EPOCH TIME: 1741512676.966593
[03/09 17:31:16     31s] #create default rule from bind_ndr_rule rule=0x7f824189e270 0x7f822a486018
[03/09 17:31:16     31s] #WARNING (NRDB-411) spacing table for LAYER M5 is already defined. Ignore this one.
[03/09 17:31:16     31s] #WARNING (NRDB-411) spacing table for LAYER M6 is already defined. Ignore this one.
[03/09 17:31:16     31s] #WARNING (NRDB-411) spacing table for LAYER M7 is already defined. Ignore this one.
[03/09 17:31:16     31s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[03/09 17:31:16     31s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[03/09 17:31:17     31s] #WARNING (NRDB-2106) Ignoring layer Pad MINIMUMCUT rule with WIDTH (7.220000) <= the layer's MINWIDTH (8.000000). 
[03/09 17:31:17     31s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/09 17:31:17     31s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[03/09 17:31:17     31s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[03/09 17:31:17     31s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[03/09 17:31:17     31s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[03/09 17:31:17     31s] #WARNING (NRDB-2155) Layer M1 doesn't have track defined in preferrable routing direction. Coloring cannot finish. 
[03/09 17:31:17     31s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.090, REAL:0.087, MEM:1569.6M, EPOCH TIME: 1741512677.053801
[03/09 17:31:17     31s] Route Infrastructure Initialized for color support successfully.
[03/09 17:31:17     31s] OPERPROF:   Finished CceInit at level 2, CPU:0.090, REAL:0.087, MEM:1569.6M, EPOCH TIME: 1741512677.053873
[03/09 17:31:17     31s] OPERPROF:   Starting FgcInit at level 2, MEM:1569.6M, EPOCH TIME: 1741512677.053911
[03/09 17:31:17     31s] OPERPROF:   Finished FgcInit at level 2, CPU:0.000, REAL:0.000, MEM:1569.6M, EPOCH TIME: 1741512677.054302
[03/09 17:31:17     31s] All LLGs are deleted
[03/09 17:31:17     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1569.6M, EPOCH TIME: 1741512677.062390
[03/09 17:31:17     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1569.6M, EPOCH TIME: 1741512677.062588
[03/09 17:31:17     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1569.6M, EPOCH TIME: 1741512677.066693
[03/09 17:31:17     31s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1697.6M, EPOCH TIME: 1741512677.069529
[03/09 17:31:17     31s] Core basic site is asap7sc7p5t
[03/09 17:31:17     31s] z: 1, totalTracks: 0
[03/09 17:31:17     31s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:31:17     31s] z: 3, totalTracks: 1
[03/09 17:31:17     31s] z: 5, totalTracks: 1
[03/09 17:31:17     31s] z: 7, totalTracks: 1
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell INVx6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell BUFx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell BUFx8_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell BUFx6f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell BUFx6f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell BUFx4f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell BUFx4f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell BUFx16f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell BUFx16f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell BUFx12f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell BUFx12f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell BUFx12_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell BUFx12_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell BUFx10_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell BUFx10_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell BUFx10_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell BUFx10_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:17     31s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:31:17     31s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:31:17     31s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1697.6M, EPOCH TIME: 1741512677.079397
[03/09 17:31:17     31s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:1729.6M, EPOCH TIME: 1741512677.082930
[03/09 17:31:17     31s] Fast DP-INIT is on for default
[03/09 17:31:17     31s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 17:31:17     31s] z: 9, totalTracks: 1
[03/09 17:31:17     31s] z: 1, totalTracks: 0
[03/09 17:31:17     31s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.020, MEM:1729.6M, EPOCH TIME: 1741512677.089886
[03/09 17:31:17     31s] 
[03/09 17:31:17     31s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:31:17     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.030, MEM:1601.6M, EPOCH TIME: 1741512677.096383
[03/09 17:31:17     31s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1601.6M, EPOCH TIME: 1741512677.096455
[03/09 17:31:17     31s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:1601.6M, EPOCH TIME: 1741512677.098268
[03/09 17:31:17     31s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1601.6MB).
[03/09 17:31:17     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.135, MEM:1601.6M, EPOCH TIME: 1741512677.099939
[03/09 17:31:17     31s] For 16720 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/09 17:31:17     31s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1699.5M, EPOCH TIME: 1741512677.241921
[03/09 17:31:17     31s] All LLGs are deleted
[03/09 17:31:17     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1603.4M, EPOCH TIME: 1741512677.248921
[03/09 17:31:17     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.004, MEM:1603.4M, EPOCH TIME: 1741512677.252588
[03/09 17:31:17     31s] OPERPROF:   Starting FgcCleanup at level 2, MEM:1539.4M, EPOCH TIME: 1741512677.254401
[03/09 17:31:17     31s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:1539.4M, EPOCH TIME: 1741512677.254458
[03/09 17:31:17     31s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.013, MEM:1539.4M, EPOCH TIME: 1741512677.254702
[03/09 17:31:17     31s] Inserted 16720 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP).
[03/09 17:31:17     31s] <CMD> setPinAssignMode -pinEditInBatch true
[03/09 17:31:17     31s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2.016 -pin {reset_n clk {address[0]} {address[1]} {address[2]} {address[3]} {address[4]} {address[5]} {address[6]} {address[7]} cs we {write_data[0]} {write_data[1]} {write_data[2]} {write_data[3]} {write_data[4]} {write_data[5]} {write_data[6]} {write_data[7]} {write_data[8]} {write_data[9]} {write_data[10]} {write_data[11]} {write_data[12]} {write_data[13]} {write_data[14]} {write_data[15]} {write_data[16]} {write_data[17]} {write_data[18]} {write_data[19]} {write_data[20]} {write_data[21]} {write_data[22]} {write_data[23]} {write_data[24]} {write_data[25]} {write_data[26]} {write_data[27]} {write_data[28]} {write_data[29]} {write_data[30]} {write_data[31]}}
[03/09 17:31:17     31s] **WARN: (IMPTR-2106):	There is no track defined on layer M1. This can be due to out of range track value and the need to use 64bit version or a problem with the track in that layer. Check the track input for layer M1. You may need to run 'generateTracks' command before proceeding.
[03/09 17:31:17     31s] Successfully spread [44] pins.
[03/09 17:31:17     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1552.3M).
[03/09 17:31:17     31s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 2 -pin {error {read_data[0]} {read_data[1]} {read_data[2]} {read_data[3]} {read_data[4]} {read_data[5]} {read_data[6]} {read_data[7]} {read_data[8]} {read_data[9]} {read_data[10]} {read_data[11]} {read_data[12]} {read_data[13]} {read_data[14]} {read_data[15]} {read_data[16]} {read_data[17]} {read_data[18]} {read_data[19]} {read_data[20]} {read_data[21]} {read_data[22]} {read_data[23]} {read_data[24]} {read_data[25]} {read_data[26]} {read_data[27]} {read_data[28]} {read_data[29]} {read_data[30]} {read_data[31]}}
[03/09 17:31:17     31s] Successfully spread [33] pins.
[03/09 17:31:17     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1552.3M).
[03/09 17:31:17     31s] <CMD> editPin -snap TRACK -pin *
[03/09 17:31:17     31s] Updated attributes of 77 pin(s) of partition sha256
[03/09 17:31:17     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1553.3M).
[03/09 17:31:17     31s] <CMD> setPinAssignMode -pinEditInBatch false
[03/09 17:31:17     31s] <CMD> legalizePin
[03/09 17:31:17     31s] #% Begin legalizePin (date=03/09 17:31:17, mem=1224.6M)
[03/09 17:31:17     31s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/09 17:31:17     31s] 
[03/09 17:31:17     31s] Start pin legalization for the partition [sha256]:
[03/09 17:31:17     31s] Moving Pin [clk] to LEGAL location (   0.000  202.428 2 )
[03/09 17:31:17     31s] Moving Pin [reset_n] to LEGAL location (   0.000  200.460 4 )
[03/09 17:31:17     31s] Moving Pin [cs] to LEGAL location (   0.000  220.620 4 )
[03/09 17:31:17     31s] Moving Pin [we] to LEGAL location (   0.000  222.660 2 )
[03/09 17:31:17     31s] Moving Pin [address[7]] to LEGAL location (   0.000  218.628 2 )
[03/09 17:31:17     31s] Moving Pin [address[6]] to LEGAL location (   0.000  216.588 4 )
[03/09 17:31:17     31s] Moving Pin [address[5]] to LEGAL location (   0.000  214.596 2 )
[03/09 17:31:17     31s] Moving Pin [address[4]] to LEGAL location (   0.000  212.556 4 )
[03/09 17:31:17     31s] Moving Pin [address[3]] to LEGAL location (   0.000  210.456 2 )
[03/09 17:31:17     31s] Moving Pin [address[2]] to LEGAL location (   0.000  208.524 4 )
[03/09 17:31:17     31s] Moving Pin [address[1]] to LEGAL location (   0.000  206.460 2 )
[03/09 17:31:17     31s] Moving Pin [address[0]] to LEGAL location (   0.000  204.492 4 )
[03/09 17:31:17     31s] Moving Pin [write_data[31]] to LEGAL location (   0.000  287.136 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[30]] to LEGAL location (   0.000  285.132 4 )
[03/09 17:31:17     31s] Moving Pin [write_data[29]] to LEGAL location (   0.000  283.140 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[28]] to LEGAL location (   0.000  281.100 4 )
[03/09 17:31:17     31s] Moving Pin [write_data[27]] to LEGAL location (   0.000  279.108 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[26]] to LEGAL location (   0.000  277.068 4 )
[03/09 17:31:17     31s] Moving Pin [write_data[25]] to LEGAL location (   0.000  275.076 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[24]] to LEGAL location (   0.000  273.036 4 )
[03/09 17:31:17     31s] Moving Pin [write_data[23]] to LEGAL location (   0.000  270.936 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[22]] to LEGAL location (   0.000  269.004 4 )
[03/09 17:31:17     31s] Moving Pin [write_data[21]] to LEGAL location (   0.000  266.940 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[20]] to LEGAL location (   0.000  264.972 4 )
[03/09 17:31:17     31s] Moving Pin [write_data[19]] to LEGAL location (   0.000  262.908 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[18]] to LEGAL location (   0.000  260.940 4 )
[03/09 17:31:17     31s] Moving Pin [write_data[17]] to LEGAL location (   0.000  258.876 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[16]] to LEGAL location (   0.000  256.896 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[15]] to LEGAL location (   0.000  254.916 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[14]] to LEGAL location (   0.000  252.876 4 )
[03/09 17:31:17     31s] Moving Pin [write_data[13]] to LEGAL location (   0.000  250.884 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[12]] to LEGAL location (   0.000  248.844 4 )
[03/09 17:31:17     31s] Moving Pin [write_data[11]] to LEGAL location (   0.000  246.852 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[10]] to LEGAL location (   0.000  244.812 4 )
[03/09 17:31:17     31s] Moving Pin [write_data[9]] to LEGAL location (   0.000  242.856 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[8]] to LEGAL location (   0.000  240.780 4 )
[03/09 17:31:17     31s] Moving Pin [write_data[7]] to LEGAL location (   0.000  238.716 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[6]] to LEGAL location (   0.000  236.748 4 )
[03/09 17:31:17     31s] Moving Pin [write_data[5]] to LEGAL location (   0.000  234.684 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[4]] to LEGAL location (   0.000  232.716 4 )
[03/09 17:31:17     31s] Moving Pin [write_data[3]] to LEGAL location (   0.000  230.652 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[2]] to LEGAL location (   0.000  228.684 4 )
[03/09 17:31:17     31s] Moving Pin [write_data[1]] to LEGAL location (   0.000  226.656 2 )
[03/09 17:31:17     31s] Moving Pin [write_data[0]] to LEGAL location (   0.000  224.652 4 )
[03/09 17:31:17     31s] Moving Pin [read_data[31]] to LEGAL location ( 489.744  211.860 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[30]] to LEGAL location ( 489.744  213.876 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[29]] to LEGAL location ( 489.744  215.856 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[28]] to LEGAL location ( 489.744  217.836 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[27]] to LEGAL location ( 489.744  219.852 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[26]] to LEGAL location ( 489.744  221.868 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[25]] to LEGAL location ( 489.744  223.884 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[24]] to LEGAL location ( 489.744  225.900 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[23]] to LEGAL location ( 489.744  227.916 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[22]] to LEGAL location ( 489.744  230.028 4 )
[03/09 17:31:17     31s] Moving Pin [read_data[21]] to LEGAL location ( 489.744  231.948 4 )
[03/09 17:31:17     31s] Moving Pin [read_data[20]] to LEGAL location ( 489.744  234.036 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[19]] to LEGAL location ( 489.744  236.052 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[18]] to LEGAL location ( 489.744  238.068 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[17]] to LEGAL location ( 489.744  240.084 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[16]] to LEGAL location ( 489.744  242.100 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[15]] to LEGAL location ( 489.744  244.116 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[14]] to LEGAL location ( 489.744  246.096 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[13]] to LEGAL location ( 489.744  248.076 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[12]] to LEGAL location ( 489.744  250.092 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[11]] to LEGAL location ( 489.744  252.108 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[10]] to LEGAL location ( 489.744  254.124 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[9]] to LEGAL location ( 489.744  256.140 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[8]] to LEGAL location ( 489.744  258.156 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[7]] to LEGAL location ( 489.744  260.172 4 )
[03/09 17:31:17     31s] Moving Pin [read_data[6]] to LEGAL location ( 489.744  262.284 4 )
[03/09 17:31:17     31s] Moving Pin [read_data[5]] to LEGAL location ( 489.744  264.276 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[4]] to LEGAL location ( 489.744  266.292 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[3]] to LEGAL location ( 489.744  268.308 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[2]] to LEGAL location ( 489.744  270.324 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[1]] to LEGAL location ( 489.744  272.340 2 )
[03/09 17:31:17     31s] Moving Pin [read_data[0]] to LEGAL location ( 489.744  274.356 2 )
[03/09 17:31:17     31s] Moving Pin [error] to LEGAL location ( 489.744  276.336 2 )
[03/09 17:31:17     31s] Summary report for top level: [sha256] 
[03/09 17:31:17     31s] 	Total Pads                         : 0
[03/09 17:31:17     31s] 	Total Pins                         : 77
[03/09 17:31:17     31s] 	Legally Assigned Pins              : 77
[03/09 17:31:17     31s] 	Illegally Assigned Pins            : 0
[03/09 17:31:17     31s] 	Unplaced Pins                      : 0
[03/09 17:31:17     31s] 	Constant/Spl Net Pins              : 0
[03/09 17:31:17     31s] 	Internal Pins                      : 0
[03/09 17:31:17     31s] 	Legally Assigned Feedthrough Pins  : 0
[03/09 17:31:17     31s] 	Illegally Assigned Feedthrough Pins: 0
[03/09 17:31:17     31s] End of Summary report
[03/09 17:31:17     31s] 77 pin(s) of the Partition sha256 were legalized.
[03/09 17:31:17     31s] End pin legalization for the partition [sha256].
[03/09 17:31:17     31s] 
[03/09 17:31:17     31s] #% End legalizePin (date=03/09 17:31:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1227.5M, current mem=1227.5M)
[03/09 17:31:17     31s] <CMD> set sprCreateIeRingOffset 1.0
[03/09 17:31:17     31s] <CMD> set sprCreateIeRingThreshold 1.0
[03/09 17:31:17     31s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/09 17:31:17     31s] <CMD> set sprCreateIeRingLayers {}
[03/09 17:31:17     31s] <CMD> set sprCreateIeRingOffset 1.0
[03/09 17:31:17     31s] <CMD> set sprCreateIeRingThreshold 1.0
[03/09 17:31:17     31s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/09 17:31:17     31s] <CMD> set sprCreateIeRingLayers {}
[03/09 17:31:17     31s] <CMD> set sprCreateIeStripeWidth 10.0
[03/09 17:31:17     31s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/09 17:31:17     31s] <CMD> set sprCreateIeStripeWidth 10.0
[03/09 17:31:17     31s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/09 17:31:17     31s] <CMD> set sprCreateIeRingOffset 1.0
[03/09 17:31:17     31s] <CMD> set sprCreateIeRingThreshold 1.0
[03/09 17:31:17     31s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/09 17:31:17     31s] <CMD> set sprCreateIeRingLayers {}
[03/09 17:31:17     31s] <CMD> set sprCreateIeStripeWidth 10.0
[03/09 17:31:17     31s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/09 17:31:17     31s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Pad -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/09 17:31:17     31s] The ring targets are set to core/block ring wires.
[03/09 17:31:17     31s] addRing command will consider rows while creating rings.
[03/09 17:31:17     31s] addRing command will disallow rings to go over rows.
[03/09 17:31:17     31s] addRing command will ignore shorts while creating rings.
[03/09 17:31:17     31s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M7 bottom M7 left M6 right M6} -width {top 2.176 bottom 2.176 left 2.176 right 2.176} -spacing {top 0.384 bottom 0.384 left 0.384 right 0.384} -offset {top 0.384 bottom 0.384 left 0.384 right 0.384} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/09 17:31:17     31s] #% Begin addRing (date=03/09 17:31:17, mem=1227.5M)
[03/09 17:31:17     31s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:31:17     31s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:31:17     31s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 17:31:17     31s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 17:31:17     31s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 17:31:17     31s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 17:31:17     31s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 17:31:17     31s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 17:31:17     31s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 17:31:17     31s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 17:31:17     31s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 17:31:17     31s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 17:31:17     31s] 
[03/09 17:31:17     31s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/09 17:31:17     31s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1574.3M)
[03/09 17:31:17     31s] Ring generation is complete.
[03/09 17:31:17     31s] vias are now being generated.
[03/09 17:31:17     31s] addRing created 8 wires.
[03/09 17:31:17     31s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/09 17:31:17     31s] +--------+----------------+----------------+
[03/09 17:31:17     31s] |  Layer |     Created    |     Deleted    |
[03/09 17:31:17     31s] +--------+----------------+----------------+
[03/09 17:31:17     31s] |   M6   |        4       |       NA       |
[03/09 17:31:17     31s] |   V6   |        8       |        0       |
[03/09 17:31:17     31s] |   M7   |        4       |       NA       |
[03/09 17:31:17     31s] +--------+----------------+----------------+
[03/09 17:31:17     31s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 17:31:17     31s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 17:31:17     31s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 17:31:17     31s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 17:31:17     31s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 17:31:17     31s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 17:31:17     31s] setViaGenMode -use_cce is reset to default value: false.
[03/09 17:31:17     31s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 17:31:17     32s] #% End addRing (date=03/09 17:31:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1229.3M, current mem=1229.3M)
[03/09 17:31:17     32s] <CMD> addStripe -skip_via_on_wire_shape blockring -direction horizontal -set_to_set_distance 2.16 -skip_via_on_pin Standardcell -stacked_via_top_layer M1 -layer M2 -width 0.072 -nets VDD -stacked_via_bottom_layer M1 -start_from bottom -snap_wire_center_to_grid None -start_offset -0.044 -stop_offset -0.044
[03/09 17:31:17     32s] #% Begin addStripe (date=03/09 17:31:17, mem=1229.3M)
[03/09 17:31:17     32s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[03/09 17:31:17     32s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[03/09 17:31:17     32s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:31:17     32s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:31:17     32s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 17:31:17     32s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 17:31:17     32s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 17:31:17     32s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 17:31:17     32s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 17:31:17     32s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 17:31:17     32s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 17:31:17     32s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 17:31:17     32s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 17:31:17     32s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 17:31:17     32s] setAddStripeMode -preventive_color_opt false is set by default for this design under 12nm node. 
[03/09 17:31:17     32s] setAddStripeMode -area_based_stripe true is set by default for this design. 
[03/09 17:31:17     32s] 
[03/09 17:31:17     32s] **WARN: (IMPPP-2030):	Layer M2 allows on grid right way wires only. Snap wire center to routing grid automatically.
[03/09 17:31:17     32s] Initialize fgc environment(mem: 1574.3M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1574.3M)
[03/09 17:31:17     32s] Loading cell geometries (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1574.3M)
[03/09 17:31:17     32s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1574.3M)
[03/09 17:31:17     32s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1574.3M)
[03/09 17:31:17     32s] Starting stripe generation ...
[03/09 17:31:17     32s] Non-Default Mode Option Settings :
[03/09 17:31:17     32s]   -use_exact_spacing  1
[03/09 17:31:17     32s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[03/09 17:31:17     32s] Multi-CPU acceleration using 8 CPU(s).
[03/09 17:31:17     32s] Stripe generation is complete.
[03/09 17:31:17     32s] addStripe created 221 wires.
[03/09 17:31:17     32s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/09 17:31:17     32s] +--------+----------------+----------------+
[03/09 17:31:17     32s] |  Layer |     Created    |     Deleted    |
[03/09 17:31:17     32s] +--------+----------------+----------------+
[03/09 17:31:17     32s] |   M2   |       221      |       NA       |
[03/09 17:31:17     32s] +--------+----------------+----------------+
[03/09 17:31:17     32s] setAddStripeMode -area_based_stripe is reset to default value: false.
[03/09 17:31:17     32s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[03/09 17:31:17     32s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 17:31:17     32s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 17:31:17     32s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 17:31:17     32s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 17:31:17     32s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 17:31:17     32s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 17:31:17     32s] setViaGenMode -use_cce is reset to default value: false.
[03/09 17:31:17     32s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 17:31:17     32s] #% End addStripe (date=03/09 17:31:17, total cpu=0:00:00.3, real=0:00:00.0, peak res=1230.4M, current mem=1230.4M)
[03/09 17:31:17     32s] <CMD> addStripe -skip_via_on_wire_shape blockring -direction horizontal -set_to_set_distance 2.16 -skip_via_on_pin Standardcell -stacked_via_top_layer M1 -layer M2 -width 0.072 -nets VSS -stacked_via_bottom_layer M1 -start_from bottom -snap_wire_center_to_grid None -start_offset 1.036 -stop_offset -0.044
[03/09 17:31:17     32s] #% Begin addStripe (date=03/09 17:31:17, mem=1230.4M)
[03/09 17:31:17     32s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[03/09 17:31:17     32s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[03/09 17:31:17     32s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:31:17     32s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:31:17     32s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 17:31:17     32s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 17:31:17     32s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 17:31:17     32s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 17:31:17     32s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 17:31:17     32s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 17:31:17     32s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 17:31:17     32s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 17:31:17     32s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 17:31:17     32s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 17:31:17     32s] setAddStripeMode -preventive_color_opt false is set by default for this design under 12nm node. 
[03/09 17:31:17     32s] setAddStripeMode -area_based_stripe true is set by default for this design. 
[03/09 17:31:17     32s] 
[03/09 17:31:17     32s] **WARN: (IMPPP-2030):	Layer M2 allows on grid right way wires only. Snap wire center to routing grid automatically.
[03/09 17:31:17     32s] Initialize fgc environment(mem: 1582.3M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:17     32s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:17     32s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:17     32s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:17     32s] Starting stripe generation ...
[03/09 17:31:17     32s] Non-Default Mode Option Settings :
[03/09 17:31:17     32s]   -use_exact_spacing  1
[03/09 17:31:17     32s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[03/09 17:31:17     32s] Multi-CPU acceleration using 8 CPU(s).
[03/09 17:31:18     32s] Stripe generation is complete.
[03/09 17:31:18     32s] addStripe created 220 wires.
[03/09 17:31:18     32s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/09 17:31:18     32s] +--------+----------------+----------------+
[03/09 17:31:18     32s] |  Layer |     Created    |     Deleted    |
[03/09 17:31:18     32s] +--------+----------------+----------------+
[03/09 17:31:18     32s] |   M2   |       220      |       NA       |
[03/09 17:31:18     32s] +--------+----------------+----------------+
[03/09 17:31:18     32s] setAddStripeMode -area_based_stripe is reset to default value: false.
[03/09 17:31:18     32s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[03/09 17:31:18     32s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 17:31:18     32s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 17:31:18     32s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 17:31:18     32s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 17:31:18     32s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 17:31:18     32s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 17:31:18     32s] setViaGenMode -use_cce is reset to default value: false.
[03/09 17:31:18     32s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 17:31:18     32s] #% End addStripe (date=03/09 17:31:18, total cpu=0:00:00.3, real=0:00:01.0, peak res=1230.5M, current mem=1230.5M)
[03/09 17:31:18     32s] <CMD> addStripe -skip_via_on_wire_shape Noshape -set_to_set_distance 12.960 -skip_via_on_pin Standardcell -stacked_via_top_layer Pad -spacing 0.360 -xleft_offset 0.360 -layer M3 -width 0.936 -nets {VDD VSS} -stacked_via_bottom_layer M2 -start_from left
[03/09 17:31:18     32s] #% Begin addStripe (date=03/09 17:31:18, mem=1230.5M)
[03/09 17:31:18     32s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[03/09 17:31:18     32s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[03/09 17:31:18     32s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[03/09 17:31:18     32s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:31:18     32s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:31:18     32s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 17:31:18     32s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 17:31:18     32s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 17:31:18     32s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 17:31:18     32s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 17:31:18     32s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 17:31:18     32s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 17:31:18     32s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 17:31:18     32s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 17:31:18     32s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 17:31:18     32s] setAddStripeMode -preventive_color_opt false is set by default for this design under 12nm node. 
[03/09 17:31:18     32s] setAddStripeMode -area_based_stripe true is set by default for this design. 
[03/09 17:31:18     32s] 
[03/09 17:31:18     32s] **WARN: (IMPPP-2030):	Layer M3 allows on grid right way wires only. Snap wire center to routing grid automatically.
[03/09 17:31:18     32s] Initialize fgc environment(mem: 1582.3M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     32s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     32s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     32s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     32s] Starting stripe generation ...
[03/09 17:31:18     32s] Non-Default Mode Option Settings :
[03/09 17:31:18     32s]   -use_exact_spacing  1
[03/09 17:31:18     32s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/09 17:31:18     32s] Type 'man IMPPP-4055' for more detail.
[03/09 17:31:18     32s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     32s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     32s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     32s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     32s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     32s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     32s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     32s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     32s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     32s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     32s] *** Stripes and vias are being generated (current mem: 1582.336)***
[03/09 17:31:18     33s]     Completing 10% (cpu time: 0:00:00.2, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]   stripes and vias are completed(total cpu time: 0:00:00.2, peak mem: 1582.336M)
[03/09 17:31:18     33s] Stripe generation is complete.
[03/09 17:31:18     33s] addStripe created 74 wires.
[03/09 17:31:18     33s] ViaGen created 16909 vias, deleted 0 via to avoid violation.
[03/09 17:31:18     33s] +--------+----------------+----------------+
[03/09 17:31:18     33s] |  Layer |     Created    |     Deleted    |
[03/09 17:31:18     33s] +--------+----------------+----------------+
[03/09 17:31:18     33s] |   V2   |      16317     |        0       |
[03/09 17:31:18     33s] |   M3   |       74       |       NA       |
[03/09 17:31:18     33s] |   V3   |       148      |        0       |
[03/09 17:31:18     33s] |   V4   |       148      |        0       |
[03/09 17:31:18     33s] |   V5   |       148      |        0       |
[03/09 17:31:18     33s] |   V6   |       148      |        0       |
[03/09 17:31:18     33s] +--------+----------------+----------------+
[03/09 17:31:18     33s] setAddStripeMode -area_based_stripe is reset to default value: false.
[03/09 17:31:18     33s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[03/09 17:31:18     33s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 17:31:18     33s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 17:31:18     33s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 17:31:18     33s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 17:31:18     33s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 17:31:18     33s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 17:31:18     33s] setViaGenMode -use_cce is reset to default value: false.
[03/09 17:31:18     33s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 17:31:18     33s] #% End addStripe (date=03/09 17:31:18, total cpu=0:00:00.4, real=0:00:00.0, peak res=1231.5M, current mem=1231.5M)
[03/09 17:31:18     33s] <CMD> addStripe -skip_via_on_wire_shape Noshape -direction horizontal -set_to_set_distance 21.6 -skip_via_on_pin Standardcell -stacked_via_top_layer M7 -spacing 0.864 -layer M4 -width 0.864 -nets {VDD VSS} -stacked_via_bottom_layer M3 -start_from bottom
[03/09 17:31:18     33s] #% Begin addStripe (date=03/09 17:31:18, mem=1231.5M)
[03/09 17:31:18     33s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[03/09 17:31:18     33s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[03/09 17:31:18     33s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:31:18     33s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:31:18     33s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 17:31:18     33s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 17:31:18     33s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 17:31:18     33s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 17:31:18     33s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 17:31:18     33s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 17:31:18     33s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 17:31:18     33s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 17:31:18     33s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 17:31:18     33s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 17:31:18     33s] setAddStripeMode -preventive_color_opt false is set by default for this design under 12nm node. 
[03/09 17:31:18     33s] setAddStripeMode -area_based_stripe true is set by default for this design. 
[03/09 17:31:18     33s] 
[03/09 17:31:18     33s] **WARN: (IMPPP-2030):	Layer M4 allows on grid right way wires only. Snap wire center to routing grid automatically.
[03/09 17:31:18     33s] Initialize fgc environment(mem: 1582.3M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     33s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     33s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     33s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     33s] Starting stripe generation ...
[03/09 17:31:18     33s] Non-Default Mode Option Settings :
[03/09 17:31:18     33s]   -use_exact_spacing  1
[03/09 17:31:18     33s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/09 17:31:18     33s] Type 'man IMPPP-4055' for more detail.
[03/09 17:31:18     33s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     33s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     33s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     33s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     33s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     33s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     33s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     33s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     33s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     33s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.3M)
[03/09 17:31:18     33s] *** Stripes and vias are being generated (current mem: 1582.336)***
[03/09 17:31:18     33s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1582.336M)
[03/09 17:31:18     33s]   stripes and vias are completed(total cpu time: 0:00:00.1, peak mem: 1582.336M)
[03/09 17:31:18     33s] Stripe generation is complete.
[03/09 17:31:18     33s] addStripe created 44 wires.
[03/09 17:31:18     33s] ViaGen created 1804 vias, deleted 0 via to avoid violation.
[03/09 17:31:18     33s] +--------+----------------+----------------+
[03/09 17:31:18     33s] |  Layer |     Created    |     Deleted    |
[03/09 17:31:18     33s] +--------+----------------+----------------+
[03/09 17:31:18     33s] |   V3   |      1628      |        0       |
[03/09 17:31:18     33s] |   M4   |       44       |       NA       |
[03/09 17:31:18     33s] |   V4   |       88       |        0       |
[03/09 17:31:18     33s] |   V5   |       88       |        0       |
[03/09 17:31:18     33s] +--------+----------------+----------------+
[03/09 17:31:18     33s] setAddStripeMode -area_based_stripe is reset to default value: false.
[03/09 17:31:18     33s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[03/09 17:31:18     33s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 17:31:18     33s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 17:31:18     33s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 17:31:18     33s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 17:31:18     33s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 17:31:18     33s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 17:31:18     33s] setViaGenMode -use_cce is reset to default value: false.
[03/09 17:31:18     33s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 17:31:18     33s] #% End addStripe (date=03/09 17:31:18, total cpu=0:00:00.3, real=0:00:00.0, peak res=1232.3M, current mem=1232.3M)
[03/09 17:31:18     33s] <CMD> setSrouteMode -reset
[03/09 17:31:18     33s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[03/09 17:31:18     33s] <CMD> sroute -connect { corePin } -layerChangeRange { M1(1) M7(1) } -blockPinTarget { nearestTarget } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -deleteExistingRoutes -allowJogging 0 -crossoverViaLayerRange { M1(1) Pad(10) } -nets { VDD VSS } -allowLayerChange 0 -targetViaLayerRange { M1(1) Pad(10) }
[03/09 17:31:18     33s] #% Begin sroute (date=03/09 17:31:18, mem=1232.3M)
[03/09 17:31:18     33s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[03/09 17:31:18     33s] **WARN: (IMPSR-4058):	Sroute option: floatingStripeTarget should be used in conjunction with option: -connect floatingStripe. 
[03/09 17:31:18     33s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 17:31:18     33s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 17:31:18     33s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 17:31:18     33s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 17:31:18     33s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 17:31:18     33s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 17:31:18     33s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 17:31:18     33s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 17:31:19     33s] *** Begin SPECIAL ROUTE on Sun Mar  9 17:31:18 2025 ***
[03/09 17:31:19     33s] SPECIAL ROUTE ran on directory: /users/course/2025S/VLSIPDA202501/g113062640/HW1/scripts
[03/09 17:31:19     33s] SPECIAL ROUTE ran on machine: ic21 (Linux 3.10.0-1160.62.1.el7.x86_64 x86_64 2.79Ghz)
[03/09 17:31:19     33s] 
[03/09 17:31:19     33s] Begin option processing ...
[03/09 17:31:19     33s] srouteConnectPowerBump set to false
[03/09 17:31:19     33s] routeSelectNet set to "VDD VSS"
[03/09 17:31:19     33s] routeSpecial set to true
[03/09 17:31:19     33s] srouteBottomLayerLimit set to 1
[03/09 17:31:19     33s] srouteBottomTargetLayerLimit set to 1
[03/09 17:31:19     33s] srouteConnectBlockPin set to false
[03/09 17:31:19     33s] srouteConnectConverterPin set to false
[03/09 17:31:19     33s] srouteConnectPadPin set to false
[03/09 17:31:19     33s] srouteConnectStripe set to false
[03/09 17:31:19     33s] srouteCrossoverViaBottomLayer set to 1
[03/09 17:31:19     33s] srouteCrossoverViaTopLayer set to 10
[03/09 17:31:19     33s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[03/09 17:31:19     33s] srouteFollowCorePinEnd set to 3
[03/09 17:31:19     33s] srouteFollowPadPin set to false
[03/09 17:31:19     33s] srouteNoLayerChangeRoute set to true
[03/09 17:31:19     33s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[03/09 17:31:19     33s] sroutePadPinAllPorts set to true
[03/09 17:31:19     33s] srouteRoutePowerBarPortOnBothDir set to true
[03/09 17:31:19     33s] srouteStopBlockPin set to "nearestTarget"
[03/09 17:31:19     33s] srouteStraightConnections set to "straightWithDrcClean"
[03/09 17:31:19     33s] srouteTopLayerLimit set to 7
[03/09 17:31:19     33s] srouteTopTargetLayerLimit set to 10
[03/09 17:31:19     33s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3000.00 megs.
[03/09 17:31:19     33s] 
[03/09 17:31:19     33s] Reading DB technology information...
[03/09 17:31:19     33s] Finished reading DB technology information.
[03/09 17:31:19     33s] Reading floorplan and netlist information...
[03/09 17:31:19     33s] Finished reading floorplan and netlist information.
[03/09 17:31:19     33s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/09 17:31:19     33s] Read in 21 layers, 10 routing layers, 1 overlap layer
[03/09 17:31:19     33s] Read in 1 nondefault rule, 0 used
[03/09 17:31:19     33s] Read in 424 macros, 144 used
[03/09 17:31:19     33s] Read in 16864 components
[03/09 17:31:19     33s]   16864 core components: 144 unplaced, 0 placed, 16720 fixed
[03/09 17:31:19     33s] Read in 77 physical pins
[03/09 17:31:19     33s]   77 physical pins: 0 unplaced, 77 placed, 0 fixed
[03/09 17:31:19     33s] Read in 77 nets
[03/09 17:31:19     33s] Read in 2 special nets, 2 routed
[03/09 17:31:19     33s] Read in 33805 terminals
[03/09 17:31:19     33s] 2 nets selected.
[03/09 17:31:19     33s] 
[03/09 17:31:19     33s] Begin power routing ...
[03/09 17:31:19     33s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 7.
[03/09 17:31:19     33s] CPU time for VDD FollowPin 0 seconds
[03/09 17:31:19     33s] CPU time for VSS FollowPin 0 seconds
[03/09 17:31:19     33s]   Number of Core ports routed: 0  open: 882
[03/09 17:31:19     33s]   Number of Followpin connections: 441
[03/09 17:31:19     33s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3002.00 megs.
[03/09 17:31:19     33s] 
[03/09 17:31:19     33s] 
[03/09 17:31:19     33s] 
[03/09 17:31:19     33s]  Begin updating DB with routing results ...
[03/09 17:31:19     33s]  Updating DB with 77 io pins ...
[03/09 17:31:19     33s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/09 17:31:19     33s] Pin and blockage extraction finished
[03/09 17:31:19     33s] 
[03/09 17:31:19     33s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 17:31:19     33s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 17:31:19     33s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 17:31:19     33s] setViaGenMode -use_cce is reset to default value: false.
[03/09 17:31:19     33s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:31:19     33s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:31:19     33s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 17:31:19     33s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 17:31:19     33s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 17:31:19     33s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 17:31:19     33s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 17:31:19     33s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 17:31:19     33s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 17:31:19     33s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 17:31:19     33s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 17:31:19     33s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 17:31:19     33s] sroute created 441 wires.
[03/09 17:31:19     33s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/09 17:31:19     33s] +--------+----------------+----------------+
[03/09 17:31:19     33s] |  Layer |     Created    |     Deleted    |
[03/09 17:31:19     33s] +--------+----------------+----------------+
[03/09 17:31:19     33s] |   M1   |       441      |       NA       |
[03/09 17:31:19     33s] +--------+----------------+----------------+
[03/09 17:31:19     33s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 17:31:19     33s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 17:31:19     33s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 17:31:19     33s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 17:31:19     33s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 17:31:19     33s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 17:31:19     33s] setViaGenMode -use_cce is reset to default value: false.
[03/09 17:31:19     33s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 17:31:19     33s] #% End sroute (date=03/09 17:31:19, total cpu=0:00:00.4, real=0:00:01.0, peak res=1244.2M, current mem=1244.2M)
[03/09 17:31:19     33s] <CMD> editPowerVia -add_vias 1 -orthogonal_only 0
[03/09 17:31:19     33s] #% Begin editPowerVia (date=03/09 17:31:19, mem=1244.2M)
[03/09 17:31:19     33s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:31:19     33s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:31:19     33s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 17:31:19     33s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 17:31:19     33s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 17:31:19     33s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 17:31:19     33s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 17:31:19     33s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 17:31:19     33s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 17:31:19     33s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 17:31:19     33s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 17:31:19     33s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 17:31:19     33s] ViaGen engine uses clone via flow to insert special vias. Open fgc and cce engine automatically.
[03/09 17:31:19     33s] setViaGenMode -use_clone_via 1 is set by default for this design under 12nm node. 
[03/09 17:31:19     33s] 
[03/09 17:31:19     33s] Multi-CPU acceleration using 8 CPU(s).
[03/09 17:31:19     33s] Clone Via Engine is enabled.
[03/09 17:31:19     34s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 476.93 x 0.86 at (244.80, 438.34).
[03/09 17:31:19     34s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     34s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 476.93 x 0.86 at (244.80, 135.94).
[03/09 17:31:19     34s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     34s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (244.80, 135.94).
[03/09 17:31:19     34s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     34s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (244.80, 438.34).
[03/09 17:31:19     34s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     34s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 476.93 x 0.86 at (244.80, 265.54).
[03/09 17:31:19     34s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     34s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (244.80, 265.54).
[03/09 17:31:19     34s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     34s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 476.93 x 0.86 at (244.80, 92.74).
[03/09 17:31:19     34s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     34s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (244.80, 92.74).
[03/09 17:31:19     34s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     34s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 476.93 x 0.86 at (244.80, 395.14).
[03/09 17:31:19     34s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     34s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (244.80, 395.14).
[03/09 17:31:19     34s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     34s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 476.93 x 0.86 at (244.80, 222.34).
[03/09 17:31:19     34s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     34s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (244.80, 222.34).
[03/09 17:31:19     34s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     34s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 476.93 x 0.86 at (244.80, 351.94).
[03/09 17:31:19     34s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     34s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (244.80, 351.94).
[03/09 17:31:19     34s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     34s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 476.93 x 0.86 at (244.80, 49.54).
[03/09 17:31:19     34s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     34s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (244.80, 49.54).
[03/09 17:31:19     34s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 476.93 x 0.86 at (244.80, 179.14).
[03/09 17:31:19     35s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (244.80, 179.14).
[03/09 17:31:19     35s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 476.93 x 0.86 at (244.80, 308.74).
[03/09 17:31:19     35s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (244.80, 308.74).
[03/09 17:31:19     35s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 477.07 x 0.86 at (244.87, 438.34).
[03/09 17:31:19     35s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (244.87, 438.34).
[03/09 17:31:19     35s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 477.07 x 0.86 at (244.87, 135.94).
[03/09 17:31:19     35s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (244.87, 135.94).
[03/09 17:31:19     35s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 477.07 x 0.86 at (244.87, 265.54).
[03/09 17:31:19     35s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (244.87, 265.54).
[03/09 17:31:19     35s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 477.07 x 0.86 at (244.87, 92.74).
[03/09 17:31:19     35s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (244.87, 92.74).
[03/09 17:31:19     35s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 477.07 x 0.86 at (244.87, 395.14).
[03/09 17:31:19     35s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (244.87, 395.14).
[03/09 17:31:19     35s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 477.07 x 0.86 at (244.87, 222.34).
[03/09 17:31:19     35s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (244.87, 222.34).
[03/09 17:31:19     35s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 477.07 x 0.86 at (244.87, 351.94).
[03/09 17:31:19     35s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     35s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (244.87, 351.94).
[03/09 17:31:19     35s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     36s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 477.07 x 0.86 at (244.87, 179.14).
[03/09 17:31:19     36s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     36s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (244.87, 179.14).
[03/09 17:31:19     36s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     36s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 477.07 x 0.86 at (244.87, 49.54).
[03/09 17:31:19     36s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     36s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (244.87, 49.54).
[03/09 17:31:19     36s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     36s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 477.07 x 0.86 at (244.87, 308.74).
[03/09 17:31:19     36s] Type 'man IMPPP-610' for more detail.
[03/09 17:31:19     36s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (244.87, 308.74).
[03/09 17:31:19     36s] Type 'man IMPPP-528' for more detail.
[03/09 17:31:19     36s] ViaGen created 441 vias, deleted 0 via to avoid violation.
[03/09 17:31:19     36s] +--------+----------------+----------------+
[03/09 17:31:19     36s] |  Layer |     Created    |     Deleted    |
[03/09 17:31:19     36s] +--------+----------------+----------------+
[03/09 17:31:19     36s] |   V1   |       441      |        0       |
[03/09 17:31:19     36s] +--------+----------------+----------------+
[03/09 17:31:19     36s] -------CLONE VIA REPORT BEGIN------
[03/09 17:31:19     36s] Try encode positions: 461, succeed: 441, fail: 20
[03/09 17:31:19     36s] Try save via proto number: 8, succeed: 8 (8 via protos, 1 via cells), fail: 0
[03/09 17:31:19     36s] Try clone: 433 (433 vias)
[03/09 17:31:19     36s] |--Clone succeed: 433 (433 vias)
[03/09 17:31:19     36s] |  |_Try skip for Non-Stack FGC: 433, succeed: 433, fail: 0
[03/09 17:31:19     36s] |--Try check FGC background: 0, save template: 0, find template and drop: 0
[03/09 17:31:19     36s] |__Clone fail: 0 (0 vias)
[03/09 17:31:19     36s]    |-unknown error: 0, CCE can't fix: 0, FGC drc: 0, May lead minStep: 0
[03/09 17:31:19     36s]    |_Skip original flow num: 0
[03/09 17:31:19     36s] -------CLONE VIA REPORT END------
[03/09 17:31:19     36s] setViaGenMode -use_clone_via is reset to default value: false.
[03/09 17:31:19     36s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 17:31:19     36s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 17:31:19     36s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 17:31:19     36s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 17:31:19     36s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 17:31:19     36s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 17:31:19     36s] setViaGenMode -use_cce is reset to default value: false.
[03/09 17:31:19     36s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 17:31:19     36s] #% End editPowerVia (date=03/09 17:31:19, total cpu=0:00:02.7, real=0:00:00.0, peak res=1250.1M, current mem=1250.1M)
[03/09 17:31:19     36s] <CMD> place_opt_design
[03/09 17:31:19     36s] **INFO: User settings:
[03/09 17:31:19     36s] setDesignMode -bottomRoutingLayer    2
[03/09 17:31:19     36s] setDesignMode -node                  N7
[03/09 17:31:19     36s] setDesignMode -process               7
[03/09 17:31:19     36s] setDesignMode -topRoutingLayer       7
[03/09 17:31:19     36s] setExtractRCMode -coupling_c_th      3
[03/09 17:31:19     36s] setExtractRCMode -relative_c_th      0.03
[03/09 17:31:19     36s] setExtractRCMode -total_c_th         5
[03/09 17:31:19     36s] setDelayCalMode -engine              aae
[03/09 17:31:19     36s] setPlaceMode -place_detail_dpt_flow  true
[03/09 17:31:19     36s] setAnalysisMode -analysisType        single
[03/09 17:31:19     36s] 
[03/09 17:31:19     36s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:36.5/0:00:27.5 (1.3), mem = 1595.6M
[03/09 17:31:19     36s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/09 17:31:19     36s] *** Starting GigaPlace ***
[03/09 17:31:19     36s] #optDebug: fT-E <X 2 3 1 0>
[03/09 17:31:19     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:1595.6M, EPOCH TIME: 1741512679.923227
[03/09 17:31:19     36s] z: 1, totalTracks: 0
[03/09 17:31:19     36s] z: 3, totalTracks: 1
[03/09 17:31:19     36s] z: 5, totalTracks: 1
[03/09 17:31:19     36s] z: 7, totalTracks: 1
[03/09 17:31:19     36s] #spOpts: N=7 dpt autoPA fgc alignH mxdDpt=1 pa7n fill1_ok mergeVia=T sncAbut 
[03/09 17:31:19     36s] #spOpts: cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:31:19     36s] OPERPROF:   Starting CceInit at level 2, MEM:1595.6M, EPOCH TIME: 1741512679.924250
[03/09 17:31:19     36s] Initializing Route Infrastructure for color support ...
[03/09 17:31:19     36s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:1595.6M, EPOCH TIME: 1741512679.924299
[03/09 17:31:19     36s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:1595.6M, EPOCH TIME: 1741512679.925200
[03/09 17:31:19     36s] Route Infrastructure Initialized for color support successfully.
[03/09 17:31:19     36s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:1595.6M, EPOCH TIME: 1741512679.925258
[03/09 17:31:19     36s] OPERPROF:   Starting FgcInit at level 2, MEM:1595.6M, EPOCH TIME: 1741512679.925298
[03/09 17:31:19     36s] OPERPROF:   Finished FgcInit at level 2, CPU:0.000, REAL:0.001, MEM:1595.6M, EPOCH TIME: 1741512679.926203
[03/09 17:31:19     36s] All LLGs are deleted
[03/09 17:31:19     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1595.6M, EPOCH TIME: 1741512679.940256
[03/09 17:31:19     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1591.8M, EPOCH TIME: 1741512679.940825
[03/09 17:31:19     36s] # Building sha256 llgBox search-tree.
[03/09 17:31:19     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1591.8M, EPOCH TIME: 1741512679.948393
[03/09 17:31:19     36s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1703.8M, EPOCH TIME: 1741512679.951703
[03/09 17:31:19     36s] Core basic site is asap7sc7p5t
[03/09 17:31:19     36s] z: 1, totalTracks: 0
[03/09 17:31:19     36s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:31:19     36s] z: 3, totalTracks: 1
[03/09 17:31:19     36s] z: 5, totalTracks: 1
[03/09 17:31:19     36s] z: 7, totalTracks: 1
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell INVx6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell BUFx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell BUFx8_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell BUFx6f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell BUFx6f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell BUFx4f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell BUFx4f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell BUFx16f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell BUFx16f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell BUFx12f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell BUFx12f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell BUFx12_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell BUFx12_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell BUFx10_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell BUFx10_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell BUFx10_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell BUFx10_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:19     36s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:31:19     36s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:31:19     36s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1703.8M, EPOCH TIME: 1741512679.961741
[03/09 17:31:19     36s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.009, MEM:1735.8M, EPOCH TIME: 1741512679.970570
[03/09 17:31:19     36s] SiteArray: non-trimmed site array dimensions = 440 x 2208
[03/09 17:31:19     36s] SiteArray: use 4,055,040 bytes
[03/09 17:31:19     36s] SiteArray: current memory after site array memory allocation 1739.7M
[03/09 17:31:19     36s] SiteArray: FP blocked sites are writable
[03/09 17:31:19     36s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 17:31:19     36s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1703.7M, EPOCH TIME: 1741512679.979057
[03/09 17:31:19     36s] Process 19386 wires and vias for routing blockage analysis
[03/09 17:31:19     36s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.016, MEM:1735.7M, EPOCH TIME: 1741512679.994692
[03/09 17:31:19     36s] z: 9, totalTracks: 1
[03/09 17:31:19     36s] z: 1, totalTracks: 0
[03/09 17:31:19     36s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.130, REAL:0.048, MEM:1735.7M, EPOCH TIME: 1741512679.999838
[03/09 17:31:20     36s] 
[03/09 17:31:20     36s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:31:20     36s] OPERPROF:     Starting CMU at level 3, MEM:1735.7M, EPOCH TIME: 1741512680.032690
[03/09 17:31:20     36s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1735.7M, EPOCH TIME: 1741512680.035285
[03/09 17:31:20     36s] 
[03/09 17:31:20     36s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:31:20     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.092, MEM:1607.6M, EPOCH TIME: 1741512680.040576
[03/09 17:31:20     36s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1607.6M, EPOCH TIME: 1741512680.040632
[03/09 17:31:20     36s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:1607.6M, EPOCH TIME: 1741512680.042366
[03/09 17:31:20     36s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1607.6MB).
[03/09 17:31:20     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.134, MEM:1607.6M, EPOCH TIME: 1741512680.056948
[03/09 17:31:20     36s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1607.6M, EPOCH TIME: 1741512680.056990
[03/09 17:31:20     36s] All LLGs are deleted
[03/09 17:31:20     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1607.6M, EPOCH TIME: 1741512680.065034
[03/09 17:31:20     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.004, MEM:1607.6M, EPOCH TIME: 1741512680.068813
[03/09 17:31:20     36s] OPERPROF:   Starting FgcCleanup at level 2, MEM:1543.6M, EPOCH TIME: 1741512680.070567
[03/09 17:31:20     36s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:1543.6M, EPOCH TIME: 1741512680.070622
[03/09 17:31:20     36s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.015, MEM:1541.6M, EPOCH TIME: 1741512680.071628
[03/09 17:31:20     36s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:00:36.8/0:00:27.7 (1.3), mem = 1541.6M
[03/09 17:31:20     36s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/09 17:31:20     36s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1806, percentage of missing scan cell = 0.00% (0 / 1806)
[03/09 17:31:20     37s] no activity file in design. spp won't run.
[03/09 17:31:20     37s] #Start colorize_geometry on Sun Mar  9 17:31:20 2025
[03/09 17:31:20     37s] #
[03/09 17:31:20     37s] ### Time Record (colorize_geometry) is installed.
[03/09 17:31:20     37s] ### Time Record (Pre Callback) is installed.
[03/09 17:31:20     37s] ### Time Record (Pre Callback) is uninstalled.
[03/09 17:31:20     37s] ### Time Record (DB Import) is installed.
[03/09 17:31:20     37s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1895038971 placement=1136651054 pin_access=1 inst_pattern=1
[03/09 17:31:20     37s] ### Time Record (DB Import) is uninstalled.
[03/09 17:31:20     37s] ### Time Record (DB Export) is installed.
[03/09 17:31:20     37s] ### export design design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1895038971 placement=1136651054 pin_access=1 inst_pattern=1
[03/09 17:31:20     37s] ### Time Record (DB Export) is uninstalled.
[03/09 17:31:20     37s] ### Time Record (Post Callback) is installed.
[03/09 17:31:20     37s] ### Time Record (Post Callback) is uninstalled.
[03/09 17:31:20     37s] #
[03/09 17:31:20     37s] #colorize_geometry statistics:
[03/09 17:31:20     37s] #Cpu time = 00:00:00
[03/09 17:31:20     37s] #Elapsed time = 00:00:00
[03/09 17:31:20     37s] #Increased memory = 0.21 (MB)
[03/09 17:31:20     37s] #Total memory = 1241.93 (MB)
[03/09 17:31:20     37s] #Peak memory = 1311.36 (MB)
[03/09 17:31:20     37s] #Number of warnings = 0
[03/09 17:31:20     37s] #Total number of warnings = 21
[03/09 17:31:20     37s] #Number of fails = 0
[03/09 17:31:20     37s] #Total number of fails = 0
[03/09 17:31:20     37s] #Complete colorize_geometry on Sun Mar  9 17:31:20 2025
[03/09 17:31:20     37s] #
[03/09 17:31:20     37s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/09 17:31:20     37s] ### Time Record (colorize_geometry) is uninstalled.
[03/09 17:31:20     37s] ### 
[03/09 17:31:20     37s] ###   Scalability Statistics
[03/09 17:31:20     37s] ### 
[03/09 17:31:20     37s] ### ------------------------+----------------+----------------+----------------+
[03/09 17:31:20     37s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/09 17:31:20     37s] ### ------------------------+----------------+----------------+----------------+
[03/09 17:31:20     37s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/09 17:31:20     37s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/09 17:31:20     37s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/09 17:31:20     37s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/09 17:31:20     37s] ###   Entire Command        |        00:00:00|        00:00:00|             1.5|
[03/09 17:31:20     37s] ### ------------------------+----------------+----------------+----------------+
[03/09 17:31:20     37s] ### 
[03/09 17:31:20     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.2 mem=1541.6M
[03/09 17:31:20     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.2 mem=1541.6M
[03/09 17:31:20     37s] *** Start deleteBufferTree ***
[03/09 17:31:20     37s] Info: Detect buffers to remove automatically.
[03/09 17:31:20     37s] Analyzing netlist ...
[03/09 17:31:21     37s] Updating netlist
[03/09 17:31:21     37s] 
[03/09 17:31:21     38s] *summary: 216 instances (buffers/inverters) removed
[03/09 17:31:21     38s] *** Finish deleteBufferTree (0:00:00.8) ***
[03/09 17:31:21     38s] 
[03/09 17:31:21     38s] TimeStamp Deleting Cell Server Begin ...
[03/09 17:31:21     38s] 
[03/09 17:31:21     38s] TimeStamp Deleting Cell Server End ...
[03/09 17:31:21     38s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/09 17:31:21     38s] Info: 8 threads available for lower-level modules during optimization.
[03/09 17:31:21     38s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1596.2M, EPOCH TIME: 1741512681.264572
[03/09 17:31:21     38s] Deleted 16720 physical insts (cell - / prefix -).
[03/09 17:31:21     38s] Did not delete 16720 physical insts as they were marked preplaced.
[03/09 17:31:21     38s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.050, REAL:0.050, MEM:1596.2M, EPOCH TIME: 1741512681.314440
[03/09 17:31:21     38s] INFO: #ExclusiveGroups=0
[03/09 17:31:21     38s] INFO: There are no Exclusive Groups.
[03/09 17:31:21     38s] No user-set net weight.
[03/09 17:31:21     38s] Net fanout histogram:
[03/09 17:31:21     38s] 2		: 4935 (54.5%) nets
[03/09 17:31:21     38s] 3		: 1702 (18.8%) nets
[03/09 17:31:21     38s] 4     -	14	: 2276 (25.1%) nets
[03/09 17:31:21     38s] 15    -	39	: 130 (1.4%) nets
[03/09 17:31:21     38s] 40    -	79	: 3 (0.0%) nets
[03/09 17:31:21     38s] 80    -	159	: 5 (0.1%) nets
[03/09 17:31:21     38s] 160   -	319	: 5 (0.1%) nets
[03/09 17:31:21     38s] 320   -	639	: 3 (0.0%) nets
[03/09 17:31:21     38s] 640   -	1279	: 0 (0.0%) nets
[03/09 17:31:21     38s] 1280  -	2559	: 2 (0.0%) nets
[03/09 17:31:21     38s] 2560  -	5119	: 0 (0.0%) nets
[03/09 17:31:21     38s] 5120+		: 0 (0.0%) nets
[03/09 17:31:21     38s] no activity file in design. spp won't run.
[03/09 17:31:21     38s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/09 17:31:21     38s] Scan chains were not defined.
[03/09 17:31:21     38s] z: 1, totalTracks: 0
[03/09 17:31:21     38s] z: 3, totalTracks: 1
[03/09 17:31:21     38s] z: 5, totalTracks: 1
[03/09 17:31:21     38s] z: 7, totalTracks: 1
[03/09 17:31:21     38s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 17:31:21     38s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:31:21     38s] OPERPROF: Starting CceInit at level 1, MEM:1596.2M, EPOCH TIME: 1741512681.325618
[03/09 17:31:21     38s] Initializing Route Infrastructure for color support ...
[03/09 17:31:21     38s] OPERPROF:   Starting RouteInfrastructureColorSupport at level 2, MEM:1596.2M, EPOCH TIME: 1741512681.325679
[03/09 17:31:21     38s] OPERPROF:   Finished RouteInfrastructureColorSupport at level 2, CPU:0.000, REAL:0.001, MEM:1596.2M, EPOCH TIME: 1741512681.326365
[03/09 17:31:21     38s] Route Infrastructure Initialized for color support successfully.
[03/09 17:31:21     38s] OPERPROF: Finished CceInit at level 1, CPU:0.000, REAL:0.001, MEM:1596.2M, EPOCH TIME: 1741512681.326408
[03/09 17:31:21     38s] All LLGs are deleted
[03/09 17:31:21     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1596.2M, EPOCH TIME: 1741512681.337968
[03/09 17:31:21     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1596.2M, EPOCH TIME: 1741512681.338178
[03/09 17:31:21     38s] #std cell=25734 (16720 fixed + 9014 movable) #buf cell=0 #inv cell=791 #block=0 (0 floating + 0 preplaced)
[03/09 17:31:21     38s] #ioInst=0 #net=9061 #term=36735 #term/net=4.05, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=76
[03/09 17:31:21     38s] stdCell: 25734 single + 0 double + 0 multi
[03/09 17:31:21     38s] Total standard cell length = 27.9297 (mm), area = 0.0302 (mm^2)
[03/09 17:31:21     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1596.2M, EPOCH TIME: 1741512681.345719
[03/09 17:31:21     38s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1724.2M, EPOCH TIME: 1741512681.347558
[03/09 17:31:21     38s] Core basic site is asap7sc7p5t
[03/09 17:31:21     38s] z: 1, totalTracks: 0
[03/09 17:31:21     38s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:31:21     38s] z: 3, totalTracks: 1
[03/09 17:31:21     38s] z: 5, totalTracks: 1
[03/09 17:31:21     38s] z: 7, totalTracks: 1
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:21     38s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:31:21     38s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:31:21     38s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1724.2M, EPOCH TIME: 1741512681.357648
[03/09 17:31:21     38s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.009, MEM:1724.2M, EPOCH TIME: 1741512681.366486
[03/09 17:31:21     38s] SiteArray: non-trimmed site array dimensions = 440 x 2208
[03/09 17:31:21     38s] SiteArray: use 4,055,040 bytes
[03/09 17:31:21     38s] SiteArray: current memory after site array memory allocation 1724.2M
[03/09 17:31:21     38s] SiteArray: FP blocked sites are writable
[03/09 17:31:21     38s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 17:31:21     38s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1692.2M, EPOCH TIME: 1741512681.375238
[03/09 17:31:21     38s] Process 19386 wires and vias for routing blockage analysis
[03/09 17:31:21     38s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.050, REAL:0.008, MEM:1724.2M, EPOCH TIME: 1741512681.383675
[03/09 17:31:21     38s] z: 9, totalTracks: 1
[03/09 17:31:21     38s] z: 1, totalTracks: 0
[03/09 17:31:21     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.041, MEM:1724.2M, EPOCH TIME: 1741512681.388616
[03/09 17:31:21     38s] 
[03/09 17:31:21     38s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:31:21     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.074, MEM:1596.2M, EPOCH TIME: 1741512681.419511
[03/09 17:31:21     38s] 
[03/09 17:31:21     38s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:31:21     38s] Average module density = 0.102.
[03/09 17:31:21     38s] Density for the design = 0.102.
[03/09 17:31:21     38s]        = stdcell_area 95864 sites (22363 um^2) / alloc_area 938080 sites (218835 um^2).
[03/09 17:31:21     38s] Pin Density = 0.03781.
[03/09 17:31:21     38s]             = total # of pins 36735 / total area 971520.
[03/09 17:31:21     38s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1596.2M, EPOCH TIME: 1741512681.434681
[03/09 17:31:21     38s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.010, REAL:0.008, MEM:1596.2M, EPOCH TIME: 1741512681.442323
[03/09 17:31:21     38s] OPERPROF: Starting pre-place ADS at level 1, MEM:1596.2M, EPOCH TIME: 1741512681.446118
[03/09 17:31:21     38s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1596.2M, EPOCH TIME: 1741512681.464915
[03/09 17:31:21     38s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1596.2M, EPOCH TIME: 1741512681.465046
[03/09 17:31:21     38s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1596.2M, EPOCH TIME: 1741512681.465227
[03/09 17:31:21     38s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1596.2M, EPOCH TIME: 1741512681.465270
[03/09 17:31:21     38s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1596.2M, EPOCH TIME: 1741512681.465306
[03/09 17:31:21     38s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.020, REAL:0.027, MEM:1596.2M, EPOCH TIME: 1741512681.492615
[03/09 17:31:21     38s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1596.2M, EPOCH TIME: 1741512681.492729
[03/09 17:31:21     38s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.010, REAL:0.006, MEM:1596.2M, EPOCH TIME: 1741512681.498953
[03/09 17:31:21     38s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.030, REAL:0.034, MEM:1596.2M, EPOCH TIME: 1741512681.499081
[03/09 17:31:21     38s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.030, REAL:0.035, MEM:1596.2M, EPOCH TIME: 1741512681.499752
[03/09 17:31:21     38s] ADSU 0.102 -> 0.102. site 938080.000 -> 936256.000. GS 8.640
[03/09 17:31:21     38s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.070, REAL:0.072, MEM:1596.2M, EPOCH TIME: 1741512681.517801
[03/09 17:31:21     38s] OPERPROF: Starting spMPad at level 1, MEM:1575.2M, EPOCH TIME: 1741512681.519812
[03/09 17:31:21     38s] OPERPROF:   Starting spContextMPad at level 2, MEM:1575.2M, EPOCH TIME: 1741512681.520899
[03/09 17:31:21     38s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1575.2M, EPOCH TIME: 1741512681.520942
[03/09 17:31:21     38s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1575.2M, EPOCH TIME: 1741512681.520980
[03/09 17:31:21     38s] MP  (9014): mp=1.125. U=0.102.
[03/09 17:31:21     38s] InitP A=191728.000, MA=11983.000.
[03/09 17:31:21     38s] Initial padding reaches pin density 0.493 for top
[03/09 17:31:21     38s] InitPadU 0.102 -> 0.131 for top
[03/09 17:31:21     38s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[03/09 17:31:21     38s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1575.2M, EPOCH TIME: 1741512681.573583
[03/09 17:31:21     38s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.010, MEM:1575.2M, EPOCH TIME: 1741512681.583449
[03/09 17:31:21     38s] === lastAutoLevel = 10 
[03/09 17:31:21     38s] OPERPROF: Starting spInitNetWt at level 1, MEM:1575.2M, EPOCH TIME: 1741512681.596217
[03/09 17:31:21     38s] no activity file in design. spp won't run.
[03/09 17:31:21     38s] [spp] 0
[03/09 17:31:21     38s] [adp] 0:1:1:3
[03/09 17:31:21     38s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.002, MEM:1575.2M, EPOCH TIME: 1741512681.597992
[03/09 17:31:21     38s] Clock gating cells determined by native netlist tracing.
[03/09 17:31:21     38s] no activity file in design. spp won't run.
[03/09 17:31:21     38s] no activity file in design. spp won't run.
[03/09 17:31:21     38s] OPERPROF: Starting npMain at level 1, MEM:1575.2M, EPOCH TIME: 1741512681.600077
[03/09 17:31:22     38s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:22     38s] OPERPROF:   Starting npPlace at level 2, MEM:1800.4M, EPOCH TIME: 1741512682.637707
[03/09 17:31:22     38s] Iteration  1: Total net bbox = 5.040e+04 (4.73e+04 3.06e+03)
[03/09 17:31:22     38s]               Est.  stn bbox = 5.951e+04 (5.56e+04 3.90e+03)
[03/09 17:31:22     38s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1700.3M
[03/09 17:31:22     38s] Iteration  2: Total net bbox = 5.040e+04 (4.73e+04 3.06e+03)
[03/09 17:31:22     38s]               Est.  stn bbox = 5.951e+04 (5.56e+04 3.90e+03)
[03/09 17:31:22     38s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1700.3M
[03/09 17:31:22     38s] OPERPROF:     Starting InitSKP at level 3, MEM:1702.3M, EPOCH TIME: 1741512682.734478
[03/09 17:31:22     38s] 
[03/09 17:31:22     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/09 17:31:22     38s] TLC MultiMap info (StdDelay):
[03/09 17:31:22     38s]   : delay_tc + tc + 1 + no RcCorner := 3.9ps
[03/09 17:31:22     38s]   : delay_tc + tc + 1 + rc_typ_25 := 5.5ps
[03/09 17:31:22     38s]  Setting StdDelay to: 5.5ps
[03/09 17:31:22     38s] 
[03/09 17:31:22     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/09 17:31:22     38s] 
[03/09 17:31:22     38s] TimeStamp Deleting Cell Server Begin ...
[03/09 17:31:22     38s] 
[03/09 17:31:22     38s] TimeStamp Deleting Cell Server End ...
[03/09 17:31:22     38s] 
[03/09 17:31:22     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/09 17:31:22     38s] TLC MultiMap info (StdDelay):
[03/09 17:31:22     38s]   : delay_tc + tc + 1 + no RcCorner := 3.9ps
[03/09 17:31:22     38s]   : delay_tc + tc + 1 + rc_typ_25 := 5.5ps
[03/09 17:31:22     38s]  Setting StdDelay to: 5.5ps
[03/09 17:31:22     38s] 
[03/09 17:31:22     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/09 17:31:23     39s] 
[03/09 17:31:23     39s] TimeStamp Deleting Cell Server Begin ...
[03/09 17:31:23     39s] 
[03/09 17:31:23     39s] TimeStamp Deleting Cell Server End ...
[03/09 17:31:23     39s] 
[03/09 17:31:23     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/09 17:31:23     40s] TLC MultiMap info (StdDelay):
[03/09 17:31:23     40s]   : delay_tc + tc + 1 + no RcCorner := 3.9ps
[03/09 17:31:23     40s]   : delay_tc + tc + 1 + rc_typ_25 := 5.5ps
[03/09 17:31:23     40s]  Setting StdDelay to: 5.5ps
[03/09 17:31:23     40s] 
[03/09 17:31:23     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/09 17:31:25     45s] *** Finished SKP initialization (cpu=0:00:06.1, real=0:00:03.0)***
[03/09 17:31:25     45s] OPERPROF:     Finished InitSKP at level 3, CPU:6.090, REAL:3.147, MEM:2350.6M, EPOCH TIME: 1741512685.881814
[03/09 17:31:26     45s] exp_mt_sequential is set from setPlaceMode option to 1
[03/09 17:31:26     45s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[03/09 17:31:26     45s] place_exp_mt_interval set to default 32
[03/09 17:31:26     45s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/09 17:31:26     46s] Iteration  3: Total net bbox = 3.091e+04 (2.69e+04 4.02e+03)
[03/09 17:31:26     46s]               Est.  stn bbox = 4.142e+04 (3.60e+04 5.39e+03)
[03/09 17:31:26     46s]               cpu = 0:00:07.2 real = 0:00:04.0 mem = 2681.7M
[03/09 17:31:26     48s] Iteration  4: Total net bbox = 4.599e+04 (4.23e+04 3.67e+03)
[03/09 17:31:26     48s]               Est.  stn bbox = 5.823e+04 (5.30e+04 5.22e+03)
[03/09 17:31:26     48s]               cpu = 0:00:02.2 real = 0:00:00.0 mem = 2734.3M
[03/09 17:31:26     48s] Iteration  5: Total net bbox = 4.599e+04 (4.23e+04 3.67e+03)
[03/09 17:31:26     48s]               Est.  stn bbox = 5.823e+04 (5.30e+04 5.22e+03)
[03/09 17:31:26     48s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2734.3M
[03/09 17:31:26     48s] OPERPROF:   Finished npPlace at level 2, CPU:9.680, REAL:4.076, MEM:2606.3M, EPOCH TIME: 1741512686.713516
[03/09 17:31:26     48s] OPERPROF: Finished npMain at level 1, CPU:9.820, REAL:5.133, MEM:2606.3M, EPOCH TIME: 1741512686.733034
[03/09 17:31:26     48s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2606.3M, EPOCH TIME: 1741512686.748846
[03/09 17:31:26     48s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 17:31:26     48s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.008, MEM:2606.3M, EPOCH TIME: 1741512686.757292
[03/09 17:31:26     48s] OPERPROF: Starting npMain at level 1, MEM:2606.3M, EPOCH TIME: 1741512686.758552
[03/09 17:31:26     48s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:26     48s] OPERPROF:   Starting npPlace at level 2, MEM:2702.3M, EPOCH TIME: 1741512686.828492
[03/09 17:31:28     56s] Iteration  6: Total net bbox = 1.115e+05 (6.60e+04 4.55e+04)
[03/09 17:31:28     56s]               Est.  stn bbox = 1.496e+05 (8.33e+04 6.64e+04)
[03/09 17:31:28     56s]               cpu = 0:00:07.3 real = 0:00:02.0 mem = 2811.3M
[03/09 17:31:28     56s] OPERPROF:   Finished npPlace at level 2, CPU:7.440, REAL:1.340, MEM:2715.3M, EPOCH TIME: 1741512688.168706
[03/09 17:31:28     56s] OPERPROF: Finished npMain at level 1, CPU:7.630, REAL:1.430, MEM:2587.3M, EPOCH TIME: 1741512688.188289
[03/09 17:31:28     56s] Iteration  7: Total net bbox = 1.154e+05 (6.97e+04 4.56e+04)
[03/09 17:31:28     56s]               Est.  stn bbox = 1.537e+05 (8.71e+04 6.66e+04)
[03/09 17:31:28     56s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2587.3M
[03/09 17:31:28     56s] Iteration  8: Total net bbox = 1.154e+05 (6.97e+04 4.56e+04)
[03/09 17:31:28     56s]               Est.  stn bbox = 1.537e+05 (8.71e+04 6.66e+04)
[03/09 17:31:28     56s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2587.3M
[03/09 17:31:28     56s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2587.3M, EPOCH TIME: 1741512688.218586
[03/09 17:31:28     56s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 17:31:28     56s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:2587.3M, EPOCH TIME: 1741512688.221384
[03/09 17:31:28     56s] OPERPROF: Starting npMain at level 1, MEM:2587.3M, EPOCH TIME: 1741512688.222702
[03/09 17:31:28     56s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:28     56s] OPERPROF:   Starting npPlace at level 2, MEM:2683.3M, EPOCH TIME: 1741512688.283701
[03/09 17:31:30     66s] OPERPROF:   Finished npPlace at level 2, CPU:10.720, REAL:1.922, MEM:2711.3M, EPOCH TIME: 1741512690.205610
[03/09 17:31:30     66s] OPERPROF: Finished npMain at level 1, CPU:10.890, REAL:2.004, MEM:2583.3M, EPOCH TIME: 1741512690.226323
[03/09 17:31:30     66s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2583.3M, EPOCH TIME: 1741512690.227993
[03/09 17:31:30     66s] Starting Early Global Route rough congestion estimation: mem = 2583.3M
[03/09 17:31:30     66s] [NR-eGR] Running Early Global Route on this N7 design with N7 settings
[03/09 17:31:30     66s] (I)      ==================== Layers =====================
[03/09 17:31:30     66s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:30     66s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 17:31:30     66s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:30     66s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 17:31:30     66s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 17:31:30     66s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 17:31:30     66s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 17:31:30     66s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 17:31:30     66s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 17:31:30     66s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 17:31:30     66s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 17:31:30     66s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 17:31:30     66s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 17:31:30     66s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 17:31:30     66s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 17:31:30     66s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 17:31:30     66s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 17:31:30     66s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 17:31:30     66s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 17:31:30     66s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 17:31:30     66s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 17:31:30     66s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 17:31:30     66s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 17:31:30     66s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:30     66s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 17:31:30     66s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 17:31:30     66s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 17:31:30     66s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 17:31:30     66s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 17:31:30     66s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:30     66s] (I)      Started Import and model ( Curr Mem: 2583.29 MB )
[03/09 17:31:30     66s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:30     67s] (I)      == Non-default Options ==
[03/09 17:31:30     67s] (I)      Print mode                                         : 2
[03/09 17:31:30     67s] (I)      Estimate vias on DPT layer                         : true
[03/09 17:31:30     67s] (I)      Rerouting rounds                                   : 1
[03/09 17:31:30     67s] (I)      Better NDR handling                                : true
[03/09 17:31:30     67s] (I)      Stop if highly congested                           : false
[03/09 17:31:30     67s] (I)      Handle via spacing rule fix                        : true
[03/09 17:31:30     67s] (I)      Handle via spacing rule                            : true
[03/09 17:31:30     67s] (I)      Local connection modeling                          : true
[03/09 17:31:30     67s] (I)      Local connection modeling                          : true
[03/09 17:31:30     67s] (I)      Extra demand for transition vias                   : false
[03/09 17:31:30     67s] (I)      Maximum routing layer                              : 7
[03/09 17:31:30     67s] (I)      Supply scale factor H                              : 0.950000
[03/09 17:31:30     67s] (I)      Supply scale factor V                              : 0.900000
[03/09 17:31:30     67s] (I)      Move term to middle                                : true
[03/09 17:31:30     67s] (I)      Consider pin shapes                                : true
[03/09 17:31:30     67s] (I)      Consider horizontal pin shapes                     : true
[03/09 17:31:30     67s] (I)      Fix pin connection bug                             : true
[03/09 17:31:30     67s] (I)      Improved local wiring                              : true
[03/09 17:31:30     67s] (I)      Model MAR                                          : true
[03/09 17:31:30     67s] (I)      Assign partition pins                              : false
[03/09 17:31:30     67s] (I)      Support large GCell                                : true
[03/09 17:31:30     67s] (I)      Number of threads                                  : 8
[03/09 17:31:30     67s] (I)      Number of rows per GCell                           : 14
[03/09 17:31:30     67s] (I)      Max num rows per GCell                             : 32
[03/09 17:31:30     67s] (I)      Routing effort level                               : 500
[03/09 17:31:30     67s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 17:31:30     67s] (I)      Local wiring density threshold                     : 0.600000
[03/09 17:31:30     67s] (I)      Method to set GCell size                           : row
[03/09 17:31:30     67s] (I)      Counted 20170 PG shapes. We will not process PG shapes layer by layer.
[03/09 17:31:30     67s] (I)      Use row-based GCell size
[03/09 17:31:30     67s] (I)      Use row-based GCell align
[03/09 17:31:30     67s] (I)      layer 0 area = 170496
[03/09 17:31:30     67s] (I)      layer 1 area = 170496
[03/09 17:31:30     67s] (I)      layer 2 area = 170496
[03/09 17:31:30     67s] (I)      layer 3 area = 512000
[03/09 17:31:30     67s] (I)      layer 4 area = 512000
[03/09 17:31:30     67s] (I)      layer 5 area = 560000
[03/09 17:31:30     67s] (I)      layer 6 area = 560000
[03/09 17:31:30     67s] (I)      GCell unit size   : 4320
[03/09 17:31:30     67s] (I)      GCell multiplier  : 14
[03/09 17:31:30     67s] (I)      GCell row height  : 4320
[03/09 17:31:30     67s] (I)      Actual row height : 4320
[03/09 17:31:30     67s] (I)      GCell align ref   : 25344 25344
[03/09 17:31:30     67s] (I)      WARNING : missing default track structure on layer 1
[03/09 17:31:30     67s] [NR-eGR] Track table information for default rule: 
[03/09 17:31:30     67s] [NR-eGR] M1 has no routable track
[03/09 17:31:30     67s] [NR-eGR] M2 has non-uniform track structures
[03/09 17:31:30     67s] [NR-eGR] M3 has single uniform track structure
[03/09 17:31:30     67s] [NR-eGR] M4 has single uniform track structure
[03/09 17:31:30     67s] [NR-eGR] M5 has single uniform track structure
[03/09 17:31:30     67s] [NR-eGR] M6 has single uniform track structure
[03/09 17:31:30     67s] [NR-eGR] M7 has single uniform track structure
[03/09 17:31:30     67s] [NR-eGR] M8 has single uniform track structure
[03/09 17:31:30     67s] [NR-eGR] M9 has single uniform track structure
[03/09 17:31:30     67s] [NR-eGR] Pad has single uniform track structure
[03/09 17:31:30     67s] (I)      ============== Default via ===============
[03/09 17:31:30     67s] (I)      +---+------------------+-----------------+
[03/09 17:31:30     67s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 17:31:30     67s] (I)      +---+------------------+-----------------+
[03/09 17:31:30     67s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 17:31:30     67s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 17:31:30     67s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 17:31:30     67s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 17:31:30     67s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 17:31:30     67s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 17:31:30     67s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 17:31:30     67s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 17:31:30     67s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 17:31:30     67s] (I)      +---+------------------+-----------------+
[03/09 17:31:30     67s] [NR-eGR] Read 36046 PG shapes
[03/09 17:31:30     67s] [NR-eGR] Read 0 clock shapes
[03/09 17:31:30     67s] [NR-eGR] Read 0 other shapes
[03/09 17:31:30     67s] [NR-eGR] #Routing Blockages  : 0
[03/09 17:31:30     67s] [NR-eGR] #Instance Blockages : 14904
[03/09 17:31:30     67s] [NR-eGR] #PG Blockages       : 36046
[03/09 17:31:30     67s] [NR-eGR] #Halo Blockages     : 0
[03/09 17:31:30     67s] [NR-eGR] #Boundary Blockages : 0
[03/09 17:31:30     67s] [NR-eGR] #Clock Blockages    : 0
[03/09 17:31:30     67s] [NR-eGR] #Other Blockages    : 0
[03/09 17:31:30     67s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 17:31:30     67s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 17:31:30     67s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 17:31:30     67s] (I)      early_global_route_priority property id does not exist.
[03/09 17:31:30     67s] (I)      minStepLength[0]=240
[03/09 17:31:30     67s] (I)      minStepLength[1]=144
[03/09 17:31:30     67s] (I)      minStepLength[2]=48
[03/09 17:31:30     67s] (I)      minStepLength[3]=597
[03/09 17:31:30     67s] (I)      minStepLength[4]=469
[03/09 17:31:30     67s] (I)      minStepLength[5]=229
[03/09 17:31:30     67s] (I)      minStepLength[6]=581
[03/09 17:31:30     67s] (I)      minStepLength2[2]=496
[03/09 17:31:30     67s] (I)      minStepLength2[3]=688
[03/09 17:31:30     67s] (I)      minStepLength2[4]=800
[03/09 17:31:30     67s] (I)      minStepLength2[5]=800
[03/09 17:31:30     67s] (I)      Read Num Blocks=53330  Num Prerouted Wires=0  Num CS=0
[03/09 17:31:30     67s] (I)      Layer 1 (H) : #blockages 32103 : #preroutes 0
[03/09 17:31:30     67s] (I)      Layer 2 (V) : #blockages 18167 : #preroutes 0
[03/09 17:31:30     67s] (I)      Layer 3 (H) : #blockages 2034 : #preroutes 0
[03/09 17:31:30     67s] (I)      Layer 4 (V) : #blockages 472 : #preroutes 0
[03/09 17:31:30     67s] (I)      Layer 5 (H) : #blockages 394 : #preroutes 0
[03/09 17:31:30     67s] (I)      Layer 6 (V) : #blockages 160 : #preroutes 0
[03/09 17:31:30     67s] (I)      Track adjustment: Reducing 12573 tracks (15.00%) for Layer4
[03/09 17:31:30     67s] (I)      Track adjustment: Reducing 11220 tracks (15.00%) for Layer5
[03/09 17:31:30     67s] (I)      Track adjustment: Reducing 9438 tracks (15.00%) for Layer6
[03/09 17:31:30     67s] (I)      Track adjustment: Reducing 9471 tracks (15.00%) for Layer7
[03/09 17:31:30     67s] (I)      Moved 0 terms for better access 
[03/09 17:31:30     67s] (I)      Number of ignored nets                =      0
[03/09 17:31:30     67s] (I)      Number of connected nets              =      0
[03/09 17:31:30     67s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 17:31:30     67s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 17:31:30     67s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 17:31:30     67s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 17:31:30     67s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 17:31:30     67s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 17:31:30     67s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 17:31:30     67s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 17:31:30     67s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 17:31:30     67s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 17:31:30     67s] (I)      Ndr track 0 does not exist
[03/09 17:31:30     67s] (I)      ---------------------Grid Graph Info--------------------
[03/09 17:31:30     67s] (I)      Routing area        : (0, 0) - (1958976, 1951488)
[03/09 17:31:30     67s] (I)      Core area           : (25344, 25344) - (1933632, 1926144)
[03/09 17:31:30     67s] (I)      Site width          :   864  (dbu)
[03/09 17:31:30     67s] (I)      Row height          :  4320  (dbu)
[03/09 17:31:30     67s] (I)      GCell row height    :  4320  (dbu)
[03/09 17:31:30     67s] (I)      GCell width         : 60480  (dbu)
[03/09 17:31:30     67s] (I)      GCell height        : 60480  (dbu)
[03/09 17:31:30     67s] (I)      Grid                :    33    33     7
[03/09 17:31:30     67s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 17:31:30     67s] (I)      Vertical capacity   :     0     0 60480     0 60480     0 60480
[03/09 17:31:30     67s] (I)      Horizontal capacity :     0 60480     0 60480     0 60480     0
[03/09 17:31:30     67s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 17:31:30     67s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 17:31:30     67s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 17:31:30     67s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 17:31:30     67s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 17:31:30     67s] (I)      Num tracks per GCell: 105.00 105.00 105.00 78.75 70.00 59.06 59.06
[03/09 17:31:30     67s] (I)      Total num of tracks :     0  3163  3400  2540  2266  1905  1913
[03/09 17:31:30     67s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 17:31:30     67s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 17:31:30     67s] (I)      --------------------------------------------------------
[03/09 17:31:30     67s] 
[03/09 17:31:30     67s] [NR-eGR] ============ Routing rule table ============
[03/09 17:31:30     67s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 17:31:30     67s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 17:31:30     67s] (I)                    Layer    2    3    4    5     6     7 
[03/09 17:31:30     67s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 17:31:30     67s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 17:31:30     67s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 17:31:30     67s] [NR-eGR] ========================================
[03/09 17:31:30     67s] [NR-eGR] 
[03/09 17:31:30     67s] (I)      =============== Blocked Tracks ===============
[03/09 17:31:30     67s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:30     67s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 17:31:30     67s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:30     67s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 17:31:30     67s] (I)      |     2 |  104379 |    20735 |        19.87% |
[03/09 17:31:30     67s] (I)      |     3 |  112200 |    21645 |        19.29% |
[03/09 17:31:30     67s] (I)      |     4 |   83820 |     8892 |        10.61% |
[03/09 17:31:30     67s] (I)      |     5 |   74778 |     2399 |         3.21% |
[03/09 17:31:30     67s] (I)      |     6 |   62865 |     6987 |        11.11% |
[03/09 17:31:30     67s] (I)      |     7 |   63129 |     5718 |         9.06% |
[03/09 17:31:30     67s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:30     67s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.07 sec, Curr Mem: 2583.29 MB )
[03/09 17:31:30     67s] (I)      Reset routing kernel
[03/09 17:31:30     67s] (I)      numLocalWires=0  numGlobalNetBranches=16721  numLocalNetBranches=0
[03/09 17:31:30     67s] (I)      totalPins=36735  totalGlobalPin=10746 (29.25%)
[03/09 17:31:30     67s] (I)      total 2D Cap : 407347 = (201624 H, 205723 V)
[03/09 17:31:30     67s] (I)      
[03/09 17:31:30     67s] (I)      ============  Phase 1a Route ============
[03/09 17:31:30     67s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/09 17:31:30     67s] (I)      Usage: 10372 = (5871 H, 4501 V) = (2.91% H, 2.19% V) = (8.877e+04um H, 6.806e+04um V)
[03/09 17:31:30     67s] (I)      
[03/09 17:31:30     67s] (I)      ============  Phase 1b Route ============
[03/09 17:31:30     67s] (I)      Usage: 10372 = (5871 H, 4501 V) = (2.91% H, 2.19% V) = (8.877e+04um H, 6.806e+04um V)
[03/09 17:31:30     67s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/09 17:31:30     67s] 
[03/09 17:31:30     67s] [NR-eGR] Overflow after Early Global Route 0.09% H + 0.00% V
[03/09 17:31:30     67s] Finished Early Global Route rough congestion estimation: mem = 2583.3M
[03/09 17:31:30     67s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.140, REAL:0.109, MEM:2583.3M, EPOCH TIME: 1741512690.336861
[03/09 17:31:30     67s] earlyGlobalRoute rough estimation gcell size 14 row height
[03/09 17:31:30     67s] OPERPROF: Starting CDPad at level 1, MEM:2583.3M, EPOCH TIME: 1741512690.337235
[03/09 17:31:30     67s] PD param 0.400 in 14x14 (X:0 Y:0) in first pass. min U 0.115 -> 0.117
[03/09 17:31:30     67s] PD param 0.400 in 14x14 (X:0 Y:1) in first pass. min U 0.115 -> 0.117
[03/09 17:31:30     67s] PD param 0.400 in 14x14 (X:1 Y:0) in first pass. min U 0.115 -> 0.117
[03/09 17:31:30     67s] PD param 0.400 in 14x14 (X:1 Y:1) in first pass. min U 0.115 -> 0.117
[03/09 17:31:30     67s] 14x14 bins with PD > 0.400 = 1.3% (13 / 1024)
[03/09 17:31:30     67s]       PD     range     #bins    %
[03/09 17:31:30     67s]     0.35 -    0.4          75  7.324
[03/09 17:31:30     67s]      0.4 -   0.45          13   1.27
[03/09 17:31:30     67s] CDPadU 0.131 -> 0.131. R=0.102, N=9014, GS=15.120
[03/09 17:31:30     67s] OPERPROF: Finished CDPad at level 1, CPU:0.270, REAL:0.066, MEM:2583.3M, EPOCH TIME: 1741512690.403021
[03/09 17:31:30     67s] OPERPROF: Starting npMain at level 1, MEM:2583.3M, EPOCH TIME: 1741512690.404499
[03/09 17:31:30     67s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:30     67s] OPERPROF:   Starting npPlace at level 2, MEM:2679.3M, EPOCH TIME: 1741512690.466242
[03/09 17:31:30     70s] OPERPROF:   Finished npPlace at level 2, CPU:2.660, REAL:0.503, MEM:2713.3M, EPOCH TIME: 1741512690.969499
[03/09 17:31:30     70s] OPERPROF: Finished npMain at level 1, CPU:2.840, REAL:0.585, MEM:2585.3M, EPOCH TIME: 1741512690.989113
[03/09 17:31:31     70s] Iteration  9: Total net bbox = 1.297e+05 (7.64e+04 5.33e+04)
[03/09 17:31:31     70s]               Est.  stn bbox = 1.711e+05 (9.52e+04 7.60e+04)
[03/09 17:31:31     70s]               cpu = 0:00:14.2 real = 0:00:02.0 mem = 2585.3M
[03/09 17:31:31     70s] Iteration 10: Total net bbox = 1.297e+05 (7.64e+04 5.33e+04)
[03/09 17:31:31     70s]               Est.  stn bbox = 1.711e+05 (9.52e+04 7.60e+04)
[03/09 17:31:31     70s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 2585.3M
[03/09 17:31:31     70s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2585.3M, EPOCH TIME: 1741512691.020226
[03/09 17:31:31     70s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 17:31:31     70s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.003, MEM:2585.3M, EPOCH TIME: 1741512691.022750
[03/09 17:31:31     70s] OPERPROF: Starting npMain at level 1, MEM:2585.3M, EPOCH TIME: 1741512691.024032
[03/09 17:31:31     70s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:31     70s] OPERPROF:   Starting npPlace at level 2, MEM:2681.3M, EPOCH TIME: 1741512691.085455
[03/09 17:31:32     77s] OPERPROF:   Finished npPlace at level 2, CPU:6.650, REAL:1.193, MEM:2713.6M, EPOCH TIME: 1741512692.278350
[03/09 17:31:32     77s] OPERPROF: Finished npMain at level 1, CPU:6.800, REAL:1.273, MEM:2585.6M, EPOCH TIME: 1741512692.297531
[03/09 17:31:32     77s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2585.6M, EPOCH TIME: 1741512692.299150
[03/09 17:31:32     77s] Starting Early Global Route rough congestion estimation: mem = 2585.6M
[03/09 17:31:32     77s] [NR-eGR] Running Early Global Route on this N7 design with N7 settings
[03/09 17:31:32     77s] (I)      ==================== Layers =====================
[03/09 17:31:32     77s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:32     77s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 17:31:32     77s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:32     77s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 17:31:32     77s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 17:31:32     77s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 17:31:32     77s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 17:31:32     77s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 17:31:32     77s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 17:31:32     77s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 17:31:32     77s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 17:31:32     77s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 17:31:32     77s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 17:31:32     77s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 17:31:32     77s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 17:31:32     77s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 17:31:32     77s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 17:31:32     77s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 17:31:32     77s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 17:31:32     77s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 17:31:32     77s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 17:31:32     77s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 17:31:32     77s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 17:31:32     77s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:32     77s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 17:31:32     77s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 17:31:32     77s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 17:31:32     77s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 17:31:32     77s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 17:31:32     77s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:32     77s] (I)      Started Import and model ( Curr Mem: 2585.59 MB )
[03/09 17:31:32     77s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:32     77s] (I)      == Non-default Options ==
[03/09 17:31:32     77s] (I)      Print mode                                         : 2
[03/09 17:31:32     77s] (I)      Estimate vias on DPT layer                         : true
[03/09 17:31:32     77s] (I)      Rerouting rounds                                   : 1
[03/09 17:31:32     77s] (I)      Better NDR handling                                : true
[03/09 17:31:32     77s] (I)      Stop if highly congested                           : false
[03/09 17:31:32     77s] (I)      Handle via spacing rule fix                        : true
[03/09 17:31:32     77s] (I)      Handle via spacing rule                            : true
[03/09 17:31:32     77s] (I)      Local connection modeling                          : true
[03/09 17:31:32     77s] (I)      Local connection modeling                          : true
[03/09 17:31:32     77s] (I)      Extra demand for transition vias                   : false
[03/09 17:31:32     77s] (I)      Maximum routing layer                              : 7
[03/09 17:31:32     77s] (I)      Supply scale factor H                              : 0.950000
[03/09 17:31:32     77s] (I)      Supply scale factor V                              : 0.900000
[03/09 17:31:32     77s] (I)      Move term to middle                                : true
[03/09 17:31:32     77s] (I)      Consider pin shapes                                : true
[03/09 17:31:32     77s] (I)      Consider horizontal pin shapes                     : true
[03/09 17:31:32     77s] (I)      Fix pin connection bug                             : true
[03/09 17:31:32     77s] (I)      Improved local wiring                              : true
[03/09 17:31:32     77s] (I)      Model MAR                                          : true
[03/09 17:31:32     77s] (I)      Assign partition pins                              : false
[03/09 17:31:32     77s] (I)      Support large GCell                                : true
[03/09 17:31:32     77s] (I)      Number of threads                                  : 8
[03/09 17:31:32     77s] (I)      Number of rows per GCell                           : 7
[03/09 17:31:32     77s] (I)      Max num rows per GCell                             : 32
[03/09 17:31:32     77s] (I)      Routing effort level                               : 500
[03/09 17:31:32     77s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 17:31:32     77s] (I)      Local wiring density threshold                     : 0.600000
[03/09 17:31:32     77s] (I)      Method to set GCell size                           : row
[03/09 17:31:32     77s] (I)      Counted 20170 PG shapes. We will not process PG shapes layer by layer.
[03/09 17:31:32     77s] (I)      Use row-based GCell size
[03/09 17:31:32     77s] (I)      Use row-based GCell align
[03/09 17:31:32     77s] (I)      layer 0 area = 170496
[03/09 17:31:32     77s] (I)      layer 1 area = 170496
[03/09 17:31:32     77s] (I)      layer 2 area = 170496
[03/09 17:31:32     77s] (I)      layer 3 area = 512000
[03/09 17:31:32     77s] (I)      layer 4 area = 512000
[03/09 17:31:32     77s] (I)      layer 5 area = 560000
[03/09 17:31:32     77s] (I)      layer 6 area = 560000
[03/09 17:31:32     77s] (I)      GCell unit size   : 4320
[03/09 17:31:32     77s] (I)      GCell multiplier  : 7
[03/09 17:31:32     77s] (I)      GCell row height  : 4320
[03/09 17:31:32     77s] (I)      Actual row height : 4320
[03/09 17:31:32     77s] (I)      GCell align ref   : 25344 25344
[03/09 17:31:32     77s] (I)      WARNING : missing default track structure on layer 1
[03/09 17:31:32     77s] [NR-eGR] Track table information for default rule: 
[03/09 17:31:32     77s] [NR-eGR] M1 has no routable track
[03/09 17:31:32     77s] [NR-eGR] M2 has non-uniform track structures
[03/09 17:31:32     77s] [NR-eGR] M3 has single uniform track structure
[03/09 17:31:32     77s] [NR-eGR] M4 has single uniform track structure
[03/09 17:31:32     77s] [NR-eGR] M5 has single uniform track structure
[03/09 17:31:32     77s] [NR-eGR] M6 has single uniform track structure
[03/09 17:31:32     77s] [NR-eGR] M7 has single uniform track structure
[03/09 17:31:32     77s] [NR-eGR] M8 has single uniform track structure
[03/09 17:31:32     77s] [NR-eGR] M9 has single uniform track structure
[03/09 17:31:32     77s] [NR-eGR] Pad has single uniform track structure
[03/09 17:31:32     77s] (I)      ============== Default via ===============
[03/09 17:31:32     77s] (I)      +---+------------------+-----------------+
[03/09 17:31:32     77s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 17:31:32     77s] (I)      +---+------------------+-----------------+
[03/09 17:31:32     77s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 17:31:32     77s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 17:31:32     77s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 17:31:32     77s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 17:31:32     77s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 17:31:32     77s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 17:31:32     77s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 17:31:32     77s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 17:31:32     77s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 17:31:32     77s] (I)      +---+------------------+-----------------+
[03/09 17:31:32     77s] [NR-eGR] Read 36046 PG shapes
[03/09 17:31:32     77s] [NR-eGR] Read 0 clock shapes
[03/09 17:31:32     77s] [NR-eGR] Read 0 other shapes
[03/09 17:31:32     77s] [NR-eGR] #Routing Blockages  : 0
[03/09 17:31:32     77s] [NR-eGR] #Instance Blockages : 14904
[03/09 17:31:32     77s] [NR-eGR] #PG Blockages       : 36046
[03/09 17:31:32     77s] [NR-eGR] #Halo Blockages     : 0
[03/09 17:31:32     77s] [NR-eGR] #Boundary Blockages : 0
[03/09 17:31:32     77s] [NR-eGR] #Clock Blockages    : 0
[03/09 17:31:32     77s] [NR-eGR] #Other Blockages    : 0
[03/09 17:31:32     77s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 17:31:32     77s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 17:31:32     77s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 17:31:32     77s] (I)      early_global_route_priority property id does not exist.
[03/09 17:31:32     77s] (I)      minStepLength[0]=240
[03/09 17:31:32     77s] (I)      minStepLength[1]=144
[03/09 17:31:32     77s] (I)      minStepLength[2]=48
[03/09 17:31:32     77s] (I)      minStepLength[3]=597
[03/09 17:31:32     77s] (I)      minStepLength[4]=469
[03/09 17:31:32     77s] (I)      minStepLength[5]=229
[03/09 17:31:32     77s] (I)      minStepLength[6]=581
[03/09 17:31:32     77s] (I)      minStepLength2[2]=496
[03/09 17:31:32     77s] (I)      minStepLength2[3]=688
[03/09 17:31:32     77s] (I)      minStepLength2[4]=800
[03/09 17:31:32     77s] (I)      minStepLength2[5]=800
[03/09 17:31:32     77s] (I)      Read Num Blocks=53330  Num Prerouted Wires=0  Num CS=0
[03/09 17:31:32     77s] (I)      Layer 1 (H) : #blockages 32103 : #preroutes 0
[03/09 17:31:32     77s] (I)      Layer 2 (V) : #blockages 18167 : #preroutes 0
[03/09 17:31:32     77s] (I)      Layer 3 (H) : #blockages 2034 : #preroutes 0
[03/09 17:31:32     77s] (I)      Layer 4 (V) : #blockages 472 : #preroutes 0
[03/09 17:31:32     77s] (I)      Layer 5 (H) : #blockages 394 : #preroutes 0
[03/09 17:31:32     77s] (I)      Layer 6 (V) : #blockages 160 : #preroutes 0
[03/09 17:31:32     77s] (I)      Track adjustment: Reducing 24765 tracks (15.00%) for Layer4
[03/09 17:31:32     77s] (I)      Track adjustment: Reducing 22100 tracks (15.00%) for Layer5
[03/09 17:31:32     77s] (I)      Track adjustment: Reducing 18544 tracks (15.00%) for Layer6
[03/09 17:31:32     77s] (I)      Track adjustment: Reducing 18600 tracks (15.00%) for Layer7
[03/09 17:31:32     77s] (I)      Moved 0 terms for better access 
[03/09 17:31:32     77s] (I)      Number of ignored nets                =      0
[03/09 17:31:32     77s] (I)      Number of connected nets              =      0
[03/09 17:31:32     77s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 17:31:32     77s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 17:31:32     77s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 17:31:32     77s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 17:31:32     77s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 17:31:32     77s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 17:31:32     77s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 17:31:32     77s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 17:31:32     77s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 17:31:32     77s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 17:31:32     77s] (I)      Ndr track 0 does not exist
[03/09 17:31:32     77s] (I)      ---------------------Grid Graph Info--------------------
[03/09 17:31:32     77s] (I)      Routing area        : (0, 0) - (1958976, 1951488)
[03/09 17:31:32     77s] (I)      Core area           : (25344, 25344) - (1933632, 1926144)
[03/09 17:31:32     77s] (I)      Site width          :   864  (dbu)
[03/09 17:31:32     77s] (I)      Row height          :  4320  (dbu)
[03/09 17:31:32     77s] (I)      GCell row height    :  4320  (dbu)
[03/09 17:31:32     77s] (I)      GCell width         : 30240  (dbu)
[03/09 17:31:32     77s] (I)      GCell height        : 30240  (dbu)
[03/09 17:31:32     77s] (I)      Grid                :    65    65     7
[03/09 17:31:32     77s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 17:31:32     77s] (I)      Vertical capacity   :     0     0 30240     0 30240     0 30240
[03/09 17:31:32     77s] (I)      Horizontal capacity :     0 30240     0 30240     0 30240     0
[03/09 17:31:32     77s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 17:31:32     77s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 17:31:32     77s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 17:31:32     77s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 17:31:32     77s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 17:31:32     77s] (I)      Num tracks per GCell: 52.50 52.50 52.50 39.38 35.00 29.53 29.53
[03/09 17:31:32     77s] (I)      Total num of tracks :     0  3163  3400  2540  2266  1905  1913
[03/09 17:31:32     77s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 17:31:32     77s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 17:31:32     77s] (I)      --------------------------------------------------------
[03/09 17:31:32     77s] 
[03/09 17:31:32     77s] [NR-eGR] ============ Routing rule table ============
[03/09 17:31:32     77s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 17:31:32     77s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 17:31:32     77s] (I)                    Layer    2    3    4    5     6     7 
[03/09 17:31:32     77s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 17:31:32     77s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 17:31:32     77s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 17:31:32     77s] [NR-eGR] ========================================
[03/09 17:31:32     77s] [NR-eGR] 
[03/09 17:31:32     77s] (I)      =============== Blocked Tracks ===============
[03/09 17:31:32     77s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:32     77s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 17:31:32     77s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:32     77s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 17:31:32     77s] (I)      |     2 |  205595 |    38562 |        18.76% |
[03/09 17:31:32     77s] (I)      |     3 |  221000 |    42957 |        19.44% |
[03/09 17:31:32     77s] (I)      |     4 |  165100 |    16468 |         9.97% |
[03/09 17:31:32     77s] (I)      |     5 |  147290 |     2581 |         1.75% |
[03/09 17:31:32     77s] (I)      |     6 |  123825 |     7478 |         6.04% |
[03/09 17:31:32     77s] (I)      |     7 |  124345 |     5718 |         4.60% |
[03/09 17:31:32     77s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:32     77s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2585.60 MB )
[03/09 17:31:32     77s] (I)      Reset routing kernel
[03/09 17:31:32     77s] (I)      numLocalWires=0  numGlobalNetBranches=12397  numLocalNetBranches=0
[03/09 17:31:32     77s] (I)      totalPins=36735  totalGlobalPin=16952 (46.15%)
[03/09 17:31:32     77s] (I)      total 2D Cap : 801928 = (397281 H, 404647 V)
[03/09 17:31:32     77s] (I)      
[03/09 17:31:32     77s] (I)      ============  Phase 1a Route ============
[03/09 17:31:32     77s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/09 17:31:32     77s] (I)      Usage: 21815 = (12639 H, 9176 V) = (3.18% H, 2.27% V) = (9.555e+04um H, 6.937e+04um V)
[03/09 17:31:32     77s] (I)      
[03/09 17:31:32     77s] (I)      ============  Phase 1b Route ============
[03/09 17:31:32     77s] (I)      Usage: 21819 = (12639 H, 9180 V) = (3.18% H, 2.27% V) = (9.555e+04um H, 6.940e+04um V)
[03/09 17:31:32     77s] (I)      eGR overflow: 0.10% H + 0.00% V
[03/09 17:31:32     77s] 
[03/09 17:31:32     77s] [NR-eGR] Overflow after Early Global Route 0.09% H + 0.00% V
[03/09 17:31:32     77s] Finished Early Global Route rough congestion estimation: mem = 2585.6M
[03/09 17:31:32     77s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.170, REAL:0.122, MEM:2585.6M, EPOCH TIME: 1741512692.421534
[03/09 17:31:32     77s] earlyGlobalRoute rough estimation gcell size 7 row height
[03/09 17:31:32     77s] OPERPROF: Starting CDPad at level 1, MEM:2585.6M, EPOCH TIME: 1741512692.421842
[03/09 17:31:32     77s] PD param 0.400 in 7x7 (X:0 Y:0) in first pass. min U 0.115 -> 0.119
[03/09 17:31:32     77s] PD param 0.400 in 7x7 (X:0 Y:1) in first pass. min U 0.115 -> 0.118
[03/09 17:31:32     77s] PD param 0.400 in 7x7 (X:1 Y:0) in first pass. min U 0.115 -> 0.119
[03/09 17:31:32     77s] PD param 0.400 in 7x7 (X:1 Y:1) in first pass. min U 0.115 -> 0.118
[03/09 17:31:32     77s] 7x7 bins with PD > 0.400 = 3.3% (132 / 4032)
[03/09 17:31:32     77s]       PD     range     #bins    %
[03/09 17:31:32     77s]     0.35 -    0.4         179  4.439
[03/09 17:31:32     77s]      0.4 -   0.45         118  2.927
[03/09 17:31:32     77s]     0.45 -    0.5          13  0.3224
[03/09 17:31:32     77s]      0.5 -   0.55           1  0.0248
[03/09 17:31:32     77s] CDPadU 0.131 -> 0.131. R=0.102, N=9014, GS=7.560
[03/09 17:31:32     77s] OPERPROF: Finished CDPad at level 1, CPU:0.290, REAL:0.072, MEM:2585.6M, EPOCH TIME: 1741512692.493819
[03/09 17:31:32     77s] OPERPROF: Starting npMain at level 1, MEM:2585.6M, EPOCH TIME: 1741512692.495266
[03/09 17:31:32     77s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:32     77s] OPERPROF:   Starting npPlace at level 2, MEM:2681.6M, EPOCH TIME: 1741512692.559785
[03/09 17:31:32     78s] OPERPROF:   Finished npPlace at level 2, CPU:1.110, REAL:0.241, MEM:2714.9M, EPOCH TIME: 1741512692.800329
[03/09 17:31:32     78s] OPERPROF: Finished npMain at level 1, CPU:1.290, REAL:0.324, MEM:2586.9M, EPOCH TIME: 1741512692.819723
[03/09 17:31:32     78s] Iteration 11: Total net bbox = 1.302e+05 (7.71e+04 5.31e+04)
[03/09 17:31:32     78s]               Est.  stn bbox = 1.715e+05 (9.58e+04 7.58e+04)
[03/09 17:31:32     78s]               cpu = 0:00:08.6 real = 0:00:01.0 mem = 2586.9M
[03/09 17:31:32     78s] Iteration 12: Total net bbox = 1.302e+05 (7.71e+04 5.31e+04)
[03/09 17:31:32     78s]               Est.  stn bbox = 1.715e+05 (9.58e+04 7.58e+04)
[03/09 17:31:32     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2586.9M
[03/09 17:31:32     78s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2586.9M, EPOCH TIME: 1741512692.852936
[03/09 17:31:32     78s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 17:31:32     78s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:2586.9M, EPOCH TIME: 1741512692.855573
[03/09 17:31:32     78s] OPERPROF: Starting npMain at level 1, MEM:2586.9M, EPOCH TIME: 1741512692.856889
[03/09 17:31:32     78s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:32     79s] OPERPROF:   Starting npPlace at level 2, MEM:2682.9M, EPOCH TIME: 1741512692.923554
[03/09 17:31:34     87s] OPERPROF:   Finished npPlace at level 2, CPU:8.400, REAL:1.339, MEM:2714.9M, EPOCH TIME: 1741512694.262196
[03/09 17:31:34     87s] OPERPROF: Finished npMain at level 1, CPU:8.590, REAL:1.425, MEM:2586.9M, EPOCH TIME: 1741512694.281475
[03/09 17:31:34     87s] Legalizing MH Cells... 0 / 0 (level 7)
[03/09 17:31:34     87s] No instances found in the vector
[03/09 17:31:34     87s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2586.9M, DRC: 0)
[03/09 17:31:34     87s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:31:34     87s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2586.9M, EPOCH TIME: 1741512694.283917
[03/09 17:31:34     87s] Starting Early Global Route rough congestion estimation: mem = 2586.9M
[03/09 17:31:34     87s] [NR-eGR] Running Early Global Route on this N7 design with N7 settings
[03/09 17:31:34     87s] (I)      ==================== Layers =====================
[03/09 17:31:34     87s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:34     87s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 17:31:34     87s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:34     87s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 17:31:34     87s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 17:31:34     87s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 17:31:34     87s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 17:31:34     87s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 17:31:34     87s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 17:31:34     87s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 17:31:34     87s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 17:31:34     87s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 17:31:34     87s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 17:31:34     87s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 17:31:34     87s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 17:31:34     87s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 17:31:34     87s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 17:31:34     87s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 17:31:34     87s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 17:31:34     87s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 17:31:34     87s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 17:31:34     87s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 17:31:34     87s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 17:31:34     87s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:34     87s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 17:31:34     87s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 17:31:34     87s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 17:31:34     87s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 17:31:34     87s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 17:31:34     87s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:34     87s] (I)      Started Import and model ( Curr Mem: 2586.89 MB )
[03/09 17:31:34     87s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:34     87s] (I)      == Non-default Options ==
[03/09 17:31:34     87s] (I)      Print mode                                         : 2
[03/09 17:31:34     87s] (I)      Estimate vias on DPT layer                         : true
[03/09 17:31:34     87s] (I)      Rerouting rounds                                   : 1
[03/09 17:31:34     87s] (I)      Better NDR handling                                : true
[03/09 17:31:34     87s] (I)      Stop if highly congested                           : false
[03/09 17:31:34     87s] (I)      Handle via spacing rule fix                        : true
[03/09 17:31:34     87s] (I)      Handle via spacing rule                            : true
[03/09 17:31:34     87s] (I)      Local connection modeling                          : true
[03/09 17:31:34     87s] (I)      Local connection modeling                          : true
[03/09 17:31:34     87s] (I)      Extra demand for transition vias                   : false
[03/09 17:31:34     87s] (I)      Maximum routing layer                              : 7
[03/09 17:31:34     87s] (I)      Supply scale factor H                              : 0.950000
[03/09 17:31:34     87s] (I)      Supply scale factor V                              : 0.900000
[03/09 17:31:34     87s] (I)      Move term to middle                                : true
[03/09 17:31:34     87s] (I)      Consider pin shapes                                : true
[03/09 17:31:34     87s] (I)      Consider horizontal pin shapes                     : true
[03/09 17:31:34     87s] (I)      Fix pin connection bug                             : true
[03/09 17:31:34     87s] (I)      Improved local wiring                              : true
[03/09 17:31:34     87s] (I)      Model MAR                                          : true
[03/09 17:31:34     87s] (I)      Assign partition pins                              : false
[03/09 17:31:34     87s] (I)      Support large GCell                                : true
[03/09 17:31:34     87s] (I)      Number of threads                                  : 8
[03/09 17:31:34     87s] (I)      Number of rows per GCell                           : 4
[03/09 17:31:34     87s] (I)      Max num rows per GCell                             : 32
[03/09 17:31:34     87s] (I)      Routing effort level                               : 500
[03/09 17:31:34     87s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 17:31:34     87s] (I)      Local wiring density threshold                     : 0.600000
[03/09 17:31:34     87s] (I)      Method to set GCell size                           : row
[03/09 17:31:34     87s] (I)      Counted 20170 PG shapes. We will not process PG shapes layer by layer.
[03/09 17:31:34     87s] (I)      Use row-based GCell size
[03/09 17:31:34     87s] (I)      Use row-based GCell align
[03/09 17:31:34     87s] (I)      layer 0 area = 170496
[03/09 17:31:34     87s] (I)      layer 1 area = 170496
[03/09 17:31:34     87s] (I)      layer 2 area = 170496
[03/09 17:31:34     87s] (I)      layer 3 area = 512000
[03/09 17:31:34     87s] (I)      layer 4 area = 512000
[03/09 17:31:34     87s] (I)      layer 5 area = 560000
[03/09 17:31:34     87s] (I)      layer 6 area = 560000
[03/09 17:31:34     87s] (I)      GCell unit size   : 4320
[03/09 17:31:34     87s] (I)      GCell multiplier  : 4
[03/09 17:31:34     87s] (I)      GCell row height  : 4320
[03/09 17:31:34     87s] (I)      Actual row height : 4320
[03/09 17:31:34     87s] (I)      GCell align ref   : 25344 25344
[03/09 17:31:34     87s] (I)      WARNING : missing default track structure on layer 1
[03/09 17:31:34     87s] [NR-eGR] Track table information for default rule: 
[03/09 17:31:34     87s] [NR-eGR] M1 has no routable track
[03/09 17:31:34     87s] [NR-eGR] M2 has non-uniform track structures
[03/09 17:31:34     87s] [NR-eGR] M3 has single uniform track structure
[03/09 17:31:34     87s] [NR-eGR] M4 has single uniform track structure
[03/09 17:31:34     87s] [NR-eGR] M5 has single uniform track structure
[03/09 17:31:34     87s] [NR-eGR] M6 has single uniform track structure
[03/09 17:31:34     87s] [NR-eGR] M7 has single uniform track structure
[03/09 17:31:34     87s] [NR-eGR] M8 has single uniform track structure
[03/09 17:31:34     87s] [NR-eGR] M9 has single uniform track structure
[03/09 17:31:34     87s] [NR-eGR] Pad has single uniform track structure
[03/09 17:31:34     87s] (I)      ============== Default via ===============
[03/09 17:31:34     87s] (I)      +---+------------------+-----------------+
[03/09 17:31:34     87s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 17:31:34     87s] (I)      +---+------------------+-----------------+
[03/09 17:31:34     87s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 17:31:34     87s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 17:31:34     87s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 17:31:34     87s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 17:31:34     87s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 17:31:34     87s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 17:31:34     87s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 17:31:34     87s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 17:31:34     87s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 17:31:34     87s] (I)      +---+------------------+-----------------+
[03/09 17:31:34     87s] [NR-eGR] Read 36046 PG shapes
[03/09 17:31:34     87s] [NR-eGR] Read 0 clock shapes
[03/09 17:31:34     87s] [NR-eGR] Read 0 other shapes
[03/09 17:31:34     87s] [NR-eGR] #Routing Blockages  : 0
[03/09 17:31:34     87s] [NR-eGR] #Instance Blockages : 14904
[03/09 17:31:34     87s] [NR-eGR] #PG Blockages       : 36046
[03/09 17:31:34     87s] [NR-eGR] #Halo Blockages     : 0
[03/09 17:31:34     87s] [NR-eGR] #Boundary Blockages : 0
[03/09 17:31:34     87s] [NR-eGR] #Clock Blockages    : 0
[03/09 17:31:34     87s] [NR-eGR] #Other Blockages    : 0
[03/09 17:31:34     87s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 17:31:34     87s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 17:31:34     87s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 17:31:34     87s] (I)      early_global_route_priority property id does not exist.
[03/09 17:31:34     87s] (I)      minStepLength[0]=240
[03/09 17:31:34     87s] (I)      minStepLength[1]=144
[03/09 17:31:34     87s] (I)      minStepLength[2]=48
[03/09 17:31:34     87s] (I)      minStepLength[3]=597
[03/09 17:31:34     87s] (I)      minStepLength[4]=469
[03/09 17:31:34     87s] (I)      minStepLength[5]=229
[03/09 17:31:34     87s] (I)      minStepLength[6]=581
[03/09 17:31:34     87s] (I)      minStepLength2[2]=496
[03/09 17:31:34     87s] (I)      minStepLength2[3]=688
[03/09 17:31:34     87s] (I)      minStepLength2[4]=800
[03/09 17:31:34     87s] (I)      minStepLength2[5]=800
[03/09 17:31:34     87s] (I)      Read Num Blocks=53330  Num Prerouted Wires=0  Num CS=0
[03/09 17:31:34     87s] (I)      Layer 1 (H) : #blockages 32103 : #preroutes 0
[03/09 17:31:34     87s] (I)      Layer 2 (V) : #blockages 18167 : #preroutes 0
[03/09 17:31:34     87s] (I)      Layer 3 (H) : #blockages 2034 : #preroutes 0
[03/09 17:31:34     87s] (I)      Layer 4 (V) : #blockages 472 : #preroutes 0
[03/09 17:31:34     87s] (I)      Layer 5 (H) : #blockages 394 : #preroutes 0
[03/09 17:31:34     87s] (I)      Layer 6 (V) : #blockages 160 : #preroutes 0
[03/09 17:31:34     87s] (I)      Track adjustment: Reducing 43434 tracks (15.00%) for Layer4
[03/09 17:31:34     87s] (I)      Track adjustment: Reducing 38420 tracks (15.00%) for Layer5
[03/09 17:31:34     87s] (I)      Track adjustment: Reducing 32039 tracks (15.00%) for Layer6
[03/09 17:31:34     87s] (I)      Track adjustment: Reducing 31936 tracks (15.00%) for Layer7
[03/09 17:31:34     87s] (I)      Moved 0 terms for better access 
[03/09 17:31:34     87s] (I)      Number of ignored nets                =      0
[03/09 17:31:34     87s] (I)      Number of connected nets              =      0
[03/09 17:31:34     87s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 17:31:34     87s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 17:31:34     87s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 17:31:34     87s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 17:31:34     87s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 17:31:34     87s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 17:31:34     87s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 17:31:34     87s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 17:31:34     87s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 17:31:34     87s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 17:31:34     87s] (I)      Ndr track 0 does not exist
[03/09 17:31:34     87s] (I)      ---------------------Grid Graph Info--------------------
[03/09 17:31:34     87s] (I)      Routing area        : (0, 0) - (1958976, 1951488)
[03/09 17:31:34     87s] (I)      Core area           : (25344, 25344) - (1933632, 1926144)
[03/09 17:31:34     87s] (I)      Site width          :   864  (dbu)
[03/09 17:31:34     87s] (I)      Row height          :  4320  (dbu)
[03/09 17:31:34     87s] (I)      GCell row height    :  4320  (dbu)
[03/09 17:31:34     87s] (I)      GCell width         : 17280  (dbu)
[03/09 17:31:34     87s] (I)      GCell height        : 17280  (dbu)
[03/09 17:31:34     87s] (I)      Grid                :   114   113     7
[03/09 17:31:34     87s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 17:31:34     87s] (I)      Vertical capacity   :     0     0 17280     0 17280     0 17280
[03/09 17:31:34     87s] (I)      Horizontal capacity :     0 17280     0 17280     0 17280     0
[03/09 17:31:34     87s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 17:31:34     87s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 17:31:34     87s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 17:31:34     87s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 17:31:34     87s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 17:31:34     87s] (I)      Num tracks per GCell: 30.00 30.00 30.00 22.50 20.00 16.88 16.88
[03/09 17:31:34     87s] (I)      Total num of tracks :     0  3163  3400  2540  2266  1905  1913
[03/09 17:31:34     87s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 17:31:34     87s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 17:31:34     87s] (I)      --------------------------------------------------------
[03/09 17:31:34     87s] 
[03/09 17:31:34     87s] [NR-eGR] ============ Routing rule table ============
[03/09 17:31:34     87s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 17:31:34     87s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 17:31:34     87s] (I)                    Layer    2    3    4    5     6     7 
[03/09 17:31:34     87s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 17:31:34     87s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 17:31:34     87s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 17:31:34     87s] [NR-eGR] ========================================
[03/09 17:31:34     87s] [NR-eGR] 
[03/09 17:31:34     87s] (I)      =============== Blocked Tracks ===============
[03/09 17:31:34     87s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:34     87s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 17:31:34     87s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:34     87s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 17:31:34     87s] (I)      |     2 |  360582 |    65315 |        18.11% |
[03/09 17:31:34     87s] (I)      |     3 |  384200 |    74925 |        19.50% |
[03/09 17:31:34     87s] (I)      |     4 |  289560 |    26747 |         9.24% |
[03/09 17:31:34     87s] (I)      |     5 |  256058 |     2580 |         1.01% |
[03/09 17:31:34     87s] (I)      |     6 |  217170 |     9124 |         4.20% |
[03/09 17:31:34     87s] (I)      |     7 |  216169 |     7604 |         3.52% |
[03/09 17:31:34     87s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:34     87s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.09 sec, Curr Mem: 2586.90 MB )
[03/09 17:31:34     87s] (I)      Reset routing kernel
[03/09 17:31:34     87s] (I)      numLocalWires=0  numGlobalNetBranches=7592  numLocalNetBranches=0
[03/09 17:31:34     87s] (I)      totalPins=36735  totalGlobalPin=24322 (66.21%)
[03/09 17:31:34     87s] (I)      total 2D Cap : 1402452 = (698539 H, 703913 V)
[03/09 17:31:34     87s] (I)      
[03/09 17:31:34     87s] (I)      ============  Phase 1a Route ============
[03/09 17:31:34     87s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/09 17:31:34     87s] (I)      Usage: 39897 = (22599 H, 17298 V) = (3.24% H, 2.46% V) = (9.763e+04um H, 7.473e+04um V)
[03/09 17:31:34     87s] (I)      
[03/09 17:31:34     87s] (I)      ============  Phase 1b Route ============
[03/09 17:31:34     87s] (I)      Usage: 39897 = (22599 H, 17298 V) = (3.24% H, 2.46% V) = (9.763e+04um H, 7.473e+04um V)
[03/09 17:31:34     87s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/09 17:31:34     87s] 
[03/09 17:31:34     87s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[03/09 17:31:34     87s] Finished Early Global Route rough congestion estimation: mem = 2586.9M
[03/09 17:31:34     87s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.240, REAL:0.148, MEM:2586.9M, EPOCH TIME: 1741512694.432059
[03/09 17:31:34     87s] earlyGlobalRoute rough estimation gcell size 4 row height
[03/09 17:31:34     87s] OPERPROF: Starting CDPad at level 1, MEM:2586.9M, EPOCH TIME: 1741512694.432519
[03/09 17:31:34     87s] PD param 0.400 in 4x4 (X:0 Y:0) in first pass. min U 0.115 -> 0.122
[03/09 17:31:34     87s] PD param 0.400 in 4x4 (X:0 Y:1) in first pass. min U 0.115 -> 0.122
[03/09 17:31:34     87s] PD param 0.400 in 4x4 (X:1 Y:0) in first pass. min U 0.115 -> 0.122
[03/09 17:31:34     87s] PD param 0.400 in 4x4 (X:1 Y:1) in first pass. min U 0.115 -> 0.122
[03/09 17:31:34     87s] 4x4 bins with PD > 0.400 = 3.3% (402 / 12210)
[03/09 17:31:34     87s]       PD     range     #bins    %
[03/09 17:31:34     87s]     0.35 -    0.4         404  3.309
[03/09 17:31:34     87s]      0.4 -   0.45         339  2.776
[03/09 17:31:34     87s]     0.45 -    0.5          51  0.4177
[03/09 17:31:34     87s]      0.5 -   0.55          11  0.09009
[03/09 17:31:34     87s]     0.55 -    0.6           1  0.00819
[03/09 17:31:34     88s] CDPadU 0.131 -> 0.132. R=0.102, N=9014, GS=4.320
[03/09 17:31:34     88s] OPERPROF: Finished CDPad at level 1, CPU:0.340, REAL:0.087, MEM:2586.9M, EPOCH TIME: 1741512694.519516
[03/09 17:31:34     88s] OPERPROF: Starting npMain at level 1, MEM:2586.9M, EPOCH TIME: 1741512694.520956
[03/09 17:31:34     88s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:34     88s] OPERPROF:   Starting npPlace at level 2, MEM:2682.9M, EPOCH TIME: 1741512694.584653
[03/09 17:31:34     89s] OPERPROF:   Finished npPlace at level 2, CPU:1.640, REAL:0.307, MEM:2714.9M, EPOCH TIME: 1741512694.891942
[03/09 17:31:34     89s] OPERPROF: Finished npMain at level 1, CPU:1.830, REAL:0.392, MEM:2586.9M, EPOCH TIME: 1741512694.912775
[03/09 17:31:34     89s] Iteration 13: Total net bbox = 1.332e+05 (7.84e+04 5.48e+04)
[03/09 17:31:34     89s]               Est.  stn bbox = 1.748e+05 (9.72e+04 7.77e+04)
[03/09 17:31:34     89s]               cpu = 0:00:11.0 real = 0:00:02.0 mem = 2586.9M
[03/09 17:31:34     89s] Iteration 14: Total net bbox = 1.332e+05 (7.84e+04 5.48e+04)
[03/09 17:31:34     89s]               Est.  stn bbox = 1.748e+05 (9.72e+04 7.77e+04)
[03/09 17:31:34     89s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2586.9M
[03/09 17:31:34     89s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2586.9M, EPOCH TIME: 1741512694.959668
[03/09 17:31:34     89s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 17:31:34     89s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.004, MEM:2586.9M, EPOCH TIME: 1741512694.963174
[03/09 17:31:34     89s] Legalizing MH Cells... 0 / 0 (level 10)
[03/09 17:31:34     89s] No instances found in the vector
[03/09 17:31:34     89s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2586.9M, DRC: 0)
[03/09 17:31:34     89s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:31:34     89s] OPERPROF: Starting npMain at level 1, MEM:2586.9M, EPOCH TIME: 1741512694.964552
[03/09 17:31:34     89s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:35     90s] OPERPROF:   Starting npPlace at level 2, MEM:2682.9M, EPOCH TIME: 1741512695.024743
[03/09 17:31:37    106s] GP RA stats: MHOnly 0 nrInst 9014 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/09 17:31:38    111s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2971.0M, EPOCH TIME: 1741512698.421922
[03/09 17:31:38    111s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2983.0M, EPOCH TIME: 1741512698.422182
[03/09 17:31:38    111s] OPERPROF:   Finished npPlace at level 2, CPU:21.270, REAL:3.400, MEM:2726.9M, EPOCH TIME: 1741512698.424945
[03/09 17:31:38    111s] OPERPROF: Finished npMain at level 1, CPU:21.460, REAL:3.482, MEM:2598.9M, EPOCH TIME: 1741512698.446467
[03/09 17:31:38    111s] Iteration 15: Total net bbox = 1.327e+05 (7.67e+04 5.59e+04)
[03/09 17:31:38    111s]               Est.  stn bbox = 1.722e+05 (9.45e+04 7.77e+04)
[03/09 17:31:38    111s]               cpu = 0:00:21.5 real = 0:00:04.0 mem = 2598.9M
[03/09 17:31:38    111s] [adp] clock
[03/09 17:31:38    111s] [adp] weight, nr nets, wire length
[03/09 17:31:38    111s] [adp]      0        1  497.685250
[03/09 17:31:38    111s] [adp] data
[03/09 17:31:38    111s] [adp] weight, nr nets, wire length
[03/09 17:31:38    111s] [adp]      0     9060  132168.981750
[03/09 17:31:38    111s] [adp] 0.000000|0.000000|0.000000
[03/09 17:31:38    111s] Iteration 16: Total net bbox = 1.327e+05 (7.67e+04 5.59e+04)
[03/09 17:31:38    111s]               Est.  stn bbox = 1.722e+05 (9.45e+04 7.77e+04)
[03/09 17:31:38    111s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2598.9M
[03/09 17:31:38    111s] Clear WL Bound Manager after Global Placement... 
[03/09 17:31:38    111s] Finished Global Placement (cpu=0:01:13, real=0:00:17.0, mem=2598.9M)
[03/09 17:31:38    111s] Placement multithread real runtime: 0:00:17.0 with 8 threads.
[03/09 17:31:38    111s] Keep Tdgp Graph and DB for later use
[03/09 17:31:38    111s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[03/09 17:31:38    111s] Saved padding area to DB
[03/09 17:31:38    111s] All LLGs are deleted
[03/09 17:31:38    111s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2598.9M, EPOCH TIME: 1741512698.499352
[03/09 17:31:38    111s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:2598.9M, EPOCH TIME: 1741512698.502486
[03/09 17:31:38    111s] Solver runtime cpu: 0:00:57.7 real: 0:00:09.3
[03/09 17:31:38    111s] Core Placement runtime cpu: 0:01:11 real: 0:00:16.0
[03/09 17:31:38    111s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/09 17:31:38    111s] Type 'man IMPSP-9025' for more detail.
[03/09 17:31:38    111s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2598.9M, EPOCH TIME: 1741512698.505800
[03/09 17:31:38    111s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2598.9M, EPOCH TIME: 1741512698.505908
[03/09 17:31:38    111s] z: 1, totalTracks: 0
[03/09 17:31:38    111s] z: 3, totalTracks: 1
[03/09 17:31:38    111s] z: 5, totalTracks: 1
[03/09 17:31:38    111s] z: 7, totalTracks: 1
[03/09 17:31:38    111s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 17:31:38    111s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:31:38    111s] OPERPROF:     Starting CceInit at level 3, MEM:2598.9M, EPOCH TIME: 1741512698.507287
[03/09 17:31:38    111s] Initializing Route Infrastructure for color support ...
[03/09 17:31:38    111s] OPERPROF:       Starting RouteInfrastructureColorSupport at level 4, MEM:2598.9M, EPOCH TIME: 1741512698.507337
[03/09 17:31:38    111s] OPERPROF:       Finished RouteInfrastructureColorSupport at level 4, CPU:0.000, REAL:0.001, MEM:2598.9M, EPOCH TIME: 1741512698.508265
[03/09 17:31:38    111s] Route Infrastructure Initialized for color support successfully.
[03/09 17:31:38    111s] OPERPROF:     Finished CceInit at level 3, CPU:0.000, REAL:0.001, MEM:2598.9M, EPOCH TIME: 1741512698.508313
[03/09 17:31:38    111s] All LLGs are deleted
[03/09 17:31:38    111s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2598.9M, EPOCH TIME: 1741512698.516542
[03/09 17:31:38    111s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2598.9M, EPOCH TIME: 1741512698.516736
[03/09 17:31:38    111s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2598.9M, EPOCH TIME: 1741512698.521480
[03/09 17:31:38    111s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2694.9M, EPOCH TIME: 1741512698.523719
[03/09 17:31:38    111s] Core basic site is asap7sc7p5t
[03/09 17:31:38    111s] z: 1, totalTracks: 0
[03/09 17:31:38    111s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:31:38    111s] z: 3, totalTracks: 1
[03/09 17:31:38    111s] z: 5, totalTracks: 1
[03/09 17:31:38    111s] z: 7, totalTracks: 1
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:38    111s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:31:38    111s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:31:38    111s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2694.9M, EPOCH TIME: 1741512698.534143
[03/09 17:31:38    111s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.005, MEM:2726.9M, EPOCH TIME: 1741512698.539060
[03/09 17:31:38    111s] Fast DP-INIT is on for default
[03/09 17:31:38    111s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 17:31:38    111s] z: 9, totalTracks: 1
[03/09 17:31:38    111s] z: 1, totalTracks: 0
[03/09 17:31:38    111s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.040, REAL:0.023, MEM:2726.9M, EPOCH TIME: 1741512698.546967
[03/09 17:31:38    111s] 
[03/09 17:31:38    111s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:31:38    111s] OPERPROF:       Starting CMU at level 4, MEM:2726.9M, EPOCH TIME: 1741512698.576475
[03/09 17:31:38    111s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:2726.9M, EPOCH TIME: 1741512698.581916
[03/09 17:31:38    111s] 
[03/09 17:31:38    111s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:31:38    111s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.064, MEM:2598.9M, EPOCH TIME: 1741512698.585857
[03/09 17:31:38    111s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2598.9M, EPOCH TIME: 1741512698.585913
[03/09 17:31:38    111s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.002, MEM:2598.9M, EPOCH TIME: 1741512698.587646
[03/09 17:31:38    111s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2598.9MB).
[03/09 17:31:38    111s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.095, MEM:2598.9M, EPOCH TIME: 1741512698.600661
[03/09 17:31:38    111s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.095, MEM:2598.9M, EPOCH TIME: 1741512698.600748
[03/09 17:31:38    111s] TDRefine: refinePlace mode is spiral
[03/09 17:31:38    111s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6388.1
[03/09 17:31:38    111s] OPERPROF: Starting RefinePlace at level 1, MEM:2598.9M, EPOCH TIME: 1741512698.600826
[03/09 17:31:38    111s] *** Starting refinePlace (0:01:52 mem=2598.9M) ***
[03/09 17:31:38    111s] Total net bbox length = 1.327e+05 (7.673e+04 5.593e+04) (ext = 1.908e+04)
[03/09 17:31:38    111s] 
[03/09 17:31:38    111s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:31:38    111s] OPERPROF:   Starting RPlaceColorFixedInsts at level 2, MEM:2598.9M, EPOCH TIME: 1741512698.605608
[03/09 17:31:38    111s] # Found 0 legal fixed insts to color.
[03/09 17:31:38    111s] OPERPROF:   Finished RPlaceColorFixedInsts at level 2, CPU:0.000, REAL:0.002, MEM:2598.9M, EPOCH TIME: 1741512698.607265
[03/09 17:31:38    111s] **WARN: (IMPSP-2041):	Found 33440 fixed insts that could not be colored.
[03/09 17:31:38    111s] Type 'man IMPSP-2041' for more detail.
[03/09 17:31:38    111s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 17:31:38    111s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:38    111s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:38    111s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2598.9M, EPOCH TIME: 1741512698.631019
[03/09 17:31:38    111s] Starting refinePlace ...
[03/09 17:31:38    111s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:38    111s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:38    111s] DDP V2: orientation: 1, pin-track: 1, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/09 17:31:38    111s] ** Cut row section cpu time 0:00:00.0.
[03/09 17:31:38    111s]    Spread Effort: high, standalone mode, useDDP on.
[03/09 17:31:38    111s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2598.9MB) @(0:01:52 - 0:01:52).
[03/09 17:31:38    111s] Move report: preRPlace moves 9013 insts, mean move: 0.33 um, max move: 5.03 um 
[03/09 17:31:38    111s] 	Max move on inst (core_g64606): (157.45, 303.09) --> (159.48, 300.10)
[03/09 17:31:38    111s] 	Length: 10 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI222xp33_ASAP7_75t_SL
[03/09 17:31:38    111s] wireLenOptFixPriorityInst 0 inst fixed
[03/09 17:31:38    111s] tweakage running in 8 threads.
[03/09 17:31:38    111s] Placement tweakage begins.
[03/09 17:31:38    111s] wire length = 1.806e+05
[03/09 17:31:39    112s] wire length = 1.754e+05
[03/09 17:31:39    112s] Placement tweakage ends.
[03/09 17:31:39    112s] Move report: tweak moves 1198 insts, mean move: 2.26 um, max move: 8.86 um 
[03/09 17:31:39    112s] 	Max move on inst (core_d_reg_reg[14]): (235.30, 239.62) --> (228.60, 241.78)
[03/09 17:31:39    112s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.7, real=0:00:01.0, mem=2598.9MB) @(0:01:52 - 0:01:53).
[03/09 17:31:39    112s] 
[03/09 17:31:39    112s] Running Spiral MT with 8 threads  fetchWidth=484 
[03/09 17:31:39    112s] Move report: legalization moves 1 insts, mean move: 0.22 um, max move: 0.22 um spiral
[03/09 17:31:39    112s] 	Max move on inst (g143): (256.25, 207.22) --> (256.46, 207.22)
[03/09 17:31:39    112s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/09 17:31:39    112s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 17:31:39    112s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2598.9MB) @(0:01:53 - 0:01:53).
[03/09 17:31:39    112s] Move report: Detail placement moves 9013 insts, mean move: 0.59 um, max move: 9.16 um 
[03/09 17:31:39    112s] 	Max move on inst (core_w_mem_inst_w_mem_reg[6][0]): (202.16, 311.97) --> (207.00, 316.30)
[03/09 17:31:39    112s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2598.9MB
[03/09 17:31:39    112s] Statistics of distance of Instance movement in refine placement:
[03/09 17:31:39    112s]   maximum (X+Y) =         9.16 um
[03/09 17:31:39    112s]   inst (core_w_mem_inst_w_mem_reg[6][0]) with max move: (202.16, 311.973) -> (207, 316.296)
[03/09 17:31:39    112s]   mean    (X+Y) =         0.59 um
[03/09 17:31:39    112s] Total instances flipped for legalization: 1
[03/09 17:31:39    112s] Summary Report:
[03/09 17:31:39    112s] Instances move: 9013 (out of 9014 movable)
[03/09 17:31:39    112s] Instances flipped: 1
[03/09 17:31:39    112s] Mean displacement: 0.59 um
[03/09 17:31:39    112s] Max displacement: 9.16 um (Instance: core_w_mem_inst_w_mem_reg[6][0]) (202.16, 311.973) -> (207, 316.296)
[03/09 17:31:39    112s] 	Length: 26 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFASRHQNx1_ASAP7_75t_SL
[03/09 17:31:39    112s] 	Violation at original loc: Placement Blockage Violation
[03/09 17:31:39    112s] Total instances moved : 9013
[03/09 17:31:39    112s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.250, REAL:0.762, MEM:2598.9M, EPOCH TIME: 1741512699.393267
[03/09 17:31:39    112s] Total net bbox length = 1.284e+05 (7.225e+04 5.617e+04) (ext = 1.904e+04)
[03/09 17:31:39    112s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2598.9MB
[03/09 17:31:39    112s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=2598.9MB) @(0:01:52 - 0:01:53).
[03/09 17:31:39    112s] *** Finished refinePlace (0:01:53 mem=2598.9M) ***
[03/09 17:31:39    112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6388.1
[03/09 17:31:39    112s] OPERPROF: Finished RefinePlace at level 1, CPU:1.280, REAL:0.796, MEM:2598.9M, EPOCH TIME: 1741512699.396693
[03/09 17:31:39    112s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2598.9M, EPOCH TIME: 1741512699.396749
[03/09 17:31:39    112s] All LLGs are deleted
[03/09 17:31:39    112s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2598.9M, EPOCH TIME: 1741512699.404468
[03/09 17:31:39    112s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.011, MEM:2598.9M, EPOCH TIME: 1741512699.415794
[03/09 17:31:39    112s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.028, MEM:2537.9M, EPOCH TIME: 1741512699.424380
[03/09 17:31:39    112s] *** Finished Initial Placement (cpu=0:01:15, real=0:00:18.0, mem=2537.9M) ***
[03/09 17:31:39    112s] z: 1, totalTracks: 0
[03/09 17:31:39    112s] z: 3, totalTracks: 1
[03/09 17:31:39    112s] z: 5, totalTracks: 1
[03/09 17:31:39    112s] z: 7, totalTracks: 1
[03/09 17:31:39    112s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 17:31:39    112s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:31:39    112s] All LLGs are deleted
[03/09 17:31:39    112s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2537.9M, EPOCH TIME: 1741512699.434553
[03/09 17:31:39    112s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2537.9M, EPOCH TIME: 1741512699.434783
[03/09 17:31:39    112s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2537.9M, EPOCH TIME: 1741512699.438657
[03/09 17:31:39    112s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2633.9M, EPOCH TIME: 1741512699.440595
[03/09 17:31:39    112s] Core basic site is asap7sc7p5t
[03/09 17:31:39    112s] z: 1, totalTracks: 0
[03/09 17:31:39    112s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:31:39    112s] z: 3, totalTracks: 1
[03/09 17:31:39    112s] z: 5, totalTracks: 1
[03/09 17:31:39    112s] z: 7, totalTracks: 1
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    112s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:31:39    112s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:31:39    112s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2633.9M, EPOCH TIME: 1741512699.450646
[03/09 17:31:39    112s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.040, REAL:0.010, MEM:2665.9M, EPOCH TIME: 1741512699.460810
[03/09 17:31:39    112s] Fast DP-INIT is on for default
[03/09 17:31:39    113s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 17:31:39    113s] z: 9, totalTracks: 1
[03/09 17:31:39    113s] z: 1, totalTracks: 0
[03/09 17:31:39    113s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.028, MEM:2665.9M, EPOCH TIME: 1741512699.468584
[03/09 17:31:39    113s] 
[03/09 17:31:39    113s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:31:39    113s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.064, MEM:2537.9M, EPOCH TIME: 1741512699.503013
[03/09 17:31:39    113s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2537.9M, EPOCH TIME: 1741512699.513613
[03/09 17:31:39    113s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2537.9M, EPOCH TIME: 1741512699.517627
[03/09 17:31:39    113s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.050, REAL:0.009, MEM:2537.9M, EPOCH TIME: 1741512699.527007
[03/09 17:31:39    113s] default core: bins with density > 0.750 =  3.38 % ( 67 / 1980 )
[03/09 17:31:39    113s] Density distribution unevenness ratio = 61.770%
[03/09 17:31:39    113s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.050, REAL:0.014, MEM:2537.9M, EPOCH TIME: 1741512699.527120
[03/09 17:31:39    113s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2537.9M, EPOCH TIME: 1741512699.527167
[03/09 17:31:39    113s] All LLGs are deleted
[03/09 17:31:39    113s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2537.9M, EPOCH TIME: 1741512699.535010
[03/09 17:31:39    113s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.003, MEM:2537.9M, EPOCH TIME: 1741512699.537618
[03/09 17:31:39    113s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.011, MEM:2537.9M, EPOCH TIME: 1741512699.538639
[03/09 17:31:39    113s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/09 17:31:39    113s] 
[03/09 17:31:39    113s] *** Start incrementalPlace ***
[03/09 17:31:39    113s] User Input Parameters:
[03/09 17:31:39    113s] - Congestion Driven    : On
[03/09 17:31:39    113s] - Timing Driven        : On
[03/09 17:31:39    113s] - Area-Violation Based : On
[03/09 17:31:39    113s] - Start Rollback Level : -5
[03/09 17:31:39    113s] - Legalized            : On
[03/09 17:31:39    113s] - Window Based         : Off
[03/09 17:31:39    113s] - eDen incr mode       : Off
[03/09 17:31:39    113s] - Small incr mode      : Off
[03/09 17:31:39    113s] 
[03/09 17:31:39    113s] No Views given, use default active views for adaptive view pruning
[03/09 17:31:39    113s] SKP will enable view:
[03/09 17:31:39    113s]   view_tc
[03/09 17:31:39    113s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2539.9M, EPOCH TIME: 1741512699.585188
[03/09 17:31:39    113s] [PSP]    Running Early Global Route on this N7 design with N7 settings
[03/09 17:31:39    113s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.008, MEM:2539.9M, EPOCH TIME: 1741512699.593220
[03/09 17:31:39    113s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2539.9M, EPOCH TIME: 1741512699.593290
[03/09 17:31:39    113s] Starting Early Global Route congestion estimation: mem = 2539.9M
[03/09 17:31:39    113s] (I)      ==================== Layers =====================
[03/09 17:31:39    113s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:39    113s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 17:31:39    113s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:39    113s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 17:31:39    113s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 17:31:39    113s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 17:31:39    113s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 17:31:39    113s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 17:31:39    113s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 17:31:39    113s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 17:31:39    113s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 17:31:39    113s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 17:31:39    113s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 17:31:39    113s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 17:31:39    113s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 17:31:39    113s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 17:31:39    113s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 17:31:39    113s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 17:31:39    113s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 17:31:39    113s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 17:31:39    113s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 17:31:39    113s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 17:31:39    113s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 17:31:39    113s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:39    113s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 17:31:39    113s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 17:31:39    113s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 17:31:39    113s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 17:31:39    113s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 17:31:39    113s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:39    113s] (I)      Started Import and model ( Curr Mem: 2539.89 MB )
[03/09 17:31:39    113s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:39    113s] (I)      == Non-default Options ==
[03/09 17:31:39    113s] (I)      Estimate vias on DPT layer                         : true
[03/09 17:31:39    113s] (I)      Rerouting rounds                                   : 1
[03/09 17:31:39    113s] (I)      Better NDR handling                                : true
[03/09 17:31:39    113s] (I)      Handle via spacing rule fix                        : true
[03/09 17:31:39    113s] (I)      Handle via spacing rule                            : true
[03/09 17:31:39    113s] (I)      Local connection modeling                          : true
[03/09 17:31:39    113s] (I)      Local connection modeling                          : true
[03/09 17:31:39    113s] (I)      Extra demand for transition vias                   : false
[03/09 17:31:39    113s] (I)      Maximum routing layer                              : 7
[03/09 17:31:39    113s] (I)      Supply scale factor H                              : 0.950000
[03/09 17:31:39    113s] (I)      Supply scale factor V                              : 0.900000
[03/09 17:31:39    113s] (I)      Move term to middle                                : true
[03/09 17:31:39    113s] (I)      Consider pin shapes                                : true
[03/09 17:31:39    113s] (I)      Consider horizontal pin shapes                     : true
[03/09 17:31:39    113s] (I)      Fix pin connection bug                             : true
[03/09 17:31:39    113s] (I)      Improved local wiring                              : true
[03/09 17:31:39    113s] (I)      Model MAR                                          : true
[03/09 17:31:39    113s] (I)      Number of threads                                  : 8
[03/09 17:31:39    113s] (I)      Number of rows per GCell                           : 2
[03/09 17:31:39    113s] (I)      Max num rows per GCell                             : 2
[03/09 17:31:39    113s] (I)      Routing effort level                               : 500
[03/09 17:31:39    113s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 17:31:39    113s] (I)      Local wiring density threshold                     : 0.600000
[03/09 17:31:39    113s] (I)      Use non-blocking free Dbs wires                    : false
[03/09 17:31:39    113s] (I)      Method to set GCell size                           : row
[03/09 17:31:39    113s] (I)      Counted 20170 PG shapes. We will not process PG shapes layer by layer.
[03/09 17:31:39    113s] (I)      Use row-based GCell size
[03/09 17:31:39    113s] (I)      Use row-based GCell align
[03/09 17:31:39    113s] (I)      layer 0 area = 170496
[03/09 17:31:39    113s] (I)      layer 1 area = 170496
[03/09 17:31:39    113s] (I)      layer 2 area = 170496
[03/09 17:31:39    113s] (I)      layer 3 area = 512000
[03/09 17:31:39    113s] (I)      layer 4 area = 512000
[03/09 17:31:39    113s] (I)      layer 5 area = 560000
[03/09 17:31:39    113s] (I)      layer 6 area = 560000
[03/09 17:31:39    113s] (I)      GCell unit size   : 4320
[03/09 17:31:39    113s] (I)      GCell multiplier  : 2
[03/09 17:31:39    113s] (I)      GCell row height  : 4320
[03/09 17:31:39    113s] (I)      Actual row height : 4320
[03/09 17:31:39    113s] (I)      GCell align ref   : 25344 25344
[03/09 17:31:39    113s] (I)      WARNING : missing default track structure on layer 1
[03/09 17:31:39    113s] [NR-eGR] Track table information for default rule: 
[03/09 17:31:39    113s] [NR-eGR] M1 has no routable track
[03/09 17:31:39    113s] [NR-eGR] M2 has non-uniform track structures
[03/09 17:31:39    113s] [NR-eGR] M3 has single uniform track structure
[03/09 17:31:39    113s] [NR-eGR] M4 has single uniform track structure
[03/09 17:31:39    113s] [NR-eGR] M5 has single uniform track structure
[03/09 17:31:39    113s] [NR-eGR] M6 has single uniform track structure
[03/09 17:31:39    113s] [NR-eGR] M7 has single uniform track structure
[03/09 17:31:39    113s] [NR-eGR] M8 has single uniform track structure
[03/09 17:31:39    113s] [NR-eGR] M9 has single uniform track structure
[03/09 17:31:39    113s] [NR-eGR] Pad has single uniform track structure
[03/09 17:31:39    113s] (I)      ============== Default via ===============
[03/09 17:31:39    113s] (I)      +---+------------------+-----------------+
[03/09 17:31:39    113s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 17:31:39    113s] (I)      +---+------------------+-----------------+
[03/09 17:31:39    113s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 17:31:39    113s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 17:31:39    113s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 17:31:39    113s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 17:31:39    113s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 17:31:39    113s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 17:31:39    113s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 17:31:39    113s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 17:31:39    113s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 17:31:39    113s] (I)      +---+------------------+-----------------+
[03/09 17:31:39    113s] [NR-eGR] Read 36046 PG shapes
[03/09 17:31:39    113s] [NR-eGR] Read 0 clock shapes
[03/09 17:31:39    113s] [NR-eGR] Read 0 other shapes
[03/09 17:31:39    113s] [NR-eGR] #Routing Blockages  : 0
[03/09 17:31:39    113s] [NR-eGR] #Instance Blockages : 14904
[03/09 17:31:39    113s] [NR-eGR] #PG Blockages       : 36046
[03/09 17:31:39    113s] [NR-eGR] #Halo Blockages     : 0
[03/09 17:31:39    113s] [NR-eGR] #Boundary Blockages : 0
[03/09 17:31:39    113s] [NR-eGR] #Clock Blockages    : 0
[03/09 17:31:39    113s] [NR-eGR] #Other Blockages    : 0
[03/09 17:31:39    113s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 17:31:39    113s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 17:31:39    113s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 17:31:39    113s] [NR-eGR] #standard cell terms   : 36659
[03/09 17:31:39    113s] [NR-eGR] #moved terms           : 19999
[03/09 17:31:39    113s] [NR-eGR] #off-track terms       : 10250
[03/09 17:31:39    113s] [NR-eGR] #off-cross-track terms : 0
[03/09 17:31:39    113s] (I)      early_global_route_priority property id does not exist.
[03/09 17:31:39    113s] (I)      minStepLength[0]=240
[03/09 17:31:39    113s] (I)      minStepLength[1]=144
[03/09 17:31:39    113s] (I)      minStepLength[2]=48
[03/09 17:31:39    113s] (I)      minStepLength[3]=597
[03/09 17:31:39    113s] (I)      minStepLength[4]=469
[03/09 17:31:39    113s] (I)      minStepLength[5]=229
[03/09 17:31:39    113s] (I)      minStepLength[6]=581
[03/09 17:31:39    113s] (I)      minStepLength2[2]=496
[03/09 17:31:39    113s] (I)      minStepLength2[3]=688
[03/09 17:31:39    113s] (I)      minStepLength2[4]=800
[03/09 17:31:39    113s] (I)      minStepLength2[5]=800
[03/09 17:31:39    113s] (I)      Read Num Blocks=53330  Num Prerouted Wires=0  Num CS=0
[03/09 17:31:39    113s] (I)      Layer 1 (H) : #blockages 32103 : #preroutes 0
[03/09 17:31:39    113s] (I)      Layer 2 (V) : #blockages 18167 : #preroutes 0
[03/09 17:31:39    113s] (I)      Layer 3 (H) : #blockages 2034 : #preroutes 0
[03/09 17:31:39    113s] (I)      Layer 4 (V) : #blockages 472 : #preroutes 0
[03/09 17:31:39    113s] (I)      Layer 5 (H) : #blockages 394 : #preroutes 0
[03/09 17:31:39    113s] (I)      Layer 6 (V) : #blockages 160 : #preroutes 0
[03/09 17:31:39    113s] (I)      Track adjustment: Reducing 86376 tracks (15.00%) for Layer4
[03/09 17:31:39    113s] (I)      Track adjustment: Reducing 76816 tracks (15.00%) for Layer5
[03/09 17:31:39    113s] (I)      Track adjustment: Reducing 63645 tracks (15.00%) for Layer6
[03/09 17:31:39    113s] (I)      Track adjustment: Reducing 63700 tracks (15.00%) for Layer7
[03/09 17:31:39    113s] (I)      Moved 0 terms for better access 
[03/09 17:31:39    113s] (I)      Number of ignored nets                =      0
[03/09 17:31:39    113s] (I)      Number of connected nets              =      0
[03/09 17:31:39    113s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 17:31:39    113s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 17:31:39    113s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 17:31:39    113s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 17:31:39    113s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 17:31:39    113s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 17:31:39    113s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 17:31:39    113s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 17:31:39    113s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 17:31:39    113s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 17:31:39    113s] (I)      Ndr track 0 does not exist
[03/09 17:31:39    113s] (I)      ---------------------Grid Graph Info--------------------
[03/09 17:31:39    113s] (I)      Routing area        : (0, 0) - (1958976, 1951488)
[03/09 17:31:39    113s] (I)      Core area           : (25344, 25344) - (1933632, 1926144)
[03/09 17:31:39    113s] (I)      Site width          :   864  (dbu)
[03/09 17:31:39    113s] (I)      Row height          :  4320  (dbu)
[03/09 17:31:39    113s] (I)      GCell row height    :  4320  (dbu)
[03/09 17:31:39    113s] (I)      GCell width         :  8640  (dbu)
[03/09 17:31:39    113s] (I)      GCell height        :  8640  (dbu)
[03/09 17:31:39    113s] (I)      Grid                :   227   226     7
[03/09 17:31:39    113s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 17:31:39    113s] (I)      Vertical capacity   :     0     0  8640     0  8640     0  8640
[03/09 17:31:39    113s] (I)      Horizontal capacity :     0  8640     0  8640     0  8640     0
[03/09 17:31:39    113s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 17:31:39    113s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 17:31:39    113s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 17:31:39    113s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 17:31:39    113s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 17:31:39    113s] (I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  8.44  8.44
[03/09 17:31:39    113s] (I)      Total num of tracks :     0  3163  3400  2540  2266  1905  1913
[03/09 17:31:39    113s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 17:31:39    113s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 17:31:39    113s] (I)      --------------------------------------------------------
[03/09 17:31:39    113s] 
[03/09 17:31:39    113s] [NR-eGR] ============ Routing rule table ============
[03/09 17:31:39    113s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 17:31:39    113s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 17:31:39    113s] (I)                    Layer    2    3    4    5     6     7 
[03/09 17:31:39    113s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 17:31:39    113s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 17:31:39    113s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 17:31:39    113s] [NR-eGR] ========================================
[03/09 17:31:39    113s] [NR-eGR] 
[03/09 17:31:39    113s] (I)      =============== Blocked Tracks ===============
[03/09 17:31:39    113s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:39    113s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 17:31:39    113s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:39    113s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 17:31:39    113s] (I)      |     2 |  718001 |   128512 |        17.90% |
[03/09 17:31:39    113s] (I)      |     3 |  768400 |   149184 |        19.41% |
[03/09 17:31:39    113s] (I)      |     4 |  576580 |    52312 |         9.07% |
[03/09 17:31:39    113s] (I)      |     5 |  512116 |     3929 |         0.77% |
[03/09 17:31:39    113s] (I)      |     6 |  432435 |    13773 |         3.18% |
[03/09 17:31:39    113s] (I)      |     7 |  432338 |    13302 |         3.08% |
[03/09 17:31:39    113s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:39    113s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.13 sec, Curr Mem: 2550.49 MB )
[03/09 17:31:39    113s] (I)      Reset routing kernel
[03/09 17:31:39    113s] (I)      Started Global Routing ( Curr Mem: 2550.49 MB )
[03/09 17:31:39    113s] (I)      numLocalWires=0  numGlobalNetBranches=2224  numLocalNetBranches=0
[03/09 17:31:39    113s] (I)      totalPins=36735  totalGlobalPin=32910 (89.59%)
[03/09 17:31:39    113s] (I)      total 2D Cap : 2802758 = (1392920 H, 1409838 V)
[03/09 17:31:39    113s] [NR-eGR] Layer group 1: route 9061 net(s) in layer range [2, 7]
[03/09 17:31:39    113s] (I)      
[03/09 17:31:39    113s] (I)      ============  Phase 1a Route ============
[03/09 17:31:39    113s] (I)      Usage: 78733 = (42622 H, 36111 V) = (3.06% H, 2.56% V) = (9.206e+04um H, 7.800e+04um V)
[03/09 17:31:39    113s] (I)      
[03/09 17:31:39    113s] (I)      ============  Phase 1b Route ============
[03/09 17:31:39    113s] (I)      Usage: 78733 = (42622 H, 36111 V) = (3.06% H, 2.56% V) = (9.206e+04um H, 7.800e+04um V)
[03/09 17:31:39    113s] (I)      Overflow of layer group 1: 0.13% H + 0.00% V. EstWL: 1.700633e+05um
[03/09 17:31:39    113s] (I)      Congestion metric : 0.13%H 0.00%V, 0.13%HV
[03/09 17:31:39    113s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/09 17:31:39    113s] (I)      
[03/09 17:31:39    113s] (I)      ============  Phase 1c Route ============
[03/09 17:31:39    113s] (I)      Usage: 78733 = (42622 H, 36111 V) = (3.06% H, 2.56% V) = (9.206e+04um H, 7.800e+04um V)
[03/09 17:31:39    113s] (I)      
[03/09 17:31:39    113s] (I)      ============  Phase 1d Route ============
[03/09 17:31:39    113s] (I)      Usage: 78733 = (42622 H, 36111 V) = (3.06% H, 2.56% V) = (9.206e+04um H, 7.800e+04um V)
[03/09 17:31:39    113s] (I)      
[03/09 17:31:39    113s] (I)      ============  Phase 1e Route ============
[03/09 17:31:39    113s] (I)      Usage: 78733 = (42622 H, 36111 V) = (3.06% H, 2.56% V) = (9.206e+04um H, 7.800e+04um V)
[03/09 17:31:39    113s] [NR-eGR] Early Global Route overflow of layer group 1: 0.13% H + 0.00% V. EstWL: 1.700633e+05um
[03/09 17:31:39    113s] (I)      
[03/09 17:31:39    113s] (I)      ============  Phase 1l Route ============
[03/09 17:31:39    113s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/09 17:31:39    113s] (I)      Layer  2:     596725     38090       544           0      766140    ( 0.00%) 
[03/09 17:31:39    113s] (I)      Layer  3:     615816     33467       457           0      766125    ( 0.00%) 
[03/09 17:31:39    113s] (I)      Layer  4:     436417     24316        30           0      574605    ( 0.00%) 
[03/09 17:31:39    113s] (I)      Layer  5:     430456     10379         7           0      510750    ( 0.00%) 
[03/09 17:31:39    113s] (I)      Layer  6:     355620      6922         0        5957      424997    ( 1.38%) 
[03/09 17:31:39    113s] (I)      Layer  7:     357317      1015         0        7526      423419    ( 1.75%) 
[03/09 17:31:39    113s] (I)      Total:       2792351    114189      1038       13482     3466035    ( 0.39%) 
[03/09 17:31:39    113s] (I)      
[03/09 17:31:39    113s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/09 17:31:39    113s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/09 17:31:39    113s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/09 17:31:39    113s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[03/09 17:31:39    113s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/09 17:31:39    113s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:31:39    113s] [NR-eGR]      M2 ( 2)       314( 0.61%)        33( 0.06%)         7( 0.01%)         1( 0.00%)   ( 0.70%) 
[03/09 17:31:39    113s] [NR-eGR]      M3 ( 3)       233( 0.46%)        36( 0.07%)         5( 0.01%)         0( 0.00%)   ( 0.54%) 
[03/09 17:31:39    113s] [NR-eGR]      M4 ( 4)        24( 0.05%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[03/09 17:31:39    113s] [NR-eGR]      M5 ( 5)         2( 0.00%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/09 17:31:39    113s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:31:39    113s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:31:39    113s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/09 17:31:39    113s] [NR-eGR]        Total       573( 0.19%)        71( 0.02%)        12( 0.00%)         1( 0.00%)   ( 0.22%) 
[03/09 17:31:39    113s] [NR-eGR] 
[03/09 17:31:39    113s] (I)      Finished Global Routing ( CPU: 0.51 sec, Real: 0.13 sec, Curr Mem: 2550.49 MB )
[03/09 17:31:39    113s] (I)      total 2D Cap : 2616825 = (1342629 H, 1274196 V)
[03/09 17:31:39    113s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[03/09 17:31:39    113s] Early Global Route congestion estimation runtime: 0.28 seconds, mem = 2550.5M
[03/09 17:31:39    113s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.720, REAL:0.276, MEM:2550.5M, EPOCH TIME: 1741512699.869106
[03/09 17:31:39    113s] OPERPROF: Starting HotSpotCal at level 1, MEM:2550.5M, EPOCH TIME: 1741512699.869161
[03/09 17:31:39    113s] [hotspot] +------------+---------------+---------------+
[03/09 17:31:39    113s] [hotspot] |            |   max hotspot | total hotspot |
[03/09 17:31:39    113s] [hotspot] +------------+---------------+---------------+
[03/09 17:31:39    113s] [hotspot] | normalized |         31.87 |        170.56 |
[03/09 17:31:39    113s] [hotspot] +------------+---------------+---------------+
[03/09 17:31:39    113s] Local HotSpot Analysis: normalized max congestion hotspot area = 31.87, normalized total congestion hotspot area = 170.56 (area is in unit of 4 std-cell row bins)
[03/09 17:31:39    113s] [hotspot] max/total 31.87/170.56, big hotspot (>10) total 68.98
[03/09 17:31:39    113s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/09 17:31:39    113s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:39    113s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/09 17:31:39    113s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:39    113s] [hotspot] |  1  |   268.78   251.50   286.06   268.78 |       13.51   |
[03/09 17:31:39    113s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:39    113s] [hotspot] |  2  |   173.74   234.22   191.02   251.50 |        5.11   |
[03/09 17:31:39    113s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:39    113s] [hotspot] |  3  |   277.42   234.22   294.70   251.50 |        4.92   |
[03/09 17:31:39    113s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:39    113s] [hotspot] |  4  |   251.50   277.42   268.78   294.70 |        4.46   |
[03/09 17:31:39    113s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:39    113s] [hotspot] |  5  |   191.02   173.74   208.30   191.02 |        4.26   |
[03/09 17:31:39    113s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:39    113s] Top 5 hotspots total area: 32.26
[03/09 17:31:39    113s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.012, MEM:2550.5M, EPOCH TIME: 1741512699.880996
[03/09 17:31:39    113s] 
[03/09 17:31:39    113s] === incrementalPlace Internal Loop 1 ===
[03/09 17:31:39    113s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.125 maxM=-1 pMaxM=3
[03/09 17:31:39    113s] OPERPROF: Starting IPInitSPData at level 1, MEM:2550.5M, EPOCH TIME: 1741512699.883093
[03/09 17:31:39    113s] z: 1, totalTracks: 0
[03/09 17:31:39    113s] z: 3, totalTracks: 1
[03/09 17:31:39    113s] z: 5, totalTracks: 1
[03/09 17:31:39    113s] z: 7, totalTracks: 1
[03/09 17:31:39    113s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 17:31:39    113s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:31:39    113s] OPERPROF:   Starting CceInit at level 2, MEM:2550.5M, EPOCH TIME: 1741512699.883976
[03/09 17:31:39    113s] Initializing Route Infrastructure for color support ...
[03/09 17:31:39    113s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2550.5M, EPOCH TIME: 1741512699.884024
[03/09 17:31:39    113s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2550.5M, EPOCH TIME: 1741512699.884616
[03/09 17:31:39    113s] Route Infrastructure Initialized for color support successfully.
[03/09 17:31:39    113s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2550.5M, EPOCH TIME: 1741512699.884660
[03/09 17:31:39    113s] All LLGs are deleted
[03/09 17:31:39    113s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2550.5M, EPOCH TIME: 1741512699.893352
[03/09 17:31:39    113s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2550.5M, EPOCH TIME: 1741512699.893563
[03/09 17:31:39    113s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2550.5M, EPOCH TIME: 1741512699.898309
[03/09 17:31:39    113s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2646.5M, EPOCH TIME: 1741512699.899942
[03/09 17:31:39    113s] Core basic site is asap7sc7p5t
[03/09 17:31:39    113s] z: 1, totalTracks: 0
[03/09 17:31:39    113s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:31:39    113s] z: 3, totalTracks: 1
[03/09 17:31:39    113s] z: 5, totalTracks: 1
[03/09 17:31:39    113s] z: 7, totalTracks: 1
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:39    113s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:31:39    113s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:31:39    113s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2646.5M, EPOCH TIME: 1741512699.910858
[03/09 17:31:39    113s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.009, MEM:2678.5M, EPOCH TIME: 1741512699.919379
[03/09 17:31:39    113s] Fast DP-INIT is on for default
[03/09 17:31:39    114s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 17:31:39    114s] z: 9, totalTracks: 1
[03/09 17:31:39    114s] z: 1, totalTracks: 0
[03/09 17:31:39    114s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.028, MEM:2678.5M, EPOCH TIME: 1741512699.927691
[03/09 17:31:39    114s] 
[03/09 17:31:39    114s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:31:39    114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.062, MEM:2550.5M, EPOCH TIME: 1741512699.960079
[03/09 17:31:39    114s] OPERPROF:   Starting post-place ADS at level 2, MEM:2550.5M, EPOCH TIME: 1741512699.960219
[03/09 17:31:40    114s] ADSU 0.102 -> 0.102. site 938080.000 -> 938080.000. GS 8.640
[03/09 17:31:40    114s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.053, MEM:2550.5M, EPOCH TIME: 1741512700.013373
[03/09 17:31:40    114s] OPERPROF:   Starting spMPad at level 2, MEM:2545.5M, EPOCH TIME: 1741512700.015335
[03/09 17:31:40    114s] OPERPROF:     Starting spContextMPad at level 3, MEM:2545.5M, EPOCH TIME: 1741512700.016407
[03/09 17:31:40    114s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2545.5M, EPOCH TIME: 1741512700.016449
[03/09 17:31:40    114s] MP  (9014): mp=1.125. U=0.102.
[03/09 17:31:40    114s] OPERPROF:   Finished spMPad at level 2, CPU:0.030, REAL:0.018, MEM:2545.5M, EPOCH TIME: 1741512700.033687
[03/09 17:31:40    114s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2545.5M, EPOCH TIME: 1741512700.047327
[03/09 17:31:40    114s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2545.5M, EPOCH TIME: 1741512700.048814
[03/09 17:31:40    114s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2545.5M, EPOCH TIME: 1741512700.050244
[03/09 17:31:40    114s] no activity file in design. spp won't run.
[03/09 17:31:40    114s] [spp] 0
[03/09 17:31:40    114s] [adp] 0:1:1:3
[03/09 17:31:40    114s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.002, MEM:2545.5M, EPOCH TIME: 1741512700.052102
[03/09 17:31:40    114s] SP #FI/SF FL/PI 0/0 9014/0
[03/09 17:31:40    114s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.230, REAL:0.171, MEM:2545.5M, EPOCH TIME: 1741512700.054432
[03/09 17:31:40    114s] PP off. flexM 0
[03/09 17:31:40    114s] OPERPROF: Starting CDPad at level 1, MEM:2547.3M, EPOCH TIME: 1741512700.067962
[03/09 17:31:40    114s] 3DP is on.
[03/09 17:31:40    114s] design sh 0.015.
[03/09 17:31:40    114s] design sh 0.015.
[03/09 17:31:40    114s] 3DP (1, 6) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/09 17:31:40    114s] design sh 0.008.
[03/09 17:31:40    114s] CDPadU 0.138 -> 0.131. R=0.102, N=9014, GS=2.160
[03/09 17:31:40    114s] OPERPROF: Finished CDPad at level 1, CPU:0.570, REAL:0.106, MEM:2555.7M, EPOCH TIME: 1741512700.174030
[03/09 17:31:40    114s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:40    114s] no activity file in design. spp won't run.
[03/09 17:31:40    114s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:40    114s] 
[03/09 17:31:40    114s] AB Est...
[03/09 17:31:40    114s] OPERPROF: Starting npPlace at level 1, MEM:2559.3M, EPOCH TIME: 1741512700.227076
[03/09 17:31:40    114s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.036, MEM:2568.5M, EPOCH TIME: 1741512700.262870
[03/09 17:31:40    114s] Iteration  5: Skipped, with CDP Off
[03/09 17:31:40    114s] 
[03/09 17:31:40    114s] AB Est...
[03/09 17:31:40    115s] no activity file in design. spp won't run.
[03/09 17:31:40    115s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:40    115s] no activity file in design. spp won't run.
[03/09 17:31:40    115s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:40    115s] OPERPROF: Starting npPlace at level 1, MEM:2600.5M, EPOCH TIME: 1741512700.311371
[03/09 17:31:40    115s] OPERPROF: Finished npPlace at level 1, CPU:0.130, REAL:0.032, MEM:2568.5M, EPOCH TIME: 1741512700.343574
[03/09 17:31:40    115s] Iteration  6: Skipped, with CDP Off
[03/09 17:31:40    115s] 
[03/09 17:31:40    115s] AB Est...
[03/09 17:31:40    115s] no activity file in design. spp won't run.
[03/09 17:31:40    115s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:40    115s] no activity file in design. spp won't run.
[03/09 17:31:40    115s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:40    115s] OPERPROF: Starting npPlace at level 1, MEM:2600.5M, EPOCH TIME: 1741512700.392864
[03/09 17:31:40    115s] OPERPROF: Finished npPlace at level 1, CPU:0.130, REAL:0.031, MEM:2568.5M, EPOCH TIME: 1741512700.423400
[03/09 17:31:40    115s] Iteration  7: Skipped, with CDP Off
[03/09 17:31:40    115s] no activity file in design. spp won't run.
[03/09 17:31:40    115s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:40    115s] no activity file in design. spp won't run.
[03/09 17:31:40    115s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:40    115s] OPERPROF: Starting npPlace at level 1, MEM:2696.5M, EPOCH TIME: 1741512700.500628
[03/09 17:31:41    118s] Iteration  8: Total net bbox = 1.240e+05 (7.21e+04 5.19e+04)
[03/09 17:31:41    118s]               Est.  stn bbox = 1.650e+05 (9.05e+04 7.46e+04)
[03/09 17:31:41    118s]               cpu = 0:00:03.4 real = 0:00:01.0 mem = 2809.5M
[03/09 17:31:41    118s] OPERPROF: Finished npPlace at level 1, CPU:3.460, REAL:0.723, MEM:2713.5M, EPOCH TIME: 1741512701.223174
[03/09 17:31:41    119s] no activity file in design. spp won't run.
[03/09 17:31:41    119s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:41    119s] no activity file in design. spp won't run.
[03/09 17:31:41    119s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:41    119s] OPERPROF: Starting npPlace at level 1, MEM:2681.5M, EPOCH TIME: 1741512701.300751
[03/09 17:31:42    126s] Iteration  9: Total net bbox = 1.268e+05 (7.31e+04 5.36e+04)
[03/09 17:31:42    126s]               Est.  stn bbox = 1.682e+05 (9.16e+04 7.66e+04)
[03/09 17:31:42    126s]               cpu = 0:00:07.2 real = 0:00:01.0 mem = 2809.5M
[03/09 17:31:42    126s] OPERPROF: Finished npPlace at level 1, CPU:7.270, REAL:1.169, MEM:2713.5M, EPOCH TIME: 1741512702.469590
[03/09 17:31:42    126s] Legalizing MH Cells... 0 / 0 (level 7)
[03/09 17:31:42    126s] No instances found in the vector
[03/09 17:31:42    126s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2585.5M, DRC: 0)
[03/09 17:31:42    126s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:31:42    126s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2585.5M, EPOCH TIME: 1741512702.477969
[03/09 17:31:42    126s] Starting Early Global Route rough congestion estimation: mem = 2585.5M
[03/09 17:31:42    126s] [NR-eGR] Running Early Global Route on this N7 design with N7 settings
[03/09 17:31:42    126s] (I)      ==================== Layers =====================
[03/09 17:31:42    126s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:42    126s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 17:31:42    126s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:42    126s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 17:31:42    126s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 17:31:42    126s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 17:31:42    126s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 17:31:42    126s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 17:31:42    126s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 17:31:42    126s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 17:31:42    126s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 17:31:42    126s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 17:31:42    126s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 17:31:42    126s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 17:31:42    126s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 17:31:42    126s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 17:31:42    126s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 17:31:42    126s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 17:31:42    126s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 17:31:42    126s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 17:31:42    126s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 17:31:42    126s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 17:31:42    126s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 17:31:42    126s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:42    126s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 17:31:42    126s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 17:31:42    126s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 17:31:42    126s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 17:31:42    126s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 17:31:42    126s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:42    126s] (I)      Started Import and model ( Curr Mem: 2585.48 MB )
[03/09 17:31:42    126s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:42    126s] (I)      == Non-default Options ==
[03/09 17:31:42    126s] (I)      Print mode                                         : 2
[03/09 17:31:42    126s] (I)      Estimate vias on DPT layer                         : true
[03/09 17:31:42    126s] (I)      Rerouting rounds                                   : 1
[03/09 17:31:42    126s] (I)      Better NDR handling                                : true
[03/09 17:31:42    126s] (I)      Stop if highly congested                           : false
[03/09 17:31:42    126s] (I)      Handle via spacing rule fix                        : true
[03/09 17:31:42    126s] (I)      Handle via spacing rule                            : true
[03/09 17:31:42    126s] (I)      Local connection modeling                          : true
[03/09 17:31:42    126s] (I)      Local connection modeling                          : true
[03/09 17:31:42    126s] (I)      Extra demand for transition vias                   : false
[03/09 17:31:42    126s] (I)      Maximum routing layer                              : 7
[03/09 17:31:42    126s] (I)      Supply scale factor H                              : 0.950000
[03/09 17:31:42    126s] (I)      Supply scale factor V                              : 0.900000
[03/09 17:31:42    126s] (I)      Move term to middle                                : true
[03/09 17:31:42    126s] (I)      Consider pin shapes                                : true
[03/09 17:31:42    126s] (I)      Consider horizontal pin shapes                     : true
[03/09 17:31:42    126s] (I)      Fix pin connection bug                             : true
[03/09 17:31:42    126s] (I)      Improved local wiring                              : true
[03/09 17:31:42    126s] (I)      Model MAR                                          : true
[03/09 17:31:42    126s] (I)      Assign partition pins                              : false
[03/09 17:31:42    126s] (I)      Support large GCell                                : true
[03/09 17:31:42    126s] (I)      Number of threads                                  : 8
[03/09 17:31:42    126s] (I)      Number of rows per GCell                           : 3
[03/09 17:31:42    126s] (I)      Max num rows per GCell                             : 32
[03/09 17:31:42    126s] (I)      Routing effort level                               : 500
[03/09 17:31:42    126s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 17:31:42    126s] (I)      Local wiring density threshold                     : 0.600000
[03/09 17:31:42    126s] (I)      Method to set GCell size                           : row
[03/09 17:31:42    126s] (I)      Counted 20170 PG shapes. We will not process PG shapes layer by layer.
[03/09 17:31:42    126s] (I)      Use row-based GCell size
[03/09 17:31:42    126s] (I)      Use row-based GCell align
[03/09 17:31:42    126s] (I)      layer 0 area = 170496
[03/09 17:31:42    126s] (I)      layer 1 area = 170496
[03/09 17:31:42    126s] (I)      layer 2 area = 170496
[03/09 17:31:42    126s] (I)      layer 3 area = 512000
[03/09 17:31:42    126s] (I)      layer 4 area = 512000
[03/09 17:31:42    126s] (I)      layer 5 area = 560000
[03/09 17:31:42    126s] (I)      layer 6 area = 560000
[03/09 17:31:42    126s] (I)      GCell unit size   : 4320
[03/09 17:31:42    126s] (I)      GCell multiplier  : 3
[03/09 17:31:42    126s] (I)      GCell row height  : 4320
[03/09 17:31:42    126s] (I)      Actual row height : 4320
[03/09 17:31:42    126s] (I)      GCell align ref   : 25344 25344
[03/09 17:31:42    126s] (I)      WARNING : missing default track structure on layer 1
[03/09 17:31:42    126s] [NR-eGR] Track table information for default rule: 
[03/09 17:31:42    126s] [NR-eGR] M1 has no routable track
[03/09 17:31:42    126s] [NR-eGR] M2 has non-uniform track structures
[03/09 17:31:42    126s] [NR-eGR] M3 has single uniform track structure
[03/09 17:31:42    126s] [NR-eGR] M4 has single uniform track structure
[03/09 17:31:42    126s] [NR-eGR] M5 has single uniform track structure
[03/09 17:31:42    126s] [NR-eGR] M6 has single uniform track structure
[03/09 17:31:42    126s] [NR-eGR] M7 has single uniform track structure
[03/09 17:31:42    126s] [NR-eGR] M8 has single uniform track structure
[03/09 17:31:42    126s] [NR-eGR] M9 has single uniform track structure
[03/09 17:31:42    126s] [NR-eGR] Pad has single uniform track structure
[03/09 17:31:42    126s] (I)      ============== Default via ===============
[03/09 17:31:42    126s] (I)      +---+------------------+-----------------+
[03/09 17:31:42    126s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 17:31:42    126s] (I)      +---+------------------+-----------------+
[03/09 17:31:42    126s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 17:31:42    126s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 17:31:42    126s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 17:31:42    126s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 17:31:42    126s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 17:31:42    126s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 17:31:42    126s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 17:31:42    126s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 17:31:42    126s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 17:31:42    126s] (I)      +---+------------------+-----------------+
[03/09 17:31:42    126s] [NR-eGR] Read 36046 PG shapes
[03/09 17:31:42    126s] [NR-eGR] Read 0 clock shapes
[03/09 17:31:42    126s] [NR-eGR] Read 0 other shapes
[03/09 17:31:42    126s] [NR-eGR] #Routing Blockages  : 0
[03/09 17:31:42    126s] [NR-eGR] #Instance Blockages : 14904
[03/09 17:31:42    126s] [NR-eGR] #PG Blockages       : 36046
[03/09 17:31:42    126s] [NR-eGR] #Halo Blockages     : 0
[03/09 17:31:42    126s] [NR-eGR] #Boundary Blockages : 0
[03/09 17:31:42    126s] [NR-eGR] #Clock Blockages    : 0
[03/09 17:31:42    126s] [NR-eGR] #Other Blockages    : 0
[03/09 17:31:42    126s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 17:31:42    126s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 17:31:42    126s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 17:31:42    126s] (I)      early_global_route_priority property id does not exist.
[03/09 17:31:42    126s] (I)      minStepLength[0]=240
[03/09 17:31:42    126s] (I)      minStepLength[1]=144
[03/09 17:31:42    126s] (I)      minStepLength[2]=48
[03/09 17:31:42    126s] (I)      minStepLength[3]=597
[03/09 17:31:42    126s] (I)      minStepLength[4]=469
[03/09 17:31:42    126s] (I)      minStepLength[5]=229
[03/09 17:31:42    126s] (I)      minStepLength[6]=581
[03/09 17:31:42    126s] (I)      minStepLength2[2]=496
[03/09 17:31:42    126s] (I)      minStepLength2[3]=688
[03/09 17:31:42    126s] (I)      minStepLength2[4]=800
[03/09 17:31:42    126s] (I)      minStepLength2[5]=800
[03/09 17:31:42    126s] (I)      Read Num Blocks=53330  Num Prerouted Wires=0  Num CS=0
[03/09 17:31:42    126s] (I)      Layer 1 (H) : #blockages 32103 : #preroutes 0
[03/09 17:31:42    126s] (I)      Layer 2 (V) : #blockages 18167 : #preroutes 0
[03/09 17:31:42    126s] (I)      Layer 3 (H) : #blockages 2034 : #preroutes 0
[03/09 17:31:42    126s] (I)      Layer 4 (V) : #blockages 472 : #preroutes 0
[03/09 17:31:42    126s] (I)      Layer 5 (H) : #blockages 394 : #preroutes 0
[03/09 17:31:42    126s] (I)      Layer 6 (V) : #blockages 160 : #preroutes 0
[03/09 17:31:42    126s] (I)      Track adjustment: Reducing 57531 tracks (15.00%) for Layer4
[03/09 17:31:42    126s] (I)      Track adjustment: Reducing 51337 tracks (15.00%) for Layer5
[03/09 17:31:42    126s] (I)      Track adjustment: Reducing 42554 tracks (15.00%) for Layer6
[03/09 17:31:42    126s] (I)      Track adjustment: Reducing 42719 tracks (15.00%) for Layer7
[03/09 17:31:42    126s] (I)      Moved 0 terms for better access 
[03/09 17:31:42    126s] (I)      Number of ignored nets                =      0
[03/09 17:31:42    126s] (I)      Number of connected nets              =      0
[03/09 17:31:42    126s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 17:31:42    126s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 17:31:42    126s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 17:31:42    126s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 17:31:42    126s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 17:31:42    126s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 17:31:42    126s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 17:31:42    126s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 17:31:42    126s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 17:31:42    126s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 17:31:42    126s] (I)      Ndr track 0 does not exist
[03/09 17:31:42    126s] (I)      ---------------------Grid Graph Info--------------------
[03/09 17:31:42    126s] (I)      Routing area        : (0, 0) - (1958976, 1951488)
[03/09 17:31:42    126s] (I)      Core area           : (25344, 25344) - (1933632, 1926144)
[03/09 17:31:42    126s] (I)      Site width          :   864  (dbu)
[03/09 17:31:42    126s] (I)      Row height          :  4320  (dbu)
[03/09 17:31:42    126s] (I)      GCell row height    :  4320  (dbu)
[03/09 17:31:42    126s] (I)      GCell width         : 12960  (dbu)
[03/09 17:31:42    126s] (I)      GCell height        : 12960  (dbu)
[03/09 17:31:42    126s] (I)      Grid                :   151   151     7
[03/09 17:31:42    126s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 17:31:42    126s] (I)      Vertical capacity   :     0     0 12960     0 12960     0 12960
[03/09 17:31:42    126s] (I)      Horizontal capacity :     0 12960     0 12960     0 12960     0
[03/09 17:31:42    126s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 17:31:42    126s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 17:31:42    126s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 17:31:42    126s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 17:31:42    126s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 17:31:42    126s] (I)      Num tracks per GCell: 22.50 22.50 22.50 16.88 15.00 12.66 12.66
[03/09 17:31:42    126s] (I)      Total num of tracks :     0  3163  3400  2540  2266  1905  1913
[03/09 17:31:42    126s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 17:31:42    126s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 17:31:42    126s] (I)      --------------------------------------------------------
[03/09 17:31:42    126s] 
[03/09 17:31:42    126s] [NR-eGR] ============ Routing rule table ============
[03/09 17:31:42    126s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 17:31:42    126s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 17:31:42    126s] (I)                    Layer    2    3    4    5     6     7 
[03/09 17:31:42    126s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 17:31:42    126s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 17:31:42    126s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 17:31:42    126s] [NR-eGR] ========================================
[03/09 17:31:42    126s] [NR-eGR] 
[03/09 17:31:42    126s] (I)      =============== Blocked Tracks ===============
[03/09 17:31:42    126s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:42    126s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 17:31:42    126s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:42    126s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 17:31:42    126s] (I)      |     2 |  477613 |    85858 |        17.98% |
[03/09 17:31:42    126s] (I)      |     3 |  513400 |    99900 |        19.46% |
[03/09 17:31:42    126s] (I)      |     4 |  383540 |    35922 |         9.37% |
[03/09 17:31:42    126s] (I)      |     5 |  342166 |     3411 |         1.00% |
[03/09 17:31:42    126s] (I)      |     6 |  287655 |    11874 |         4.13% |
[03/09 17:31:42    126s] (I)      |     7 |  288863 |     9490 |         3.29% |
[03/09 17:31:42    126s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:42    126s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.10 sec, Curr Mem: 2585.49 MB )
[03/09 17:31:42    126s] (I)      Reset routing kernel
[03/09 17:31:42    126s] (I)      numLocalWires=0  numGlobalNetBranches=5370  numLocalNetBranches=0
[03/09 17:31:42    126s] (I)      totalPins=36735  totalGlobalPin=27641 (75.24%)
[03/09 17:31:42    126s] (I)      total 2D Cap : 1866050 = (924481 H, 941569 V)
[03/09 17:31:42    126s] (I)      
[03/09 17:31:42    126s] (I)      ============  Phase 1a Route ============
[03/09 17:31:42    126s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/09 17:31:42    126s] (I)      Usage: 53686 = (30466 H, 23220 V) = (3.30% H, 2.47% V) = (9.871e+04um H, 7.523e+04um V)
[03/09 17:31:42    126s] (I)      
[03/09 17:31:42    126s] (I)      ============  Phase 1b Route ============
[03/09 17:31:42    126s] (I)      Usage: 53692 = (30466 H, 23226 V) = (3.30% H, 2.47% V) = (9.871e+04um H, 7.525e+04um V)
[03/09 17:31:42    126s] (I)      eGR overflow: 0.02% H + 0.00% V
[03/09 17:31:42    126s] 
[03/09 17:31:42    126s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.00% V
[03/09 17:31:42    126s] Finished Early Global Route rough congestion estimation: mem = 2585.5M
[03/09 17:31:42    126s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.300, REAL:0.172, MEM:2585.5M, EPOCH TIME: 1741512702.650274
[03/09 17:31:42    126s] earlyGlobalRoute rough estimation gcell size 3 row height
[03/09 17:31:42    126s] OPERPROF: Starting CDPad at level 1, MEM:2585.5M, EPOCH TIME: 1741512702.650338
[03/09 17:31:42    126s] CDPadU 0.138 -> 0.132. R=0.102, N=9014, GS=3.240
[03/09 17:31:42    126s] OPERPROF: Finished CDPad at level 1, CPU:0.230, REAL:0.059, MEM:2585.5M, EPOCH TIME: 1741512702.708950
[03/09 17:31:42    126s] no activity file in design. spp won't run.
[03/09 17:31:42    126s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:42    127s] no activity file in design. spp won't run.
[03/09 17:31:42    127s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:42    127s] OPERPROF: Starting npPlace at level 1, MEM:2681.5M, EPOCH TIME: 1741512702.776246
[03/09 17:31:43    128s] OPERPROF: Finished npPlace at level 1, CPU:1.460, REAL:0.281, MEM:2713.5M, EPOCH TIME: 1741512703.057698
[03/09 17:31:43    128s] Legalizing MH Cells... 0 / 0 (level 7)
[03/09 17:31:43    128s] No instances found in the vector
[03/09 17:31:43    128s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2585.5M, DRC: 0)
[03/09 17:31:43    128s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:31:43    128s] no activity file in design. spp won't run.
[03/09 17:31:43    128s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:43    128s] no activity file in design. spp won't run.
[03/09 17:31:43    128s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:43    128s] OPERPROF: Starting npPlace at level 1, MEM:2681.5M, EPOCH TIME: 1741512703.137026
[03/09 17:31:44    137s] Iteration 10: Total net bbox = 1.297e+05 (7.44e+04 5.53e+04)
[03/09 17:31:44    137s]               Est.  stn bbox = 1.711e+05 (9.28e+04 7.82e+04)
[03/09 17:31:44    137s]               cpu = 0:00:08.3 real = 0:00:01.0 mem = 2809.5M
[03/09 17:31:44    137s] OPERPROF: Finished npPlace at level 1, CPU:8.450, REAL:1.377, MEM:2713.5M, EPOCH TIME: 1741512704.514204
[03/09 17:31:44    137s] Legalizing MH Cells... 0 / 0 (level 8)
[03/09 17:31:44    137s] No instances found in the vector
[03/09 17:31:44    137s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2585.5M, DRC: 0)
[03/09 17:31:44    137s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:31:44    137s] no activity file in design. spp won't run.
[03/09 17:31:44    137s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:44    137s] no activity file in design. spp won't run.
[03/09 17:31:44    137s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:44    137s] OPERPROF: Starting npPlace at level 1, MEM:2681.5M, EPOCH TIME: 1741512704.593406
[03/09 17:31:45    144s] Iteration 11: Total net bbox = 1.336e+05 (7.57e+04 5.78e+04)
[03/09 17:31:45    144s]               Est.  stn bbox = 1.746e+05 (9.40e+04 8.06e+04)
[03/09 17:31:45    144s]               cpu = 0:00:07.5 real = 0:00:01.0 mem = 2809.5M
[03/09 17:31:45    144s] OPERPROF: Finished npPlace at level 1, CPU:7.570, REAL:1.232, MEM:2713.5M, EPOCH TIME: 1741512705.825538
[03/09 17:31:45    144s] Legalizing MH Cells... 0 / 0 (level 9)
[03/09 17:31:45    144s] No instances found in the vector
[03/09 17:31:45    144s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2585.5M, DRC: 0)
[03/09 17:31:45    144s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:31:45    144s] no activity file in design. spp won't run.
[03/09 17:31:45    144s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:45    144s] no activity file in design. spp won't run.
[03/09 17:31:45    144s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:45    145s] OPERPROF: Starting npPlace at level 1, MEM:2681.5M, EPOCH TIME: 1741512705.901370
[03/09 17:31:45    145s] GP RA stats: MHOnly 0 nrInst 9014 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/09 17:31:46    150s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2937.6M, EPOCH TIME: 1741512706.768822
[03/09 17:31:46    150s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2949.6M, EPOCH TIME: 1741512706.769051
[03/09 17:31:46    150s] Iteration 12: Total net bbox = 1.309e+05 (7.35e+04 5.74e+04)
[03/09 17:31:46    150s]               Est.  stn bbox = 1.716e+05 (9.15e+04 8.01e+04)
[03/09 17:31:46    150s]               cpu = 0:00:05.2 real = 0:00:01.0 mem = 2841.5M
[03/09 17:31:46    150s] OPERPROF: Finished npPlace at level 1, CPU:5.300, REAL:0.872, MEM:2713.5M, EPOCH TIME: 1741512706.773052
[03/09 17:31:46    150s] Legalizing MH Cells... 0 / 0 (level 10)
[03/09 17:31:46    150s] No instances found in the vector
[03/09 17:31:46    150s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2585.5M, DRC: 0)
[03/09 17:31:46    150s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:31:46    150s] Move report: Timing Driven Placement moves 9014 insts, mean move: 4.05 um, max move: 26.24 um 
[03/09 17:31:46    150s] 	Max move on inst (g68867): (173.95, 248.26) --> (170.38, 270.93)
[03/09 17:31:46    150s] no activity file in design. spp won't run.
[03/09 17:31:46    150s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2585.5M, EPOCH TIME: 1741512706.795165
[03/09 17:31:46    150s] Saved padding area to DB
[03/09 17:31:46    150s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2585.5M, EPOCH TIME: 1741512706.796201
[03/09 17:31:46    150s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.020, REAL:0.011, MEM:2585.5M, EPOCH TIME: 1741512706.807209
[03/09 17:31:46    150s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2585.5M, EPOCH TIME: 1741512706.816710
[03/09 17:31:46    150s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 17:31:46    150s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.008, MEM:2585.5M, EPOCH TIME: 1741512706.824897
[03/09 17:31:46    150s] All LLGs are deleted
[03/09 17:31:46    150s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2585.5M, EPOCH TIME: 1741512706.830665
[03/09 17:31:46    150s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:2585.5M, EPOCH TIME: 1741512706.833383
[03/09 17:31:46    150s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.050, REAL:0.040, MEM:2585.5M, EPOCH TIME: 1741512706.835225
[03/09 17:31:46    150s] 
[03/09 17:31:46    150s] Finished Incremental Placement (cpu=0:00:36.5, real=0:00:07.0, mem=2585.5M)
[03/09 17:31:46    150s] CongRepair sets shifter mode to gplace
[03/09 17:31:46    150s] TDRefine: refinePlace mode is spiral
[03/09 17:31:46    150s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2585.5M, EPOCH TIME: 1741512706.835447
[03/09 17:31:46    150s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2585.5M, EPOCH TIME: 1741512706.835499
[03/09 17:31:46    150s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2585.5M, EPOCH TIME: 1741512706.835565
[03/09 17:31:46    150s] z: 1, totalTracks: 0
[03/09 17:31:46    150s] z: 3, totalTracks: 1
[03/09 17:31:46    150s] z: 5, totalTracks: 1
[03/09 17:31:46    150s] z: 7, totalTracks: 1
[03/09 17:31:46    150s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 17:31:46    150s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:31:46    150s] OPERPROF:       Starting CceInit at level 4, MEM:2585.5M, EPOCH TIME: 1741512706.837117
[03/09 17:31:46    150s] Initializing Route Infrastructure for color support ...
[03/09 17:31:46    150s] OPERPROF:         Starting RouteInfrastructureColorSupport at level 5, MEM:2585.5M, EPOCH TIME: 1741512706.837175
[03/09 17:31:46    150s] OPERPROF:         Finished RouteInfrastructureColorSupport at level 5, CPU:0.000, REAL:0.001, MEM:2585.5M, EPOCH TIME: 1741512706.838143
[03/09 17:31:46    150s] Route Infrastructure Initialized for color support successfully.
[03/09 17:31:46    150s] OPERPROF:       Finished CceInit at level 4, CPU:0.000, REAL:0.001, MEM:2585.5M, EPOCH TIME: 1741512706.838188
[03/09 17:31:46    150s] All LLGs are deleted
[03/09 17:31:46    150s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2585.5M, EPOCH TIME: 1741512706.846411
[03/09 17:31:46    150s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2585.5M, EPOCH TIME: 1741512706.846617
[03/09 17:31:46    150s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2585.5M, EPOCH TIME: 1741512706.851344
[03/09 17:31:46    150s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2681.5M, EPOCH TIME: 1741512706.853679
[03/09 17:31:46    150s] Core basic site is asap7sc7p5t
[03/09 17:31:46    150s] z: 1, totalTracks: 0
[03/09 17:31:46    150s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:31:46    150s] z: 3, totalTracks: 1
[03/09 17:31:46    150s] z: 5, totalTracks: 1
[03/09 17:31:46    150s] z: 7, totalTracks: 1
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:46    150s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:31:46    150s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:31:46    150s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2681.5M, EPOCH TIME: 1741512706.864479
[03/09 17:31:46    150s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.020, REAL:0.006, MEM:2713.5M, EPOCH TIME: 1741512706.870704
[03/09 17:31:46    150s] Fast DP-INIT is on for default
[03/09 17:31:46    150s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 17:31:46    150s] z: 9, totalTracks: 1
[03/09 17:31:46    150s] z: 1, totalTracks: 0
[03/09 17:31:46    150s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.050, REAL:0.025, MEM:2713.5M, EPOCH TIME: 1741512706.878812
[03/09 17:31:46    150s] 
[03/09 17:31:46    150s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:31:46    150s] OPERPROF:         Starting CMU at level 5, MEM:2713.5M, EPOCH TIME: 1741512706.908949
[03/09 17:31:46    150s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2713.5M, EPOCH TIME: 1741512706.910293
[03/09 17:31:46    150s] 
[03/09 17:31:46    150s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:31:46    150s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.063, MEM:2585.5M, EPOCH TIME: 1741512706.914642
[03/09 17:31:46    150s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2585.5M, EPOCH TIME: 1741512706.914698
[03/09 17:31:46    150s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.002, MEM:2585.5M, EPOCH TIME: 1741512706.916575
[03/09 17:31:46    150s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2585.5MB).
[03/09 17:31:46    150s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.095, MEM:2585.5M, EPOCH TIME: 1741512706.930079
[03/09 17:31:46    150s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.095, MEM:2585.5M, EPOCH TIME: 1741512706.930119
[03/09 17:31:46    150s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6388.2
[03/09 17:31:46    150s] OPERPROF:   Starting RefinePlace at level 2, MEM:2585.5M, EPOCH TIME: 1741512706.930190
[03/09 17:31:46    150s] *** Starting refinePlace (0:02:31 mem=2585.5M) ***
[03/09 17:31:46    150s] Total net bbox length = 1.356e+05 (7.790e+04 5.766e+04) (ext = 1.918e+04)
[03/09 17:31:46    150s] 
[03/09 17:31:46    150s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:31:46    150s] OPERPROF:     Starting RPlaceColorFixedInsts at level 3, MEM:2585.5M, EPOCH TIME: 1741512706.934495
[03/09 17:31:46    150s] # Found 0 legal fixed insts to color.
[03/09 17:31:46    150s] OPERPROF:     Finished RPlaceColorFixedInsts at level 3, CPU:0.000, REAL:0.002, MEM:2585.5M, EPOCH TIME: 1741512706.936192
[03/09 17:31:46    150s] **WARN: (IMPSP-2041):	Found 33440 fixed insts that could not be colored.
[03/09 17:31:46    150s] Type 'man IMPSP-2041' for more detail.
[03/09 17:31:46    150s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 17:31:46    150s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:46    150s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:46    150s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2585.5M, EPOCH TIME: 1741512706.959892
[03/09 17:31:46    150s] Starting refinePlace ...
[03/09 17:31:46    150s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:46    150s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:47    150s] DDP V2: orientation: 1, pin-track: 1, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/09 17:31:47    150s] ** Cut row section cpu time 0:00:00.0.
[03/09 17:31:47    150s]    Spread Effort: high, standalone mode, useDDP on.
[03/09 17:31:47    150s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=2585.5MB) @(0:02:31 - 0:02:31).
[03/09 17:31:47    150s] Move report: preRPlace moves 9014 insts, mean move: 0.25 um, max move: 5.30 um 
[03/09 17:31:47    150s] 	Max move on inst (block_reg_reg[3][23]): (148.57, 202.90) --> (150.62, 206.14)
[03/09 17:31:47    150s] 	Length: 26 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFASRHQNx1_ASAP7_75t_SL
[03/09 17:31:47    150s] 	Violation at original loc: Placement Blockage Violation
[03/09 17:31:47    150s] wireLenOptFixPriorityInst 0 inst fixed
[03/09 17:31:47    150s] tweakage running in 8 threads.
[03/09 17:31:47    150s] Placement tweakage begins.
[03/09 17:31:47    150s] wire length = 1.847e+05
[03/09 17:31:47    151s] wire length = 1.798e+05
[03/09 17:31:47    151s] Placement tweakage ends.
[03/09 17:31:47    151s] Move report: tweak moves 563 insts, mean move: 2.01 um, max move: 9.94 um 
[03/09 17:31:47    151s] 	Max move on inst (g18038__3772): (202.90, 212.62) --> (212.83, 212.62)
[03/09 17:31:47    151s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.5, real=0:00:00.0, mem=2585.5MB) @(0:02:31 - 0:02:31).
[03/09 17:31:47    151s] 
[03/09 17:31:47    151s] Running Spiral MT with 8 threads  fetchWidth=484 
[03/09 17:31:47    151s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/09 17:31:47    151s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/09 17:31:47    151s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 17:31:47    151s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2585.5MB) @(0:02:31 - 0:02:32).
[03/09 17:31:47    151s] Move report: Detail placement moves 9014 insts, mean move: 0.36 um, max move: 10.40 um 
[03/09 17:31:47    151s] 	Max move on inst (g18038__3772): (202.79, 212.98) --> (212.83, 212.62)
[03/09 17:31:47    151s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2585.5MB
[03/09 17:31:47    151s] Statistics of distance of Instance movement in refine placement:
[03/09 17:31:47    151s]   maximum (X+Y) =        10.40 um
[03/09 17:31:47    151s]   inst (g18038__3772) with max move: (202.792, 212.98) -> (212.832, 212.616)
[03/09 17:31:47    151s]   mean    (X+Y) =         0.36 um
[03/09 17:31:47    151s] Summary Report:
[03/09 17:31:47    151s] Instances move: 9014 (out of 9014 movable)
[03/09 17:31:47    151s] Instances flipped: 0
[03/09 17:31:47    151s] Mean displacement: 0.36 um
[03/09 17:31:47    151s] Max displacement: 10.40 um (Instance: g18038__3772) (202.792, 212.98) -> (212.832, 212.616)
[03/09 17:31:47    151s] 	Length: 5 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI21xp5_ASAP7_75t_SL
[03/09 17:31:47    151s] Total instances moved : 9014
[03/09 17:31:47    151s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.040, REAL:0.617, MEM:2585.5M, EPOCH TIME: 1741512707.576883
[03/09 17:31:47    151s] Total net bbox length = 1.315e+05 (7.349e+04 5.801e+04) (ext = 1.916e+04)
[03/09 17:31:47    151s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2585.5MB
[03/09 17:31:47    151s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2585.5MB) @(0:02:31 - 0:02:32).
[03/09 17:31:47    151s] *** Finished refinePlace (0:02:32 mem=2585.5M) ***
[03/09 17:31:47    151s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6388.2
[03/09 17:31:47    151s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.070, REAL:0.650, MEM:2585.5M, EPOCH TIME: 1741512707.580334
[03/09 17:31:47    151s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2585.5M, EPOCH TIME: 1741512707.580390
[03/09 17:31:47    151s] All LLGs are deleted
[03/09 17:31:47    151s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2585.5M, EPOCH TIME: 1741512707.588017
[03/09 17:31:47    151s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.010, REAL:0.012, MEM:2585.5M, EPOCH TIME: 1741512707.599677
[03/09 17:31:47    151s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.027, MEM:2547.5M, EPOCH TIME: 1741512707.606985
[03/09 17:31:47    151s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.230, REAL:0.772, MEM:2547.5M, EPOCH TIME: 1741512707.607078
[03/09 17:31:47    151s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2547.5M, EPOCH TIME: 1741512707.607755
[03/09 17:31:47    151s] Starting Early Global Route congestion estimation: mem = 2547.5M
[03/09 17:31:47    151s] (I)      ==================== Layers =====================
[03/09 17:31:47    151s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:47    151s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 17:31:47    151s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:47    151s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 17:31:47    151s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 17:31:47    151s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 17:31:47    151s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 17:31:47    151s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 17:31:47    151s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 17:31:47    151s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 17:31:47    151s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 17:31:47    151s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 17:31:47    151s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 17:31:47    151s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 17:31:47    151s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 17:31:47    151s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 17:31:47    151s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 17:31:47    151s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 17:31:47    151s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 17:31:47    151s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 17:31:47    151s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 17:31:47    151s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 17:31:47    151s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 17:31:47    151s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:47    151s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 17:31:47    151s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 17:31:47    151s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 17:31:47    151s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 17:31:47    151s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 17:31:47    151s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:47    151s] (I)      Started Import and model ( Curr Mem: 2547.48 MB )
[03/09 17:31:47    151s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:47    151s] (I)      == Non-default Options ==
[03/09 17:31:47    151s] (I)      Estimate vias on DPT layer                         : true
[03/09 17:31:47    151s] (I)      Rerouting rounds                                   : 1
[03/09 17:31:47    151s] (I)      Better NDR handling                                : true
[03/09 17:31:47    151s] (I)      Handle via spacing rule fix                        : true
[03/09 17:31:47    151s] (I)      Handle via spacing rule                            : true
[03/09 17:31:47    151s] (I)      Local connection modeling                          : true
[03/09 17:31:47    151s] (I)      Local connection modeling                          : true
[03/09 17:31:47    151s] (I)      Extra demand for transition vias                   : false
[03/09 17:31:47    151s] (I)      Maximum routing layer                              : 7
[03/09 17:31:47    151s] (I)      Supply scale factor H                              : 0.950000
[03/09 17:31:47    151s] (I)      Supply scale factor V                              : 0.900000
[03/09 17:31:47    151s] (I)      Move term to middle                                : true
[03/09 17:31:47    151s] (I)      Consider pin shapes                                : true
[03/09 17:31:47    151s] (I)      Consider horizontal pin shapes                     : true
[03/09 17:31:47    151s] (I)      Fix pin connection bug                             : true
[03/09 17:31:47    151s] (I)      Improved local wiring                              : true
[03/09 17:31:47    151s] (I)      Model MAR                                          : true
[03/09 17:31:47    151s] (I)      Number of threads                                  : 8
[03/09 17:31:47    151s] (I)      Number of rows per GCell                           : 2
[03/09 17:31:47    151s] (I)      Max num rows per GCell                             : 2
[03/09 17:31:47    151s] (I)      Routing effort level                               : 500
[03/09 17:31:47    151s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 17:31:47    151s] (I)      Local wiring density threshold                     : 0.600000
[03/09 17:31:47    151s] (I)      Use non-blocking free Dbs wires                    : false
[03/09 17:31:47    151s] (I)      Method to set GCell size                           : row
[03/09 17:31:47    151s] (I)      Counted 20170 PG shapes. We will not process PG shapes layer by layer.
[03/09 17:31:47    151s] (I)      Use row-based GCell size
[03/09 17:31:47    151s] (I)      Use row-based GCell align
[03/09 17:31:47    151s] (I)      layer 0 area = 170496
[03/09 17:31:47    151s] (I)      layer 1 area = 170496
[03/09 17:31:47    151s] (I)      layer 2 area = 170496
[03/09 17:31:47    151s] (I)      layer 3 area = 512000
[03/09 17:31:47    151s] (I)      layer 4 area = 512000
[03/09 17:31:47    151s] (I)      layer 5 area = 560000
[03/09 17:31:47    151s] (I)      layer 6 area = 560000
[03/09 17:31:47    151s] (I)      GCell unit size   : 4320
[03/09 17:31:47    151s] (I)      GCell multiplier  : 2
[03/09 17:31:47    151s] (I)      GCell row height  : 4320
[03/09 17:31:47    151s] (I)      Actual row height : 4320
[03/09 17:31:47    151s] (I)      GCell align ref   : 25344 25344
[03/09 17:31:47    151s] (I)      WARNING : missing default track structure on layer 1
[03/09 17:31:47    151s] [NR-eGR] Track table information for default rule: 
[03/09 17:31:47    151s] [NR-eGR] M1 has no routable track
[03/09 17:31:47    151s] [NR-eGR] M2 has non-uniform track structures
[03/09 17:31:47    151s] [NR-eGR] M3 has single uniform track structure
[03/09 17:31:47    151s] [NR-eGR] M4 has single uniform track structure
[03/09 17:31:47    151s] [NR-eGR] M5 has single uniform track structure
[03/09 17:31:47    151s] [NR-eGR] M6 has single uniform track structure
[03/09 17:31:47    151s] [NR-eGR] M7 has single uniform track structure
[03/09 17:31:47    151s] [NR-eGR] M8 has single uniform track structure
[03/09 17:31:47    151s] [NR-eGR] M9 has single uniform track structure
[03/09 17:31:47    151s] [NR-eGR] Pad has single uniform track structure
[03/09 17:31:47    151s] (I)      ============== Default via ===============
[03/09 17:31:47    151s] (I)      +---+------------------+-----------------+
[03/09 17:31:47    151s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 17:31:47    151s] (I)      +---+------------------+-----------------+
[03/09 17:31:47    151s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 17:31:47    151s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 17:31:47    151s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 17:31:47    151s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 17:31:47    151s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 17:31:47    151s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 17:31:47    151s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 17:31:47    151s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 17:31:47    151s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 17:31:47    151s] (I)      +---+------------------+-----------------+
[03/09 17:31:47    151s] [NR-eGR] Read 36046 PG shapes
[03/09 17:31:47    151s] [NR-eGR] Read 0 clock shapes
[03/09 17:31:47    151s] [NR-eGR] Read 0 other shapes
[03/09 17:31:47    151s] [NR-eGR] #Routing Blockages  : 0
[03/09 17:31:47    151s] [NR-eGR] #Instance Blockages : 14904
[03/09 17:31:47    151s] [NR-eGR] #PG Blockages       : 36046
[03/09 17:31:47    151s] [NR-eGR] #Halo Blockages     : 0
[03/09 17:31:47    151s] [NR-eGR] #Boundary Blockages : 0
[03/09 17:31:47    151s] [NR-eGR] #Clock Blockages    : 0
[03/09 17:31:47    151s] [NR-eGR] #Other Blockages    : 0
[03/09 17:31:47    151s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 17:31:47    151s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 17:31:47    151s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 17:31:47    151s] [NR-eGR] #standard cell terms   : 36659
[03/09 17:31:47    151s] [NR-eGR] #moved terms           : 19999
[03/09 17:31:47    151s] [NR-eGR] #off-track terms       : 10250
[03/09 17:31:47    151s] [NR-eGR] #off-cross-track terms : 0
[03/09 17:31:47    151s] (I)      early_global_route_priority property id does not exist.
[03/09 17:31:47    151s] (I)      minStepLength[0]=240
[03/09 17:31:47    151s] (I)      minStepLength[1]=144
[03/09 17:31:47    151s] (I)      minStepLength[2]=48
[03/09 17:31:47    151s] (I)      minStepLength[3]=597
[03/09 17:31:47    151s] (I)      minStepLength[4]=469
[03/09 17:31:47    151s] (I)      minStepLength[5]=229
[03/09 17:31:47    151s] (I)      minStepLength[6]=581
[03/09 17:31:47    151s] (I)      minStepLength2[2]=496
[03/09 17:31:47    151s] (I)      minStepLength2[3]=688
[03/09 17:31:47    151s] (I)      minStepLength2[4]=800
[03/09 17:31:47    151s] (I)      minStepLength2[5]=800
[03/09 17:31:47    151s] (I)      Read Num Blocks=53330  Num Prerouted Wires=0  Num CS=0
[03/09 17:31:47    151s] (I)      Layer 1 (H) : #blockages 32103 : #preroutes 0
[03/09 17:31:47    151s] (I)      Layer 2 (V) : #blockages 18167 : #preroutes 0
[03/09 17:31:47    151s] (I)      Layer 3 (H) : #blockages 2034 : #preroutes 0
[03/09 17:31:47    151s] (I)      Layer 4 (V) : #blockages 472 : #preroutes 0
[03/09 17:31:47    151s] (I)      Layer 5 (H) : #blockages 394 : #preroutes 0
[03/09 17:31:47    151s] (I)      Layer 6 (V) : #blockages 160 : #preroutes 0
[03/09 17:31:47    151s] (I)      Track adjustment: Reducing 86376 tracks (15.00%) for Layer4
[03/09 17:31:47    151s] (I)      Track adjustment: Reducing 76816 tracks (15.00%) for Layer5
[03/09 17:31:47    151s] (I)      Track adjustment: Reducing 63645 tracks (15.00%) for Layer6
[03/09 17:31:47    151s] (I)      Track adjustment: Reducing 63700 tracks (15.00%) for Layer7
[03/09 17:31:47    151s] (I)      Moved 0 terms for better access 
[03/09 17:31:47    151s] (I)      Number of ignored nets                =      0
[03/09 17:31:47    151s] (I)      Number of connected nets              =      0
[03/09 17:31:47    151s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 17:31:47    151s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 17:31:47    151s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 17:31:47    151s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 17:31:47    151s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 17:31:47    151s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 17:31:47    151s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 17:31:47    151s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 17:31:47    151s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 17:31:47    151s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 17:31:47    151s] (I)      Ndr track 0 does not exist
[03/09 17:31:47    151s] (I)      ---------------------Grid Graph Info--------------------
[03/09 17:31:47    151s] (I)      Routing area        : (0, 0) - (1958976, 1951488)
[03/09 17:31:47    151s] (I)      Core area           : (25344, 25344) - (1933632, 1926144)
[03/09 17:31:47    151s] (I)      Site width          :   864  (dbu)
[03/09 17:31:47    151s] (I)      Row height          :  4320  (dbu)
[03/09 17:31:47    151s] (I)      GCell row height    :  4320  (dbu)
[03/09 17:31:47    151s] (I)      GCell width         :  8640  (dbu)
[03/09 17:31:47    151s] (I)      GCell height        :  8640  (dbu)
[03/09 17:31:47    151s] (I)      Grid                :   227   226     7
[03/09 17:31:47    151s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 17:31:47    151s] (I)      Vertical capacity   :     0     0  8640     0  8640     0  8640
[03/09 17:31:47    151s] (I)      Horizontal capacity :     0  8640     0  8640     0  8640     0
[03/09 17:31:47    151s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 17:31:47    151s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 17:31:47    151s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 17:31:47    151s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 17:31:47    151s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 17:31:47    151s] (I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  8.44  8.44
[03/09 17:31:47    151s] (I)      Total num of tracks :     0  3163  3400  2540  2266  1905  1913
[03/09 17:31:47    151s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 17:31:47    151s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 17:31:47    151s] (I)      --------------------------------------------------------
[03/09 17:31:47    151s] 
[03/09 17:31:47    151s] [NR-eGR] ============ Routing rule table ============
[03/09 17:31:47    151s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 17:31:47    151s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 17:31:47    151s] (I)                    Layer    2    3    4    5     6     7 
[03/09 17:31:47    151s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 17:31:47    151s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 17:31:47    151s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 17:31:47    151s] [NR-eGR] ========================================
[03/09 17:31:47    151s] [NR-eGR] 
[03/09 17:31:47    151s] (I)      =============== Blocked Tracks ===============
[03/09 17:31:47    151s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:47    151s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 17:31:47    151s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:47    151s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 17:31:47    151s] (I)      |     2 |  718001 |   128596 |        17.91% |
[03/09 17:31:47    151s] (I)      |     3 |  768400 |   149184 |        19.41% |
[03/09 17:31:47    151s] (I)      |     4 |  576580 |    52312 |         9.07% |
[03/09 17:31:47    151s] (I)      |     5 |  512116 |     3929 |         0.77% |
[03/09 17:31:47    151s] (I)      |     6 |  432435 |    13773 |         3.18% |
[03/09 17:31:47    151s] (I)      |     7 |  432338 |    13302 |         3.08% |
[03/09 17:31:47    151s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:47    151s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.13 sec, Curr Mem: 2553.86 MB )
[03/09 17:31:47    151s] (I)      Reset routing kernel
[03/09 17:31:47    151s] (I)      Started Global Routing ( Curr Mem: 2553.86 MB )
[03/09 17:31:47    151s] (I)      numLocalWires=0  numGlobalNetBranches=2122  numLocalNetBranches=0
[03/09 17:31:47    151s] (I)      totalPins=36735  totalGlobalPin=33003 (89.84%)
[03/09 17:31:47    151s] (I)      total 2D Cap : 2802615 = (1392777 H, 1409838 V)
[03/09 17:31:47    151s] [NR-eGR] Layer group 1: route 9061 net(s) in layer range [2, 7]
[03/09 17:31:47    151s] (I)      
[03/09 17:31:47    151s] (I)      ============  Phase 1a Route ============
[03/09 17:31:47    152s] (I)      Usage: 80786 = (43363 H, 37423 V) = (3.11% H, 2.65% V) = (9.366e+04um H, 8.083e+04um V)
[03/09 17:31:47    152s] (I)      
[03/09 17:31:47    152s] (I)      ============  Phase 1b Route ============
[03/09 17:31:47    152s] (I)      Usage: 80786 = (43363 H, 37423 V) = (3.11% H, 2.65% V) = (9.366e+04um H, 8.083e+04um V)
[03/09 17:31:47    152s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 1.744978e+05um
[03/09 17:31:47    152s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[03/09 17:31:47    152s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/09 17:31:47    152s] (I)      
[03/09 17:31:47    152s] (I)      ============  Phase 1c Route ============
[03/09 17:31:47    152s] (I)      Usage: 80786 = (43363 H, 37423 V) = (3.11% H, 2.65% V) = (9.366e+04um H, 8.083e+04um V)
[03/09 17:31:47    152s] (I)      
[03/09 17:31:47    152s] (I)      ============  Phase 1d Route ============
[03/09 17:31:47    152s] (I)      Usage: 80786 = (43363 H, 37423 V) = (3.11% H, 2.65% V) = (9.366e+04um H, 8.083e+04um V)
[03/09 17:31:47    152s] (I)      
[03/09 17:31:47    152s] (I)      ============  Phase 1e Route ============
[03/09 17:31:47    152s] (I)      Usage: 80786 = (43363 H, 37423 V) = (3.11% H, 2.65% V) = (9.366e+04um H, 8.083e+04um V)
[03/09 17:31:47    152s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 1.744978e+05um
[03/09 17:31:47    152s] (I)      
[03/09 17:31:47    152s] (I)      ============  Phase 1l Route ============
[03/09 17:31:47    152s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/09 17:31:47    152s] (I)      Layer  2:     596710     38543       441           0      766140    ( 0.00%) 
[03/09 17:31:47    152s] (I)      Layer  3:     615816     34953       359           0      766125    ( 0.00%) 
[03/09 17:31:47    152s] (I)      Layer  4:     436417     24803        32           0      574605    ( 0.00%) 
[03/09 17:31:47    152s] (I)      Layer  5:     430456      9511         2           0      510750    ( 0.00%) 
[03/09 17:31:47    152s] (I)      Layer  6:     355620      6217         1        5957      424997    ( 1.38%) 
[03/09 17:31:47    152s] (I)      Layer  7:     357317      1155         0        7526      423419    ( 1.75%) 
[03/09 17:31:47    152s] (I)      Total:       2792336    115182       835       13482     3466035    ( 0.39%) 
[03/09 17:31:47    152s] (I)      
[03/09 17:31:47    152s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/09 17:31:47    152s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/09 17:31:47    152s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/09 17:31:47    152s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[03/09 17:31:47    152s] [NR-eGR] --------------------------------------------------------------------------------
[03/09 17:31:47    152s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:31:47    152s] [NR-eGR]      M2 ( 2)       235( 0.46%)        41( 0.08%)         4( 0.01%)   ( 0.55%) 
[03/09 17:31:47    152s] [NR-eGR]      M3 ( 3)       204( 0.40%)        23( 0.05%)         4( 0.01%)   ( 0.45%) 
[03/09 17:31:47    152s] [NR-eGR]      M4 ( 4)        25( 0.05%)         1( 0.00%)         0( 0.00%)   ( 0.05%) 
[03/09 17:31:47    152s] [NR-eGR]      M5 ( 5)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:31:47    152s] [NR-eGR]      M6 ( 6)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:31:47    152s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:31:47    152s] [NR-eGR] --------------------------------------------------------------------------------
[03/09 17:31:47    152s] [NR-eGR]        Total       467( 0.15%)        65( 0.02%)         8( 0.00%)   ( 0.18%) 
[03/09 17:31:47    152s] [NR-eGR] 
[03/09 17:31:47    152s] (I)      Finished Global Routing ( CPU: 0.49 sec, Real: 0.14 sec, Curr Mem: 2553.86 MB )
[03/09 17:31:47    152s] (I)      total 2D Cap : 2616685 = (1342489 H, 1274196 V)
[03/09 17:31:47    152s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[03/09 17:31:47    152s] Early Global Route congestion estimation runtime: 0.28 seconds, mem = 2553.9M
[03/09 17:31:47    152s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.700, REAL:0.280, MEM:2553.9M, EPOCH TIME: 1741512707.887990
[03/09 17:31:47    152s] OPERPROF: Starting HotSpotCal at level 1, MEM:2553.9M, EPOCH TIME: 1741512707.888042
[03/09 17:31:47    152s] [hotspot] +------------+---------------+---------------+
[03/09 17:31:47    152s] [hotspot] |            |   max hotspot | total hotspot |
[03/09 17:31:47    152s] [hotspot] +------------+---------------+---------------+
[03/09 17:31:47    152s] [hotspot] | normalized |         30.10 |        146.16 |
[03/09 17:31:47    152s] [hotspot] +------------+---------------+---------------+
[03/09 17:31:47    152s] Local HotSpot Analysis: normalized max congestion hotspot area = 30.10, normalized total congestion hotspot area = 146.16 (area is in unit of 4 std-cell row bins)
[03/09 17:31:47    152s] [hotspot] max/total 30.10/146.16, big hotspot (>10) total 56.66
[03/09 17:31:47    152s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/09 17:31:47    152s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:47    152s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/09 17:31:47    152s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:47    152s] [hotspot] |  1  |   268.78   251.50   294.70   277.42 |       26.69   |
[03/09 17:31:47    152s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:47    152s] [hotspot] |  2  |   303.34   260.14   320.62   277.42 |        6.30   |
[03/09 17:31:47    152s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:47    152s] [hotspot] |  3  |   260.14   234.22   277.42   251.50 |        4.26   |
[03/09 17:31:47    152s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:47    152s] [hotspot] |  4  |   251.50   165.10   268.78   182.38 |        3.93   |
[03/09 17:31:47    152s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:47    152s] [hotspot] |  5  |   165.10   216.94   182.38   234.22 |        3.67   |
[03/09 17:31:47    152s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:47    152s] Top 5 hotspots total area: 44.85
[03/09 17:31:47    152s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.012, MEM:2553.9M, EPOCH TIME: 1741512707.900301
[03/09 17:31:47    152s] 
[03/09 17:31:47    152s] === incrementalPlace Internal Loop 2 ===
[03/09 17:31:47    152s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.125 maxM=-1 pMaxM=3
[03/09 17:31:47    152s] OPERPROF: Starting IPInitSPData at level 1, MEM:2553.9M, EPOCH TIME: 1741512707.902349
[03/09 17:31:47    152s] z: 1, totalTracks: 0
[03/09 17:31:47    152s] z: 3, totalTracks: 1
[03/09 17:31:47    152s] z: 5, totalTracks: 1
[03/09 17:31:47    152s] z: 7, totalTracks: 1
[03/09 17:31:47    152s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 17:31:47    152s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:31:47    152s] OPERPROF:   Starting CceInit at level 2, MEM:2553.9M, EPOCH TIME: 1741512707.903231
[03/09 17:31:47    152s] Initializing Route Infrastructure for color support ...
[03/09 17:31:47    152s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2553.9M, EPOCH TIME: 1741512707.903279
[03/09 17:31:47    152s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2553.9M, EPOCH TIME: 1741512707.903915
[03/09 17:31:47    152s] Route Infrastructure Initialized for color support successfully.
[03/09 17:31:47    152s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2553.9M, EPOCH TIME: 1741512707.903962
[03/09 17:31:47    152s] All LLGs are deleted
[03/09 17:31:47    152s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2553.9M, EPOCH TIME: 1741512707.913333
[03/09 17:31:47    152s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2553.9M, EPOCH TIME: 1741512707.913549
[03/09 17:31:47    152s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2553.9M, EPOCH TIME: 1741512707.918350
[03/09 17:31:47    152s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2649.9M, EPOCH TIME: 1741512707.919978
[03/09 17:31:47    152s] Core basic site is asap7sc7p5t
[03/09 17:31:47    152s] z: 1, totalTracks: 0
[03/09 17:31:47    152s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:31:47    152s] z: 3, totalTracks: 1
[03/09 17:31:47    152s] z: 5, totalTracks: 1
[03/09 17:31:47    152s] z: 7, totalTracks: 1
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:47    152s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:31:47    152s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:31:47    152s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2649.9M, EPOCH TIME: 1741512707.930031
[03/09 17:31:47    152s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.008, MEM:2681.9M, EPOCH TIME: 1741512707.938246
[03/09 17:31:47    152s] Fast DP-INIT is on for default
[03/09 17:31:47    152s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 17:31:47    152s] z: 9, totalTracks: 1
[03/09 17:31:47    152s] z: 1, totalTracks: 0
[03/09 17:31:47    152s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.027, MEM:2681.9M, EPOCH TIME: 1741512707.946850
[03/09 17:31:47    152s] 
[03/09 17:31:47    152s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:31:47    152s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.062, MEM:2553.9M, EPOCH TIME: 1741512707.980082
[03/09 17:31:47    152s] OPERPROF:   Starting post-place ADS at level 2, MEM:2553.9M, EPOCH TIME: 1741512707.980211
[03/09 17:31:48    152s] ADSU 0.102 -> 0.102. site 938080.000 -> 938080.000. GS 8.640
[03/09 17:31:48    152s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.070, REAL:0.053, MEM:2553.9M, EPOCH TIME: 1741512708.033476
[03/09 17:31:48    152s] OPERPROF:   Starting spMPad at level 2, MEM:2548.9M, EPOCH TIME: 1741512708.035797
[03/09 17:31:48    152s] OPERPROF:     Starting spContextMPad at level 3, MEM:2548.9M, EPOCH TIME: 1741512708.036876
[03/09 17:31:48    152s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2548.9M, EPOCH TIME: 1741512708.036918
[03/09 17:31:48    152s] MP  (9014): mp=1.125. U=0.102.
[03/09 17:31:48    152s] OPERPROF:   Finished spMPad at level 2, CPU:0.040, REAL:0.018, MEM:2548.9M, EPOCH TIME: 1741512708.054296
[03/09 17:31:48    152s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2548.9M, EPOCH TIME: 1741512708.068955
[03/09 17:31:48    152s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2548.9M, EPOCH TIME: 1741512708.070437
[03/09 17:31:48    152s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2548.9M, EPOCH TIME: 1741512708.071893
[03/09 17:31:48    152s] no activity file in design. spp won't run.
[03/09 17:31:48    152s] [spp] 0
[03/09 17:31:48    152s] [adp] 0:1:1:3
[03/09 17:31:48    152s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.002, MEM:2548.9M, EPOCH TIME: 1741512708.073852
[03/09 17:31:48    152s] SP #FI/SF FL/PI 0/0 9014/0
[03/09 17:31:48    152s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.230, REAL:0.174, MEM:2548.9M, EPOCH TIME: 1741512708.076178
[03/09 17:31:48    152s] OPERPROF: Starting CDPad at level 1, MEM:2550.6M, EPOCH TIME: 1741512708.089301
[03/09 17:31:48    152s] 3DP is on.
[03/09 17:31:48    152s] design sh 0.013.
[03/09 17:31:48    152s] design sh 0.013.
[03/09 17:31:48    152s] 3DP (1, 6) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/09 17:31:48    152s] design sh 0.004.
[03/09 17:31:48    153s] CDPadU 0.138 -> 0.133. R=0.102, N=9014, GS=2.160
[03/09 17:31:48    153s] OPERPROF: Finished CDPad at level 1, CPU:0.610, REAL:0.112, MEM:2557.5M, EPOCH TIME: 1741512708.201257
[03/09 17:31:48    153s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:48    153s] no activity file in design. spp won't run.
[03/09 17:31:48    153s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:48    153s] 
[03/09 17:31:48    153s] AB Est...
[03/09 17:31:48    153s] OPERPROF: Starting npPlace at level 1, MEM:2563.2M, EPOCH TIME: 1741512708.252272
[03/09 17:31:48    153s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.036, MEM:2572.4M, EPOCH TIME: 1741512708.288145
[03/09 17:31:48    153s] Iteration  5: Skipped, with CDP Off
[03/09 17:31:48    153s] 
[03/09 17:31:48    153s] AB Est...
[03/09 17:31:48    153s] no activity file in design. spp won't run.
[03/09 17:31:48    153s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:48    153s] no activity file in design. spp won't run.
[03/09 17:31:48    153s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:48    153s] OPERPROF: Starting npPlace at level 1, MEM:2604.4M, EPOCH TIME: 1741512708.339308
[03/09 17:31:48    153s] OPERPROF: Finished npPlace at level 1, CPU:0.130, REAL:0.032, MEM:2572.4M, EPOCH TIME: 1741512708.371378
[03/09 17:31:48    153s] Iteration  6: Skipped, with CDP Off
[03/09 17:31:48    153s] 
[03/09 17:31:48    153s] AB Est...
[03/09 17:31:48    153s] no activity file in design. spp won't run.
[03/09 17:31:48    153s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:48    153s] no activity file in design. spp won't run.
[03/09 17:31:48    153s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:48    153s] OPERPROF: Starting npPlace at level 1, MEM:2604.4M, EPOCH TIME: 1741512708.421638
[03/09 17:31:48    153s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.031, MEM:2572.4M, EPOCH TIME: 1741512708.452267
[03/09 17:31:48    153s] Iteration  7: Skipped, with CDP Off
[03/09 17:31:48    153s] 
[03/09 17:31:48    153s] AB Est...
[03/09 17:31:48    153s] no activity file in design. spp won't run.
[03/09 17:31:48    153s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:48    153s] no activity file in design. spp won't run.
[03/09 17:31:48    153s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:48    153s] OPERPROF: Starting npPlace at level 1, MEM:2604.4M, EPOCH TIME: 1741512708.502926
[03/09 17:31:48    154s] OPERPROF: Finished npPlace at level 1, CPU:0.140, REAL:0.035, MEM:2572.4M, EPOCH TIME: 1741512708.537439
[03/09 17:31:48    154s] Iteration  8: Skipped, with CDP Off
[03/09 17:31:48    154s] 
[03/09 17:31:48    154s] AB Est...
[03/09 17:31:48    154s] no activity file in design. spp won't run.
[03/09 17:31:48    154s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:48    154s] no activity file in design. spp won't run.
[03/09 17:31:48    154s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:48    154s] OPERPROF: Starting npPlace at level 1, MEM:2604.4M, EPOCH TIME: 1741512708.587022
[03/09 17:31:48    154s] AB param 89.3% (8051/9014).
[03/09 17:31:48    154s] OPERPROF: Finished npPlace at level 1, CPU:0.150, REAL:0.040, MEM:2572.4M, EPOCH TIME: 1741512708.626916
[03/09 17:31:48    154s] AB WA 0.90. HSB #SP 0
[03/09 17:31:48    154s] AB Full.
[03/09 17:31:48    154s] no activity file in design. spp won't run.
[03/09 17:31:48    154s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:48    154s] no activity file in design. spp won't run.
[03/09 17:31:48    154s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:48    154s] OPERPROF: Starting npPlace at level 1, MEM:2700.5M, EPOCH TIME: 1741512708.703825
[03/09 17:31:49    159s] Iteration  9: Total net bbox = 1.285e+05 (7.35e+04 5.49e+04)
[03/09 17:31:49    159s]               Est.  stn bbox = 1.705e+05 (9.21e+04 7.85e+04)
[03/09 17:31:49    159s]               cpu = 0:00:04.6 real = 0:00:01.0 mem = 2819.5M
[03/09 17:31:49    159s] OPERPROF: Finished npPlace at level 1, CPU:4.740, REAL:0.836, MEM:2723.5M, EPOCH TIME: 1741512709.540217
[03/09 17:31:49    159s] Legalizing MH Cells... 0 / 0 (level 7)
[03/09 17:31:49    159s] No instances found in the vector
[03/09 17:31:49    159s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2595.4M, DRC: 0)
[03/09 17:31:49    159s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:31:49    159s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2595.4M, EPOCH TIME: 1741512709.549500
[03/09 17:31:49    159s] Starting Early Global Route rough congestion estimation: mem = 2595.4M
[03/09 17:31:49    159s] [NR-eGR] Running Early Global Route on this N7 design with N7 settings
[03/09 17:31:49    159s] (I)      ==================== Layers =====================
[03/09 17:31:49    159s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:49    159s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 17:31:49    159s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:49    159s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 17:31:49    159s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 17:31:49    159s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 17:31:49    159s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 17:31:49    159s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 17:31:49    159s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 17:31:49    159s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 17:31:49    159s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 17:31:49    159s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 17:31:49    159s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 17:31:49    159s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 17:31:49    159s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 17:31:49    159s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 17:31:49    159s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 17:31:49    159s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 17:31:49    159s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 17:31:49    159s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 17:31:49    159s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 17:31:49    159s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 17:31:49    159s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 17:31:49    159s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:49    159s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 17:31:49    159s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 17:31:49    159s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 17:31:49    159s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 17:31:49    159s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 17:31:49    159s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:49    159s] (I)      Started Import and model ( Curr Mem: 2595.45 MB )
[03/09 17:31:49    159s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:49    159s] (I)      == Non-default Options ==
[03/09 17:31:49    159s] (I)      Print mode                                         : 2
[03/09 17:31:49    159s] (I)      Estimate vias on DPT layer                         : true
[03/09 17:31:49    159s] (I)      Rerouting rounds                                   : 1
[03/09 17:31:49    159s] (I)      Better NDR handling                                : true
[03/09 17:31:49    159s] (I)      Stop if highly congested                           : false
[03/09 17:31:49    159s] (I)      Handle via spacing rule fix                        : true
[03/09 17:31:49    159s] (I)      Handle via spacing rule                            : true
[03/09 17:31:49    159s] (I)      Local connection modeling                          : true
[03/09 17:31:49    159s] (I)      Local connection modeling                          : true
[03/09 17:31:49    159s] (I)      Extra demand for transition vias                   : false
[03/09 17:31:49    159s] (I)      Maximum routing layer                              : 7
[03/09 17:31:49    159s] (I)      Supply scale factor H                              : 0.950000
[03/09 17:31:49    159s] (I)      Supply scale factor V                              : 0.900000
[03/09 17:31:49    159s] (I)      Move term to middle                                : true
[03/09 17:31:49    159s] (I)      Consider pin shapes                                : true
[03/09 17:31:49    159s] (I)      Consider horizontal pin shapes                     : true
[03/09 17:31:49    159s] (I)      Fix pin connection bug                             : true
[03/09 17:31:49    159s] (I)      Improved local wiring                              : true
[03/09 17:31:49    159s] (I)      Model MAR                                          : true
[03/09 17:31:49    159s] (I)      Assign partition pins                              : false
[03/09 17:31:49    159s] (I)      Support large GCell                                : true
[03/09 17:31:49    159s] (I)      Number of threads                                  : 8
[03/09 17:31:49    159s] (I)      Number of rows per GCell                           : 3
[03/09 17:31:49    159s] (I)      Max num rows per GCell                             : 32
[03/09 17:31:49    159s] (I)      Routing effort level                               : 500
[03/09 17:31:49    159s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 17:31:49    159s] (I)      Local wiring density threshold                     : 0.600000
[03/09 17:31:49    159s] (I)      Method to set GCell size                           : row
[03/09 17:31:49    159s] (I)      Counted 20170 PG shapes. We will not process PG shapes layer by layer.
[03/09 17:31:49    159s] (I)      Use row-based GCell size
[03/09 17:31:49    159s] (I)      Use row-based GCell align
[03/09 17:31:49    159s] (I)      layer 0 area = 170496
[03/09 17:31:49    159s] (I)      layer 1 area = 170496
[03/09 17:31:49    159s] (I)      layer 2 area = 170496
[03/09 17:31:49    159s] (I)      layer 3 area = 512000
[03/09 17:31:49    159s] (I)      layer 4 area = 512000
[03/09 17:31:49    159s] (I)      layer 5 area = 560000
[03/09 17:31:49    159s] (I)      layer 6 area = 560000
[03/09 17:31:49    159s] (I)      GCell unit size   : 4320
[03/09 17:31:49    159s] (I)      GCell multiplier  : 3
[03/09 17:31:49    159s] (I)      GCell row height  : 4320
[03/09 17:31:49    159s] (I)      Actual row height : 4320
[03/09 17:31:49    159s] (I)      GCell align ref   : 25344 25344
[03/09 17:31:49    159s] (I)      WARNING : missing default track structure on layer 1
[03/09 17:31:49    159s] [NR-eGR] Track table information for default rule: 
[03/09 17:31:49    159s] [NR-eGR] M1 has no routable track
[03/09 17:31:49    159s] [NR-eGR] M2 has non-uniform track structures
[03/09 17:31:49    159s] [NR-eGR] M3 has single uniform track structure
[03/09 17:31:49    159s] [NR-eGR] M4 has single uniform track structure
[03/09 17:31:49    159s] [NR-eGR] M5 has single uniform track structure
[03/09 17:31:49    159s] [NR-eGR] M6 has single uniform track structure
[03/09 17:31:49    159s] [NR-eGR] M7 has single uniform track structure
[03/09 17:31:49    159s] [NR-eGR] M8 has single uniform track structure
[03/09 17:31:49    159s] [NR-eGR] M9 has single uniform track structure
[03/09 17:31:49    159s] [NR-eGR] Pad has single uniform track structure
[03/09 17:31:49    159s] (I)      ============== Default via ===============
[03/09 17:31:49    159s] (I)      +---+------------------+-----------------+
[03/09 17:31:49    159s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 17:31:49    159s] (I)      +---+------------------+-----------------+
[03/09 17:31:49    159s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 17:31:49    159s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 17:31:49    159s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 17:31:49    159s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 17:31:49    159s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 17:31:49    159s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 17:31:49    159s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 17:31:49    159s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 17:31:49    159s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 17:31:49    159s] (I)      +---+------------------+-----------------+
[03/09 17:31:49    159s] [NR-eGR] Read 36046 PG shapes
[03/09 17:31:49    159s] [NR-eGR] Read 0 clock shapes
[03/09 17:31:49    159s] [NR-eGR] Read 0 other shapes
[03/09 17:31:49    159s] [NR-eGR] #Routing Blockages  : 0
[03/09 17:31:49    159s] [NR-eGR] #Instance Blockages : 14904
[03/09 17:31:49    159s] [NR-eGR] #PG Blockages       : 36046
[03/09 17:31:49    159s] [NR-eGR] #Halo Blockages     : 0
[03/09 17:31:49    159s] [NR-eGR] #Boundary Blockages : 0
[03/09 17:31:49    159s] [NR-eGR] #Clock Blockages    : 0
[03/09 17:31:49    159s] [NR-eGR] #Other Blockages    : 0
[03/09 17:31:49    159s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 17:31:49    159s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 17:31:49    159s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 17:31:49    159s] (I)      early_global_route_priority property id does not exist.
[03/09 17:31:49    159s] (I)      minStepLength[0]=240
[03/09 17:31:49    159s] (I)      minStepLength[1]=144
[03/09 17:31:49    159s] (I)      minStepLength[2]=48
[03/09 17:31:49    159s] (I)      minStepLength[3]=597
[03/09 17:31:49    159s] (I)      minStepLength[4]=469
[03/09 17:31:49    159s] (I)      minStepLength[5]=229
[03/09 17:31:49    159s] (I)      minStepLength[6]=581
[03/09 17:31:49    159s] (I)      minStepLength2[2]=496
[03/09 17:31:49    159s] (I)      minStepLength2[3]=688
[03/09 17:31:49    159s] (I)      minStepLength2[4]=800
[03/09 17:31:49    159s] (I)      minStepLength2[5]=800
[03/09 17:31:49    159s] (I)      Read Num Blocks=53330  Num Prerouted Wires=0  Num CS=0
[03/09 17:31:49    159s] (I)      Layer 1 (H) : #blockages 32103 : #preroutes 0
[03/09 17:31:49    159s] (I)      Layer 2 (V) : #blockages 18167 : #preroutes 0
[03/09 17:31:49    159s] (I)      Layer 3 (H) : #blockages 2034 : #preroutes 0
[03/09 17:31:49    159s] (I)      Layer 4 (V) : #blockages 472 : #preroutes 0
[03/09 17:31:49    159s] (I)      Layer 5 (H) : #blockages 394 : #preroutes 0
[03/09 17:31:49    159s] (I)      Layer 6 (V) : #blockages 160 : #preroutes 0
[03/09 17:31:49    159s] (I)      Track adjustment: Reducing 57531 tracks (15.00%) for Layer4
[03/09 17:31:49    159s] (I)      Track adjustment: Reducing 51337 tracks (15.00%) for Layer5
[03/09 17:31:49    159s] (I)      Track adjustment: Reducing 42554 tracks (15.00%) for Layer6
[03/09 17:31:49    159s] (I)      Track adjustment: Reducing 42719 tracks (15.00%) for Layer7
[03/09 17:31:49    159s] (I)      Moved 0 terms for better access 
[03/09 17:31:49    159s] (I)      Number of ignored nets                =      0
[03/09 17:31:49    159s] (I)      Number of connected nets              =      0
[03/09 17:31:49    159s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 17:31:49    159s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 17:31:49    159s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 17:31:49    159s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 17:31:49    159s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 17:31:49    159s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 17:31:49    159s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 17:31:49    159s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 17:31:49    159s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 17:31:49    159s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 17:31:49    159s] (I)      Ndr track 0 does not exist
[03/09 17:31:49    159s] (I)      ---------------------Grid Graph Info--------------------
[03/09 17:31:49    159s] (I)      Routing area        : (0, 0) - (1958976, 1951488)
[03/09 17:31:49    159s] (I)      Core area           : (25344, 25344) - (1933632, 1926144)
[03/09 17:31:49    159s] (I)      Site width          :   864  (dbu)
[03/09 17:31:49    159s] (I)      Row height          :  4320  (dbu)
[03/09 17:31:49    159s] (I)      GCell row height    :  4320  (dbu)
[03/09 17:31:49    159s] (I)      GCell width         : 12960  (dbu)
[03/09 17:31:49    159s] (I)      GCell height        : 12960  (dbu)
[03/09 17:31:49    159s] (I)      Grid                :   151   151     7
[03/09 17:31:49    159s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 17:31:49    159s] (I)      Vertical capacity   :     0     0 12960     0 12960     0 12960
[03/09 17:31:49    159s] (I)      Horizontal capacity :     0 12960     0 12960     0 12960     0
[03/09 17:31:49    159s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 17:31:49    159s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 17:31:49    159s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 17:31:49    159s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 17:31:49    159s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 17:31:49    159s] (I)      Num tracks per GCell: 22.50 22.50 22.50 16.88 15.00 12.66 12.66
[03/09 17:31:49    159s] (I)      Total num of tracks :     0  3163  3400  2540  2266  1905  1913
[03/09 17:31:49    159s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 17:31:49    159s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 17:31:49    159s] (I)      --------------------------------------------------------
[03/09 17:31:49    159s] 
[03/09 17:31:49    159s] [NR-eGR] ============ Routing rule table ============
[03/09 17:31:49    159s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 17:31:49    159s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 17:31:49    159s] (I)                    Layer    2    3    4    5     6     7 
[03/09 17:31:49    159s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 17:31:49    159s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 17:31:49    159s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 17:31:49    159s] [NR-eGR] ========================================
[03/09 17:31:49    159s] [NR-eGR] 
[03/09 17:31:49    159s] (I)      =============== Blocked Tracks ===============
[03/09 17:31:49    159s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:49    159s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 17:31:49    159s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:49    159s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 17:31:49    159s] (I)      |     2 |  477613 |    86850 |        18.18% |
[03/09 17:31:49    159s] (I)      |     3 |  513400 |    99900 |        19.46% |
[03/09 17:31:49    159s] (I)      |     4 |  383540 |    35922 |         9.37% |
[03/09 17:31:49    159s] (I)      |     5 |  342166 |     3411 |         1.00% |
[03/09 17:31:49    159s] (I)      |     6 |  287655 |    11874 |         4.13% |
[03/09 17:31:49    159s] (I)      |     7 |  288863 |     9490 |         3.29% |
[03/09 17:31:49    159s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:49    159s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 2595.45 MB )
[03/09 17:31:49    159s] (I)      Reset routing kernel
[03/09 17:31:49    159s] (I)      numLocalWires=0  numGlobalNetBranches=5281  numLocalNetBranches=0
[03/09 17:31:49    159s] (I)      totalPins=36735  totalGlobalPin=27690 (75.38%)
[03/09 17:31:49    159s] (I)      total 2D Cap : 1865520 = (923951 H, 941569 V)
[03/09 17:31:49    159s] (I)      
[03/09 17:31:49    159s] (I)      ============  Phase 1a Route ============
[03/09 17:31:49    159s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/09 17:31:49    159s] (I)      Usage: 54291 = (30421 H, 23870 V) = (3.29% H, 2.54% V) = (9.856e+04um H, 7.734e+04um V)
[03/09 17:31:49    159s] (I)      
[03/09 17:31:49    159s] (I)      ============  Phase 1b Route ============
[03/09 17:31:49    159s] (I)      Usage: 54292 = (30421 H, 23871 V) = (3.29% H, 2.54% V) = (9.856e+04um H, 7.734e+04um V)
[03/09 17:31:49    159s] (I)      eGR overflow: 0.02% H + 0.00% V
[03/09 17:31:49    159s] 
[03/09 17:31:49    159s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[03/09 17:31:49    159s] Finished Early Global Route rough congestion estimation: mem = 2595.4M
[03/09 17:31:49    159s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.290, REAL:0.175, MEM:2595.4M, EPOCH TIME: 1741512709.724266
[03/09 17:31:49    159s] earlyGlobalRoute rough estimation gcell size 3 row height
[03/09 17:31:49    159s] OPERPROF: Starting CDPad at level 1, MEM:2595.4M, EPOCH TIME: 1741512709.724332
[03/09 17:31:49    159s] CDPadU 0.141 -> 0.134. R=0.102, N=9014, GS=3.240
[03/09 17:31:49    159s] OPERPROF: Finished CDPad at level 1, CPU:0.240, REAL:0.058, MEM:2595.4M, EPOCH TIME: 1741512709.782189
[03/09 17:31:49    159s] 
[03/09 17:31:49    159s] AB Est...
[03/09 17:31:49    159s] no activity file in design. spp won't run.
[03/09 17:31:49    159s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:49    159s] no activity file in design. spp won't run.
[03/09 17:31:49    159s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:49    159s] OPERPROF: Starting npPlace at level 1, MEM:2595.4M, EPOCH TIME: 1741512709.823760
[03/09 17:31:49    159s] OPERPROF: Finished npPlace at level 1, CPU:0.150, REAL:0.039, MEM:2563.4M, EPOCH TIME: 1741512709.862903
[03/09 17:31:49    159s] Iteration  9: Skipped, with CDP On
[03/09 17:31:49    159s] Legalizing MH Cells... 0 / 0 (level 7)
[03/09 17:31:49    159s] No instances found in the vector
[03/09 17:31:49    159s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2595.4M, DRC: 0)
[03/09 17:31:49    159s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:31:49    159s] no activity file in design. spp won't run.
[03/09 17:31:49    159s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:49    160s] no activity file in design. spp won't run.
[03/09 17:31:49    160s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:49    160s] OPERPROF: Starting npPlace at level 1, MEM:2691.5M, EPOCH TIME: 1741512709.939768
[03/09 17:31:51    168s] Iteration 10: Total net bbox = 1.304e+05 (7.45e+04 5.59e+04)
[03/09 17:31:51    168s]               Est.  stn bbox = 1.725e+05 (9.31e+04 7.94e+04)
[03/09 17:31:51    168s]               cpu = 0:00:08.1 real = 0:00:02.0 mem = 2819.5M
[03/09 17:31:51    168s] OPERPROF: Finished npPlace at level 1, CPU:8.170, REAL:1.299, MEM:2723.5M, EPOCH TIME: 1741512711.238624
[03/09 17:31:51    168s] Legalizing MH Cells... 0 / 0 (level 8)
[03/09 17:31:51    168s] No instances found in the vector
[03/09 17:31:51    168s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2595.4M, DRC: 0)
[03/09 17:31:51    168s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:31:51    168s] no activity file in design. spp won't run.
[03/09 17:31:51    168s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:51    168s] no activity file in design. spp won't run.
[03/09 17:31:51    168s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:51    168s] OPERPROF: Starting npPlace at level 1, MEM:2691.5M, EPOCH TIME: 1741512711.315376
[03/09 17:31:52    178s] Iteration 11: Total net bbox = 1.341e+05 (7.55e+04 5.86e+04)
[03/09 17:31:52    178s]               Est.  stn bbox = 1.756e+05 (9.38e+04 8.18e+04)
[03/09 17:31:52    178s]               cpu = 0:00:09.5 real = 0:00:01.0 mem = 2819.5M
[03/09 17:31:52    178s] OPERPROF: Finished npPlace at level 1, CPU:9.600, REAL:1.542, MEM:2723.5M, EPOCH TIME: 1741512712.857660
[03/09 17:31:52    178s] Legalizing MH Cells... 0 / 0 (level 9)
[03/09 17:31:52    178s] No instances found in the vector
[03/09 17:31:52    178s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2595.4M, DRC: 0)
[03/09 17:31:52    178s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:31:52    178s] no activity file in design. spp won't run.
[03/09 17:31:52    178s] NP #FI/FS/SF FL/PI: 16720/0/0 9014/0
[03/09 17:31:52    178s] no activity file in design. spp won't run.
[03/09 17:31:52    178s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:31:52    178s] OPERPROF: Starting npPlace at level 1, MEM:2691.5M, EPOCH TIME: 1741512712.931730
[03/09 17:31:52    178s] GP RA stats: MHOnly 0 nrInst 9014 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/09 17:31:53    183s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2947.5M, EPOCH TIME: 1741512713.745507
[03/09 17:31:53    183s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2959.5M, EPOCH TIME: 1741512713.745724
[03/09 17:31:53    183s] Iteration 12: Total net bbox = 1.315e+05 (7.34e+04 5.82e+04)
[03/09 17:31:53    183s]               Est.  stn bbox = 1.727e+05 (9.13e+04 8.13e+04)
[03/09 17:31:53    183s]               cpu = 0:00:05.0 real = 0:00:01.0 mem = 2851.5M
[03/09 17:31:53    183s] OPERPROF: Finished npPlace at level 1, CPU:5.070, REAL:0.817, MEM:2723.5M, EPOCH TIME: 1741512713.749036
[03/09 17:31:53    183s] Legalizing MH Cells... 0 / 0 (level 10)
[03/09 17:31:53    183s] No instances found in the vector
[03/09 17:31:53    183s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2595.4M, DRC: 0)
[03/09 17:31:53    183s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:31:53    183s] Move report: Timing Driven Placement moves 9014 insts, mean move: 2.35 um, max move: 15.80 um 
[03/09 17:31:53    183s] 	Max move on inst (core_w_mem_inst_w_mem_reg[7][26]): (137.66, 173.74) --> (130.50, 165.10)
[03/09 17:31:53    183s] no activity file in design. spp won't run.
[03/09 17:31:53    183s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2595.4M, EPOCH TIME: 1741512713.768664
[03/09 17:31:53    183s] Saved padding area to DB
[03/09 17:31:53    183s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2595.4M, EPOCH TIME: 1741512713.769668
[03/09 17:31:53    183s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.010, MEM:2595.4M, EPOCH TIME: 1741512713.779828
[03/09 17:31:53    183s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2595.4M, EPOCH TIME: 1741512713.789944
[03/09 17:31:53    183s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 17:31:53    183s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.008, MEM:2595.4M, EPOCH TIME: 1741512713.798187
[03/09 17:31:53    183s] All LLGs are deleted
[03/09 17:31:53    183s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2595.4M, EPOCH TIME: 1741512713.804365
[03/09 17:31:53    183s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2595.4M, EPOCH TIME: 1741512713.806652
[03/09 17:31:53    183s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.040, REAL:0.039, MEM:2595.4M, EPOCH TIME: 1741512713.807872
[03/09 17:31:53    183s] 
[03/09 17:31:53    183s] Finished Incremental Placement (cpu=0:00:30.9, real=0:00:06.0, mem=2595.4M)
[03/09 17:31:53    183s] CongRepair sets shifter mode to gplace
[03/09 17:31:53    183s] TDRefine: refinePlace mode is spiral
[03/09 17:31:53    183s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2595.4M, EPOCH TIME: 1741512713.808051
[03/09 17:31:53    183s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2595.4M, EPOCH TIME: 1741512713.808096
[03/09 17:31:53    183s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2595.4M, EPOCH TIME: 1741512713.808169
[03/09 17:31:53    183s] z: 1, totalTracks: 0
[03/09 17:31:53    183s] z: 3, totalTracks: 1
[03/09 17:31:53    183s] z: 5, totalTracks: 1
[03/09 17:31:53    183s] z: 7, totalTracks: 1
[03/09 17:31:53    183s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 17:31:53    183s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:31:53    183s] OPERPROF:       Starting CceInit at level 4, MEM:2595.4M, EPOCH TIME: 1741512713.809616
[03/09 17:31:53    183s] Initializing Route Infrastructure for color support ...
[03/09 17:31:53    183s] OPERPROF:         Starting RouteInfrastructureColorSupport at level 5, MEM:2595.4M, EPOCH TIME: 1741512713.809665
[03/09 17:31:53    183s] OPERPROF:         Finished RouteInfrastructureColorSupport at level 5, CPU:0.000, REAL:0.001, MEM:2595.4M, EPOCH TIME: 1741512713.810226
[03/09 17:31:53    183s] Route Infrastructure Initialized for color support successfully.
[03/09 17:31:53    183s] OPERPROF:       Finished CceInit at level 4, CPU:0.000, REAL:0.001, MEM:2595.4M, EPOCH TIME: 1741512713.810271
[03/09 17:31:53    183s] All LLGs are deleted
[03/09 17:31:53    183s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2595.4M, EPOCH TIME: 1741512713.818983
[03/09 17:31:53    183s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2595.4M, EPOCH TIME: 1741512713.819183
[03/09 17:31:53    183s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2595.4M, EPOCH TIME: 1741512713.823974
[03/09 17:31:53    183s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2691.5M, EPOCH TIME: 1741512713.826239
[03/09 17:31:53    183s] Core basic site is asap7sc7p5t
[03/09 17:31:53    183s] z: 1, totalTracks: 0
[03/09 17:31:53    183s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:31:53    183s] z: 3, totalTracks: 1
[03/09 17:31:53    183s] z: 5, totalTracks: 1
[03/09 17:31:53    183s] z: 7, totalTracks: 1
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:53    183s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:31:53    183s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:31:53    183s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2691.5M, EPOCH TIME: 1741512713.835505
[03/09 17:31:53    183s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.020, REAL:0.009, MEM:2723.5M, EPOCH TIME: 1741512713.844769
[03/09 17:31:53    183s] Fast DP-INIT is on for default
[03/09 17:31:53    183s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 17:31:53    183s] z: 9, totalTracks: 1
[03/09 17:31:53    183s] z: 1, totalTracks: 0
[03/09 17:31:53    183s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.060, REAL:0.026, MEM:2723.5M, EPOCH TIME: 1741512713.851855
[03/09 17:31:53    183s] 
[03/09 17:31:53    183s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:31:53    183s] OPERPROF:         Starting CMU at level 5, MEM:2723.5M, EPOCH TIME: 1741512713.880892
[03/09 17:31:53    183s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2723.5M, EPOCH TIME: 1741512713.882225
[03/09 17:31:53    183s] 
[03/09 17:31:53    183s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:31:53    183s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.062, MEM:2595.4M, EPOCH TIME: 1741512713.886307
[03/09 17:31:53    183s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2595.4M, EPOCH TIME: 1741512713.886367
[03/09 17:31:53    183s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.002, MEM:2595.4M, EPOCH TIME: 1741512713.888146
[03/09 17:31:53    183s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2595.4MB).
[03/09 17:31:53    183s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.140, REAL:0.093, MEM:2595.4M, EPOCH TIME: 1741512713.901519
[03/09 17:31:53    183s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.140, REAL:0.093, MEM:2595.4M, EPOCH TIME: 1741512713.901560
[03/09 17:31:53    183s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6388.3
[03/09 17:31:53    183s] OPERPROF:   Starting RefinePlace at level 2, MEM:2595.4M, EPOCH TIME: 1741512713.901612
[03/09 17:31:53    183s] *** Starting refinePlace (0:03:03 mem=2595.4M) ***
[03/09 17:31:53    183s] Total net bbox length = 1.361e+05 (7.777e+04 5.838e+04) (ext = 1.921e+04)
[03/09 17:31:53    183s] 
[03/09 17:31:53    183s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:31:53    183s] OPERPROF:     Starting RPlaceColorFixedInsts at level 3, MEM:2595.4M, EPOCH TIME: 1741512713.906216
[03/09 17:31:53    183s] # Found 0 legal fixed insts to color.
[03/09 17:31:53    183s] OPERPROF:     Finished RPlaceColorFixedInsts at level 3, CPU:0.000, REAL:0.002, MEM:2595.4M, EPOCH TIME: 1741512713.907885
[03/09 17:31:53    183s] **WARN: (IMPSP-2041):	Found 33440 fixed insts that could not be colored.
[03/09 17:31:53    183s] Type 'man IMPSP-2041' for more detail.
[03/09 17:31:53    183s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 17:31:53    183s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:53    183s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:53    183s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2595.4M, EPOCH TIME: 1741512713.931503
[03/09 17:31:53    183s] Starting refinePlace ...
[03/09 17:31:53    183s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:53    183s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:53    183s] DDP V2: orientation: 1, pin-track: 1, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/09 17:31:53    183s] ** Cut row section cpu time 0:00:00.0.
[03/09 17:31:53    183s]    Spread Effort: high, standalone mode, useDDP on.
[03/09 17:31:54    183s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=2595.4MB) @(0:03:03 - 0:03:04).
[03/09 17:31:54    183s] Move report: preRPlace moves 9014 insts, mean move: 0.25 um, max move: 4.61 um 
[03/09 17:31:54    183s] 	Max move on inst (block_reg_reg[11][8]): (134.07, 290.38) --> (131.62, 292.54)
[03/09 17:31:54    183s] 	Length: 26 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFASRHQNx1_ASAP7_75t_SL
[03/09 17:31:54    183s] 	Violation at original loc: Placement Blockage Violation
[03/09 17:31:54    183s] wireLenOptFixPriorityInst 0 inst fixed
[03/09 17:31:54    183s] tweakage running in 8 threads.
[03/09 17:31:54    183s] Placement tweakage begins.
[03/09 17:31:54    183s] wire length = 1.858e+05
[03/09 17:31:54    184s] wire length = 1.808e+05
[03/09 17:31:54    184s] Placement tweakage ends.
[03/09 17:31:54    184s] Move report: tweak moves 432 insts, mean move: 2.00 um, max move: 8.21 um 
[03/09 17:31:54    184s] 	Max move on inst (core_g65736): (306.58, 170.50) --> (314.78, 170.50)
[03/09 17:31:54    184s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.5, real=0:00:00.0, mem=2595.4MB) @(0:03:04 - 0:03:04).
[03/09 17:31:54    184s] 
[03/09 17:31:54    184s] Running Spiral MT with 8 threads  fetchWidth=484 
[03/09 17:31:54    184s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/09 17:31:54    184s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/09 17:31:54    184s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 17:31:54    184s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2595.4MB) @(0:03:04 - 0:03:05).
[03/09 17:31:54    184s] Move report: Detail placement moves 9014 insts, mean move: 0.33 um, max move: 8.20 um 
[03/09 17:31:54    184s] 	Max move on inst (core_g65736): (306.59, 170.50) --> (314.78, 170.50)
[03/09 17:31:54    184s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2595.4MB
[03/09 17:31:54    184s] Statistics of distance of Instance movement in refine placement:
[03/09 17:31:54    184s]   maximum (X+Y) =         8.20 um
[03/09 17:31:54    184s]   inst (core_g65736) with max move: (306.589, 170.498) -> (314.784, 170.496)
[03/09 17:31:54    184s]   mean    (X+Y) =         0.33 um
[03/09 17:31:54    184s] Summary Report:
[03/09 17:31:54    184s] Instances move: 9014 (out of 9014 movable)
[03/09 17:31:54    184s] Instances flipped: 0
[03/09 17:31:54    184s] Mean displacement: 0.33 um
[03/09 17:31:54    184s] Max displacement: 8.20 um (Instance: core_g65736) (306.589, 170.498) -> (314.784, 170.496)
[03/09 17:31:54    184s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx4_ASAP7_75t_SL
[03/09 17:31:54    184s] Total instances moved : 9014
[03/09 17:31:54    184s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.040, REAL:0.613, MEM:2595.4M, EPOCH TIME: 1741512714.544113
[03/09 17:31:54    184s] Total net bbox length = 1.321e+05 (7.337e+04 5.872e+04) (ext = 1.918e+04)
[03/09 17:31:54    184s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2595.4MB
[03/09 17:31:54    184s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2595.4MB) @(0:03:03 - 0:03:05).
[03/09 17:31:54    184s] *** Finished refinePlace (0:03:05 mem=2595.4M) ***
[03/09 17:31:54    184s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6388.3
[03/09 17:31:54    184s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.080, REAL:0.646, MEM:2595.4M, EPOCH TIME: 1741512714.547417
[03/09 17:31:54    184s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2595.4M, EPOCH TIME: 1741512714.547466
[03/09 17:31:54    184s] All LLGs are deleted
[03/09 17:31:54    184s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2595.4M, EPOCH TIME: 1741512714.555110
[03/09 17:31:54    184s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.010, REAL:0.012, MEM:2595.4M, EPOCH TIME: 1741512714.567401
[03/09 17:31:54    184s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.026, MEM:2558.4M, EPOCH TIME: 1741512714.573245
[03/09 17:31:54    184s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.240, REAL:0.765, MEM:2558.4M, EPOCH TIME: 1741512714.573332
[03/09 17:31:54    184s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2558.4M, EPOCH TIME: 1741512714.574003
[03/09 17:31:54    184s] Starting Early Global Route congestion estimation: mem = 2558.4M
[03/09 17:31:54    184s] (I)      ==================== Layers =====================
[03/09 17:31:54    184s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:54    184s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 17:31:54    184s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:54    184s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 17:31:54    184s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 17:31:54    184s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 17:31:54    184s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 17:31:54    184s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 17:31:54    184s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 17:31:54    184s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 17:31:54    184s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 17:31:54    184s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 17:31:54    184s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 17:31:54    184s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 17:31:54    184s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 17:31:54    184s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 17:31:54    184s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 17:31:54    184s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 17:31:54    184s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 17:31:54    184s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 17:31:54    184s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 17:31:54    184s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 17:31:54    184s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 17:31:54    184s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:54    184s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 17:31:54    184s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 17:31:54    184s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 17:31:54    184s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 17:31:54    184s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 17:31:54    184s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:54    184s] (I)      Started Import and model ( Curr Mem: 2558.44 MB )
[03/09 17:31:54    184s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:54    184s] (I)      == Non-default Options ==
[03/09 17:31:54    184s] (I)      Estimate vias on DPT layer                         : true
[03/09 17:31:54    184s] (I)      Rerouting rounds                                   : 1
[03/09 17:31:54    184s] (I)      Better NDR handling                                : true
[03/09 17:31:54    184s] (I)      Handle via spacing rule fix                        : true
[03/09 17:31:54    184s] (I)      Handle via spacing rule                            : true
[03/09 17:31:54    184s] (I)      Local connection modeling                          : true
[03/09 17:31:54    184s] (I)      Local connection modeling                          : true
[03/09 17:31:54    184s] (I)      Extra demand for transition vias                   : false
[03/09 17:31:54    184s] (I)      Maximum routing layer                              : 7
[03/09 17:31:54    184s] (I)      Supply scale factor H                              : 0.950000
[03/09 17:31:54    184s] (I)      Supply scale factor V                              : 0.900000
[03/09 17:31:54    184s] (I)      Move term to middle                                : true
[03/09 17:31:54    184s] (I)      Consider pin shapes                                : true
[03/09 17:31:54    184s] (I)      Consider horizontal pin shapes                     : true
[03/09 17:31:54    184s] (I)      Fix pin connection bug                             : true
[03/09 17:31:54    184s] (I)      Improved local wiring                              : true
[03/09 17:31:54    184s] (I)      Model MAR                                          : true
[03/09 17:31:54    184s] (I)      Number of threads                                  : 8
[03/09 17:31:54    184s] (I)      Number of rows per GCell                           : 2
[03/09 17:31:54    184s] (I)      Max num rows per GCell                             : 2
[03/09 17:31:54    184s] (I)      Routing effort level                               : 500
[03/09 17:31:54    184s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 17:31:54    184s] (I)      Local wiring density threshold                     : 0.600000
[03/09 17:31:54    184s] (I)      Use non-blocking free Dbs wires                    : false
[03/09 17:31:54    184s] (I)      Method to set GCell size                           : row
[03/09 17:31:54    184s] (I)      Counted 20170 PG shapes. We will not process PG shapes layer by layer.
[03/09 17:31:54    184s] (I)      Use row-based GCell size
[03/09 17:31:54    184s] (I)      Use row-based GCell align
[03/09 17:31:54    184s] (I)      layer 0 area = 170496
[03/09 17:31:54    184s] (I)      layer 1 area = 170496
[03/09 17:31:54    184s] (I)      layer 2 area = 170496
[03/09 17:31:54    184s] (I)      layer 3 area = 512000
[03/09 17:31:54    184s] (I)      layer 4 area = 512000
[03/09 17:31:54    184s] (I)      layer 5 area = 560000
[03/09 17:31:54    184s] (I)      layer 6 area = 560000
[03/09 17:31:54    184s] (I)      GCell unit size   : 4320
[03/09 17:31:54    184s] (I)      GCell multiplier  : 2
[03/09 17:31:54    184s] (I)      GCell row height  : 4320
[03/09 17:31:54    184s] (I)      Actual row height : 4320
[03/09 17:31:54    184s] (I)      GCell align ref   : 25344 25344
[03/09 17:31:54    184s] (I)      WARNING : missing default track structure on layer 1
[03/09 17:31:54    184s] [NR-eGR] Track table information for default rule: 
[03/09 17:31:54    184s] [NR-eGR] M1 has no routable track
[03/09 17:31:54    184s] [NR-eGR] M2 has non-uniform track structures
[03/09 17:31:54    184s] [NR-eGR] M3 has single uniform track structure
[03/09 17:31:54    184s] [NR-eGR] M4 has single uniform track structure
[03/09 17:31:54    184s] [NR-eGR] M5 has single uniform track structure
[03/09 17:31:54    184s] [NR-eGR] M6 has single uniform track structure
[03/09 17:31:54    184s] [NR-eGR] M7 has single uniform track structure
[03/09 17:31:54    184s] [NR-eGR] M8 has single uniform track structure
[03/09 17:31:54    184s] [NR-eGR] M9 has single uniform track structure
[03/09 17:31:54    184s] [NR-eGR] Pad has single uniform track structure
[03/09 17:31:54    184s] (I)      ============== Default via ===============
[03/09 17:31:54    184s] (I)      +---+------------------+-----------------+
[03/09 17:31:54    184s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 17:31:54    184s] (I)      +---+------------------+-----------------+
[03/09 17:31:54    184s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 17:31:54    184s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 17:31:54    184s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 17:31:54    184s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 17:31:54    184s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 17:31:54    184s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 17:31:54    184s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 17:31:54    184s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 17:31:54    184s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 17:31:54    184s] (I)      +---+------------------+-----------------+
[03/09 17:31:54    184s] [NR-eGR] Read 36046 PG shapes
[03/09 17:31:54    184s] [NR-eGR] Read 0 clock shapes
[03/09 17:31:54    184s] [NR-eGR] Read 0 other shapes
[03/09 17:31:54    184s] [NR-eGR] #Routing Blockages  : 0
[03/09 17:31:54    184s] [NR-eGR] #Instance Blockages : 14904
[03/09 17:31:54    184s] [NR-eGR] #PG Blockages       : 36046
[03/09 17:31:54    184s] [NR-eGR] #Halo Blockages     : 0
[03/09 17:31:54    184s] [NR-eGR] #Boundary Blockages : 0
[03/09 17:31:54    184s] [NR-eGR] #Clock Blockages    : 0
[03/09 17:31:54    184s] [NR-eGR] #Other Blockages    : 0
[03/09 17:31:54    184s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 17:31:54    184s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 17:31:54    184s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 17:31:54    184s] [NR-eGR] #standard cell terms   : 36659
[03/09 17:31:54    184s] [NR-eGR] #moved terms           : 19999
[03/09 17:31:54    184s] [NR-eGR] #off-track terms       : 10250
[03/09 17:31:54    184s] [NR-eGR] #off-cross-track terms : 0
[03/09 17:31:54    184s] (I)      early_global_route_priority property id does not exist.
[03/09 17:31:54    184s] (I)      minStepLength[0]=240
[03/09 17:31:54    184s] (I)      minStepLength[1]=144
[03/09 17:31:54    184s] (I)      minStepLength[2]=48
[03/09 17:31:54    184s] (I)      minStepLength[3]=597
[03/09 17:31:54    184s] (I)      minStepLength[4]=469
[03/09 17:31:54    184s] (I)      minStepLength[5]=229
[03/09 17:31:54    184s] (I)      minStepLength[6]=581
[03/09 17:31:54    184s] (I)      minStepLength2[2]=496
[03/09 17:31:54    184s] (I)      minStepLength2[3]=688
[03/09 17:31:54    184s] (I)      minStepLength2[4]=800
[03/09 17:31:54    184s] (I)      minStepLength2[5]=800
[03/09 17:31:54    184s] (I)      Read Num Blocks=53330  Num Prerouted Wires=0  Num CS=0
[03/09 17:31:54    184s] (I)      Layer 1 (H) : #blockages 32103 : #preroutes 0
[03/09 17:31:54    184s] (I)      Layer 2 (V) : #blockages 18167 : #preroutes 0
[03/09 17:31:54    184s] (I)      Layer 3 (H) : #blockages 2034 : #preroutes 0
[03/09 17:31:54    184s] (I)      Layer 4 (V) : #blockages 472 : #preroutes 0
[03/09 17:31:54    184s] (I)      Layer 5 (H) : #blockages 394 : #preroutes 0
[03/09 17:31:54    184s] (I)      Layer 6 (V) : #blockages 160 : #preroutes 0
[03/09 17:31:54    184s] (I)      Track adjustment: Reducing 86376 tracks (15.00%) for Layer4
[03/09 17:31:54    184s] (I)      Track adjustment: Reducing 76816 tracks (15.00%) for Layer5
[03/09 17:31:54    184s] (I)      Track adjustment: Reducing 63645 tracks (15.00%) for Layer6
[03/09 17:31:54    184s] (I)      Track adjustment: Reducing 63700 tracks (15.00%) for Layer7
[03/09 17:31:54    184s] (I)      Moved 0 terms for better access 
[03/09 17:31:54    184s] (I)      Number of ignored nets                =      0
[03/09 17:31:54    184s] (I)      Number of connected nets              =      0
[03/09 17:31:54    184s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 17:31:54    184s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 17:31:54    184s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 17:31:54    184s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 17:31:54    184s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 17:31:54    184s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 17:31:54    184s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 17:31:54    184s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 17:31:54    184s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 17:31:54    184s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 17:31:54    184s] (I)      Ndr track 0 does not exist
[03/09 17:31:54    184s] (I)      ---------------------Grid Graph Info--------------------
[03/09 17:31:54    184s] (I)      Routing area        : (0, 0) - (1958976, 1951488)
[03/09 17:31:54    184s] (I)      Core area           : (25344, 25344) - (1933632, 1926144)
[03/09 17:31:54    184s] (I)      Site width          :   864  (dbu)
[03/09 17:31:54    184s] (I)      Row height          :  4320  (dbu)
[03/09 17:31:54    184s] (I)      GCell row height    :  4320  (dbu)
[03/09 17:31:54    184s] (I)      GCell width         :  8640  (dbu)
[03/09 17:31:54    184s] (I)      GCell height        :  8640  (dbu)
[03/09 17:31:54    184s] (I)      Grid                :   227   226     7
[03/09 17:31:54    184s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 17:31:54    184s] (I)      Vertical capacity   :     0     0  8640     0  8640     0  8640
[03/09 17:31:54    184s] (I)      Horizontal capacity :     0  8640     0  8640     0  8640     0
[03/09 17:31:54    184s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 17:31:54    184s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 17:31:54    184s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 17:31:54    184s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 17:31:54    184s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 17:31:54    184s] (I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  8.44  8.44
[03/09 17:31:54    184s] (I)      Total num of tracks :     0  3163  3400  2540  2266  1905  1913
[03/09 17:31:54    184s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 17:31:54    184s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 17:31:54    184s] (I)      --------------------------------------------------------
[03/09 17:31:54    184s] 
[03/09 17:31:54    184s] [NR-eGR] ============ Routing rule table ============
[03/09 17:31:54    184s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 17:31:54    184s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 17:31:54    184s] (I)                    Layer    2    3    4    5     6     7 
[03/09 17:31:54    184s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 17:31:54    184s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 17:31:54    184s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 17:31:54    184s] [NR-eGR] ========================================
[03/09 17:31:54    184s] [NR-eGR] 
[03/09 17:31:54    184s] (I)      =============== Blocked Tracks ===============
[03/09 17:31:54    184s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:54    184s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 17:31:54    184s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:54    184s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 17:31:54    184s] (I)      |     2 |  718001 |   128668 |        17.92% |
[03/09 17:31:54    184s] (I)      |     3 |  768400 |   149184 |        19.41% |
[03/09 17:31:54    184s] (I)      |     4 |  576580 |    52312 |         9.07% |
[03/09 17:31:54    184s] (I)      |     5 |  512116 |     3929 |         0.77% |
[03/09 17:31:54    184s] (I)      |     6 |  432435 |    13773 |         3.18% |
[03/09 17:31:54    184s] (I)      |     7 |  432338 |    13302 |         3.08% |
[03/09 17:31:54    184s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:54    184s] (I)      Finished Import and model ( CPU: 0.18 sec, Real: 0.13 sec, Curr Mem: 2564.82 MB )
[03/09 17:31:54    184s] (I)      Reset routing kernel
[03/09 17:31:54    184s] (I)      Started Global Routing ( Curr Mem: 2564.82 MB )
[03/09 17:31:54    184s] (I)      numLocalWires=0  numGlobalNetBranches=2127  numLocalNetBranches=0
[03/09 17:31:54    184s] (I)      totalPins=36735  totalGlobalPin=32999 (89.83%)
[03/09 17:31:54    184s] (I)      total 2D Cap : 2802645 = (1392807 H, 1409838 V)
[03/09 17:31:54    184s] [NR-eGR] Layer group 1: route 9061 net(s) in layer range [2, 7]
[03/09 17:31:54    184s] (I)      
[03/09 17:31:54    184s] (I)      ============  Phase 1a Route ============
[03/09 17:31:54    184s] (I)      Usage: 81141 = (43365 H, 37776 V) = (3.11% H, 2.68% V) = (9.367e+04um H, 8.160e+04um V)
[03/09 17:31:54    184s] (I)      
[03/09 17:31:54    184s] (I)      ============  Phase 1b Route ============
[03/09 17:31:54    184s] (I)      Usage: 81141 = (43365 H, 37776 V) = (3.11% H, 2.68% V) = (9.367e+04um H, 8.160e+04um V)
[03/09 17:31:54    184s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 1.752646e+05um
[03/09 17:31:54    184s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[03/09 17:31:54    184s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/09 17:31:54    184s] (I)      
[03/09 17:31:54    184s] (I)      ============  Phase 1c Route ============
[03/09 17:31:54    184s] (I)      Usage: 81141 = (43365 H, 37776 V) = (3.11% H, 2.68% V) = (9.367e+04um H, 8.160e+04um V)
[03/09 17:31:54    184s] (I)      
[03/09 17:31:54    184s] (I)      ============  Phase 1d Route ============
[03/09 17:31:54    184s] (I)      Usage: 81141 = (43365 H, 37776 V) = (3.11% H, 2.68% V) = (9.367e+04um H, 8.160e+04um V)
[03/09 17:31:54    184s] (I)      
[03/09 17:31:54    184s] (I)      ============  Phase 1e Route ============
[03/09 17:31:54    184s] (I)      Usage: 81141 = (43365 H, 37776 V) = (3.11% H, 2.68% V) = (9.367e+04um H, 8.160e+04um V)
[03/09 17:31:54    184s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 1.752646e+05um
[03/09 17:31:54    184s] (I)      
[03/09 17:31:54    184s] (I)      ============  Phase 1l Route ============
[03/09 17:31:54    185s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/09 17:31:54    185s] (I)      Layer  2:     596701     38765       488           0      766140    ( 0.00%) 
[03/09 17:31:54    185s] (I)      Layer  3:     615816     35109       325           0      766125    ( 0.00%) 
[03/09 17:31:54    185s] (I)      Layer  4:     436417     24784        15           0      574605    ( 0.00%) 
[03/09 17:31:54    185s] (I)      Layer  5:     430456      9849         4           0      510750    ( 0.00%) 
[03/09 17:31:54    185s] (I)      Layer  6:     355620      6119         0        5957      424997    ( 1.38%) 
[03/09 17:31:54    185s] (I)      Layer  7:     357317       988         0        7526      423419    ( 1.75%) 
[03/09 17:31:54    185s] (I)      Total:       2792327    115614       832       13482     3466035    ( 0.39%) 
[03/09 17:31:54    185s] (I)      
[03/09 17:31:54    185s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/09 17:31:54    185s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/09 17:31:54    185s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/09 17:31:54    185s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[03/09 17:31:54    185s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/09 17:31:54    185s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:31:54    185s] [NR-eGR]      M2 ( 2)       249( 0.49%)        40( 0.08%)         6( 0.01%)         1( 0.00%)   ( 0.58%) 
[03/09 17:31:54    185s] [NR-eGR]      M3 ( 3)       181( 0.35%)        27( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.41%) 
[03/09 17:31:54    185s] [NR-eGR]      M4 ( 4)        12( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/09 17:31:54    185s] [NR-eGR]      M5 ( 5)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:31:54    185s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:31:54    185s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:31:54    185s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/09 17:31:54    185s] [NR-eGR]        Total       444( 0.15%)        67( 0.02%)         6( 0.00%)         1( 0.00%)   ( 0.17%) 
[03/09 17:31:54    185s] [NR-eGR] 
[03/09 17:31:54    185s] (I)      Finished Global Routing ( CPU: 0.52 sec, Real: 0.14 sec, Curr Mem: 2564.82 MB )
[03/09 17:31:54    185s] (I)      total 2D Cap : 2616674 = (1342478 H, 1274196 V)
[03/09 17:31:54    185s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[03/09 17:31:54    185s] Early Global Route congestion estimation runtime: 0.28 seconds, mem = 2564.8M
[03/09 17:31:54    185s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.730, REAL:0.281, MEM:2564.8M, EPOCH TIME: 1741512714.854813
[03/09 17:31:54    185s] OPERPROF: Starting HotSpotCal at level 1, MEM:2564.8M, EPOCH TIME: 1741512714.854859
[03/09 17:31:54    185s] [hotspot] +------------+---------------+---------------+
[03/09 17:31:54    185s] [hotspot] |            |   max hotspot | total hotspot |
[03/09 17:31:54    185s] [hotspot] +------------+---------------+---------------+
[03/09 17:31:54    185s] [hotspot] | normalized |         16.07 |        131.15 |
[03/09 17:31:54    185s] [hotspot] +------------+---------------+---------------+
[03/09 17:31:54    185s] Local HotSpot Analysis: normalized max congestion hotspot area = 16.07, normalized total congestion hotspot area = 131.15 (area is in unit of 4 std-cell row bins)
[03/09 17:31:54    185s] [hotspot] max/total 16.07/131.15, big hotspot (>10) total 28.92
[03/09 17:31:54    185s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/09 17:31:54    185s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:54    185s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/09 17:31:54    185s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:54    185s] [hotspot] |  1  |   277.42   260.14   294.70   277.42 |       12.85   |
[03/09 17:31:54    185s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:54    185s] [hotspot] |  2  |   260.14   173.74   277.42   191.02 |        4.52   |
[03/09 17:31:54    185s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:54    185s] [hotspot] |  3  |   260.14   277.42   277.42   294.70 |        4.52   |
[03/09 17:31:54    185s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:54    185s] [hotspot] |  4  |   260.14   303.34   277.42   320.62 |        4.52   |
[03/09 17:31:54    185s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:54    185s] [hotspot] |  5  |   303.34   260.14   320.62   277.42 |        3.54   |
[03/09 17:31:54    185s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:31:54    185s] Top 5 hotspots total area: 29.97
[03/09 17:31:54    185s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.011, MEM:2564.8M, EPOCH TIME: 1741512714.866018
[03/09 17:31:54    185s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2564.8M, EPOCH TIME: 1741512714.866108
[03/09 17:31:54    185s] Starting Early Global Route wiring: mem = 2564.8M
[03/09 17:31:54    185s] (I)      ============= Track Assignment ============
[03/09 17:31:54    185s] (I)      Started Track Assignment (8T) ( Curr Mem: 2564.82 MB )
[03/09 17:31:54    185s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[03/09 17:31:54    185s] (I)      Run Multi-thread track assignment
[03/09 17:31:54    185s] (I)      Finished Track Assignment (8T) ( CPU: 0.32 sec, Real: 0.05 sec, Curr Mem: 2564.82 MB )
[03/09 17:31:54    185s] (I)      Started Export ( Curr Mem: 2564.82 MB )
[03/09 17:31:54    185s] [NR-eGR]              Length (um)    Vias 
[03/09 17:31:54    185s] [NR-eGR] ---------------------------------
[03/09 17:31:54    185s] [NR-eGR]  M1   (1V)             0   34441 
[03/09 17:31:54    185s] [NR-eGR]  M2   (2H)         38702   50419 
[03/09 17:31:54    185s] [NR-eGR]  M3   (3V)         63763   12520 
[03/09 17:31:54    185s] [NR-eGR]  M4   (4H)         48198    4027 
[03/09 17:31:54    185s] [NR-eGR]  M5   (5V)         19403     918 
[03/09 17:31:54    185s] [NR-eGR]  M6   (6H)         12810     161 
[03/09 17:31:54    185s] [NR-eGR]  M7   (7V)          2136       0 
[03/09 17:31:54    185s] [NR-eGR]  M8   (8H)             0       0 
[03/09 17:31:54    185s] [NR-eGR]  M9   (9V)             0       0 
[03/09 17:31:54    185s] [NR-eGR]  Pad  (10H)            0       0 
[03/09 17:31:54    185s] [NR-eGR] ---------------------------------
[03/09 17:31:54    185s] [NR-eGR]       Total       185011  102486 
[03/09 17:31:54    185s] [NR-eGR] --------------------------------------------------------------------------
[03/09 17:31:54    185s] [NR-eGR] Total half perimeter of net bounding box: 132091um
[03/09 17:31:54    185s] [NR-eGR] Total length: 185011um, number of vias: 102486
[03/09 17:31:54    185s] [NR-eGR] --------------------------------------------------------------------------
[03/09 17:31:54    185s] [NR-eGR] Total eGR-routed clock nets wire length: 6722um, number of vias: 5560
[03/09 17:31:54    185s] [NR-eGR] --------------------------------------------------------------------------
[03/09 17:31:54    185s] (I)      Finished Export ( CPU: 0.14 sec, Real: 0.05 sec, Curr Mem: 2568.82 MB )
[03/09 17:31:54    185s] Early Global Route wiring runtime: 0.11 seconds, mem = 2568.8M
[03/09 17:31:54    185s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.470, REAL:0.110, MEM:2568.8M, EPOCH TIME: 1741512714.976295
[03/09 17:31:55    185s] 0 delay mode for cte disabled.
[03/09 17:31:55    185s] SKP cleared!
[03/09 17:31:55    185s] 
[03/09 17:31:55    185s] *** Finished incrementalPlace (cpu=0:01:13, real=0:00:16.0)***
[03/09 17:31:55    185s] Tdgp not successfully inited but do clear! skip clearing
[03/09 17:31:55    185s] **placeDesign ... cpu = 0: 2:29, real = 0: 0:35, mem = 2189.7M **
[03/09 17:31:55    185s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/09 17:31:55    185s] VSMManager cleared!
[03/09 17:31:55    185s] *** GlobalPlace #1 [finish] : cpu/real = 0:02:29.1/0:00:35.1 (4.3), totSession cpu/real = 0:03:05.9/0:01:02.7 (3.0), mem = 2189.7M
[03/09 17:31:55    185s] 
[03/09 17:31:55    185s] =============================================================================================
[03/09 17:31:55    185s]  Step TAT Report for GlobalPlace #1                                             21.13-s100_1
[03/09 17:31:55    185s] =============================================================================================
[03/09 17:31:55    185s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 17:31:55    185s] ---------------------------------------------------------------------------------------------
[03/09 17:31:55    185s] [ CellServerInit         ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/09 17:31:55    185s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:31:55    185s] [ MISC                   ]          0:00:35.0  (  99.8 % )     0:00:35.0 /  0:02:29.1    4.3
[03/09 17:31:55    185s] ---------------------------------------------------------------------------------------------
[03/09 17:31:55    185s]  GlobalPlace #1 TOTAL               0:00:35.1  ( 100.0 % )     0:00:35.1 /  0:02:29.1    4.3
[03/09 17:31:55    185s] ---------------------------------------------------------------------------------------------
[03/09 17:31:55    185s] 
[03/09 17:31:55    185s] Enable CTE adjustment.
[03/09 17:31:55    185s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1511.7M, totSessionCpu=0:03:06 **
[03/09 17:31:55    185s] GigaOpt running with 8 threads.
[03/09 17:31:55    185s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/09 17:31:55    185s] *** InitOpt #1 [begin] : totSession cpu/real = 0:03:06.0/0:01:02.8 (3.0), mem = 2189.7M
[03/09 17:31:55    185s] OPERPROF: Starting DPlace-Init at level 1, MEM:2189.7M, EPOCH TIME: 1741512715.175204
[03/09 17:31:55    185s] z: 1, totalTracks: 0
[03/09 17:31:55    185s] z: 3, totalTracks: 1
[03/09 17:31:55    185s] z: 5, totalTracks: 1
[03/09 17:31:55    185s] z: 7, totalTracks: 1
[03/09 17:31:55    185s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 17:31:55    185s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:31:55    185s] OPERPROF:   Starting CceInit at level 2, MEM:2189.7M, EPOCH TIME: 1741512715.176098
[03/09 17:31:55    185s] Initializing Route Infrastructure for color support ...
[03/09 17:31:55    185s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2189.7M, EPOCH TIME: 1741512715.176149
[03/09 17:31:55    185s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2189.7M, EPOCH TIME: 1741512715.176807
[03/09 17:31:55    185s] Route Infrastructure Initialized for color support successfully.
[03/09 17:31:55    185s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2189.7M, EPOCH TIME: 1741512715.176850
[03/09 17:31:55    185s] All LLGs are deleted
[03/09 17:31:55    185s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2189.7M, EPOCH TIME: 1741512715.185095
[03/09 17:31:55    185s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2189.7M, EPOCH TIME: 1741512715.185324
[03/09 17:31:55    185s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2189.7M, EPOCH TIME: 1741512715.190086
[03/09 17:31:55    185s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2317.8M, EPOCH TIME: 1741512715.193188
[03/09 17:31:55    185s] Core basic site is asap7sc7p5t
[03/09 17:31:55    185s] z: 1, totalTracks: 0
[03/09 17:31:55    185s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:31:55    185s] z: 3, totalTracks: 1
[03/09 17:31:55    185s] z: 5, totalTracks: 1
[03/09 17:31:55    185s] z: 7, totalTracks: 1
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:31:55    185s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:31:55    185s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:31:55    185s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2317.8M, EPOCH TIME: 1741512715.202699
[03/09 17:31:55    186s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.040, REAL:0.011, MEM:2317.8M, EPOCH TIME: 1741512715.214077
[03/09 17:31:55    186s] Fast DP-INIT is on for default
[03/09 17:31:55    186s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 17:31:55    186s] z: 9, totalTracks: 1
[03/09 17:31:55    186s] z: 1, totalTracks: 0
[03/09 17:31:55    186s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.028, MEM:2317.8M, EPOCH TIME: 1741512715.221579
[03/09 17:31:55    186s] 
[03/09 17:31:55    186s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:31:55    186s] OPERPROF:     Starting CMU at level 3, MEM:2317.8M, EPOCH TIME: 1741512715.251819
[03/09 17:31:55    186s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2317.8M, EPOCH TIME: 1741512715.253155
[03/09 17:31:55    186s] 
[03/09 17:31:55    186s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:31:55    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.067, MEM:2189.7M, EPOCH TIME: 1741512715.257265
[03/09 17:31:55    186s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2189.7M, EPOCH TIME: 1741512715.257322
[03/09 17:31:55    186s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:2189.7M, EPOCH TIME: 1741512715.259151
[03/09 17:31:55    186s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2189.7MB).
[03/09 17:31:55    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.097, MEM:2189.7M, EPOCH TIME: 1741512715.272597
[03/09 17:31:55    186s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2189.7M, EPOCH TIME: 1741512715.272717
[03/09 17:31:55    186s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.012, MEM:2189.7M, EPOCH TIME: 1741512715.284868
[03/09 17:31:55    186s] 
[03/09 17:31:55    186s] Trim Metal Layers:
[03/09 17:31:55    186s] LayerId::1 widthSet size::1
[03/09 17:31:55    186s] LayerId::2 widthSet size::1
[03/09 17:31:55    186s] LayerId::3 widthSet size::1
[03/09 17:31:55    186s] LayerId::4 widthSet size::1
[03/09 17:31:55    186s] LayerId::5 widthSet size::1
[03/09 17:31:55    186s] LayerId::6 widthSet size::1
[03/09 17:31:55    186s] LayerId::7 widthSet size::1
[03/09 17:31:55    186s] LayerId::8 widthSet size::1
[03/09 17:31:55    186s] LayerId::9 widthSet size::1
[03/09 17:31:55    186s] LayerId::10 widthSet size::1
[03/09 17:31:55    186s] Updating RC grid for preRoute extraction ...
[03/09 17:31:55    186s] eee: pegSigSF::1.070000
[03/09 17:31:55    186s] Initializing multi-corner resistance tables ...
[03/09 17:31:55    186s] eee: l::1 avDens::0.000871 usedTrk::132.300007 availTrk::151875.000000 sigTrk::132.300007
[03/09 17:31:55    186s] eee: l::2 avDens::0.151345 usedTrk::23064.976924 availTrk::152400.000000 sigTrk::23064.976924
[03/09 17:31:55    186s] eee: l::3 avDens::0.061591 usedTrk::9626.694077 availTrk::156300.000000 sigTrk::9626.694077
[03/09 17:31:55    186s] eee: l::4 avDens::0.084582 usedTrk::6465.797263 availTrk::76443.750000 sigTrk::6465.797263
[03/09 17:31:55    186s] eee: l::5 avDens::0.104914 usedTrk::1820.255698 availTrk::17350.000000 sigTrk::1820.255698
[03/09 17:31:55    186s] eee: l::6 avDens::0.062377 usedTrk::1239.459629 availTrk::19870.312500 sigTrk::1239.459629
[03/09 17:31:55    186s] eee: l::7 avDens::0.026880 usedTrk::274.422917 availTrk::10209.375000 sigTrk::274.422917
[03/09 17:31:55    186s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:31:55    186s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:31:55    186s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:31:55    186s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 17:31:55    186s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274438 ; uaWl: 1.000000 ; uaWlH: 0.446171 ; aWlH: 0.000000 ; Pmax: 0.877100 ; wcR: 0.633100 ; newSi: 0.001600 ; pMod: 80 ; wHLS: 1.582750 ;
[03/09 17:31:55    186s] 
[03/09 17:31:55    186s] Creating Lib Analyzer ...
[03/09 17:31:55    186s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[03/09 17:31:55    186s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/09 17:31:55    186s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[03/09 17:31:55    186s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[03/09 17:31:55    186s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[03/09 17:31:55    186s] 
[03/09 17:31:55    186s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 17:31:56    186s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:07 mem=2195.7M
[03/09 17:31:56    187s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:07 mem=2195.7M
[03/09 17:31:56    187s] Creating Lib Analyzer, finished. 
[03/09 17:31:56    187s] AAE DB initialization (MEM=2195.74 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/09 17:31:56    187s] #optDebug: fT-S <1 2 3 1 0>
[03/09 17:31:56    187s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/09 17:31:56    187s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/09 17:31:56    187s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1518.3M, totSessionCpu=0:03:07 **
[03/09 17:31:56    187s] *** optDesign -preCTS ***
[03/09 17:31:56    187s] DRC Margin: user margin 0.0; extra margin 0.2
[03/09 17:31:56    187s] Setup Target Slack: user slack 0; extra slack 0.0
[03/09 17:31:56    187s] Hold Target Slack: user slack 0
[03/09 17:31:56    187s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[03/09 17:31:56    187s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/09 17:31:56    187s] Type 'man IMPOPT-3195' for more detail.
[03/09 17:31:56    187s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2195.7M, EPOCH TIME: 1741512716.368049
[03/09 17:31:56    187s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:31:56    187s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.053, MEM:2195.7M, EPOCH TIME: 1741512716.421125
[03/09 17:31:56    187s] 
[03/09 17:31:56    187s] TimeStamp Deleting Cell Server Begin ...
[03/09 17:31:56    187s] Deleting Lib Analyzer.
[03/09 17:31:56    187s] 
[03/09 17:31:56    187s] TimeStamp Deleting Cell Server End ...
[03/09 17:31:56    187s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/09 17:31:56    187s] 
[03/09 17:31:56    187s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/09 17:31:56    187s] Summary for sequential cells identification: 
[03/09 17:31:56    187s]   Identified SBFF number: 34
[03/09 17:31:56    187s]   Identified MBFF number: 0
[03/09 17:31:56    187s]   Identified SB Latch number: 0
[03/09 17:31:56    187s]   Identified MB Latch number: 0
[03/09 17:31:56    187s]   Not identified SBFF number: 0
[03/09 17:31:56    187s]   Not identified MBFF number: 0
[03/09 17:31:56    187s]   Not identified SB Latch number: 0
[03/09 17:31:56    187s]   Not identified MB Latch number: 0
[03/09 17:31:56    187s]   Number of sequential cells which are not FFs: 32
[03/09 17:31:56    187s]  Visiting view : view_tc
[03/09 17:31:56    187s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = 0
[03/09 17:31:56    187s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[03/09 17:31:56    187s]  Visiting view : view_tc
[03/09 17:31:56    187s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = 0
[03/09 17:31:56    187s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[03/09 17:31:56    187s] TLC MultiMap info (StdDelay):
[03/09 17:31:56    187s]   : delay_tc + tc + 1 + no RcCorner := 3.9ps
[03/09 17:31:56    187s]   : delay_tc + tc + 1 + rc_typ_25 := 5.5ps
[03/09 17:31:56    187s]  Setting StdDelay to: 5.5ps
[03/09 17:31:56    187s] 
[03/09 17:31:56    187s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/09 17:31:56    187s] 
[03/09 17:31:56    187s] TimeStamp Deleting Cell Server Begin ...
[03/09 17:31:56    187s] 
[03/09 17:31:56    187s] TimeStamp Deleting Cell Server End ...
[03/09 17:31:56    187s] 
[03/09 17:31:56    187s] Creating Lib Analyzer ...
[03/09 17:31:56    187s] 
[03/09 17:31:56    187s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/09 17:31:56    187s] Summary for sequential cells identification: 
[03/09 17:31:56    187s]   Identified SBFF number: 34
[03/09 17:31:56    187s]   Identified MBFF number: 0
[03/09 17:31:56    187s]   Identified SB Latch number: 0
[03/09 17:31:56    187s]   Identified MB Latch number: 0
[03/09 17:31:56    187s]   Not identified SBFF number: 0
[03/09 17:31:56    187s]   Not identified MBFF number: 0
[03/09 17:31:56    187s]   Not identified SB Latch number: 0
[03/09 17:31:56    187s]   Not identified MB Latch number: 0
[03/09 17:31:56    187s]   Number of sequential cells which are not FFs: 32
[03/09 17:31:56    187s]  Visiting view : view_tc
[03/09 17:31:56    187s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = 0
[03/09 17:31:56    187s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[03/09 17:31:56    187s]  Visiting view : view_tc
[03/09 17:31:56    187s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = 0
[03/09 17:31:56    187s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[03/09 17:31:56    187s] TLC MultiMap info (StdDelay):
[03/09 17:31:56    187s]   : delay_tc + tc + 1 + no RcCorner := 3.9ps
[03/09 17:31:56    187s]   : delay_tc + tc + 1 + rc_typ_25 := 5.5ps
[03/09 17:31:56    187s]  Setting StdDelay to: 5.5ps
[03/09 17:31:56    187s] 
[03/09 17:31:56    187s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/09 17:31:56    187s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[03/09 17:31:56    187s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/09 17:31:56    187s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[03/09 17:31:56    187s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[03/09 17:31:56    187s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[03/09 17:31:56    187s] 
[03/09 17:31:56    187s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 17:31:57    187s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:08 mem=2195.7M
[03/09 17:31:57    188s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:08 mem=2195.7M
[03/09 17:31:57    188s] Creating Lib Analyzer, finished. 
[03/09 17:31:57    188s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2195.7M, EPOCH TIME: 1741512717.127268
[03/09 17:31:57    188s] All LLGs are deleted
[03/09 17:31:57    188s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2195.7M, EPOCH TIME: 1741512717.127331
[03/09 17:31:57    188s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2195.7M, EPOCH TIME: 1741512717.129485
[03/09 17:31:57    188s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.003, MEM:2195.7M, EPOCH TIME: 1741512717.129833
[03/09 17:31:57    188s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=2195.7M
[03/09 17:31:57    188s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=2195.7M
[03/09 17:31:57    188s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2195.74 MB )
[03/09 17:31:57    188s] [NR-eGR] Running Early Global Route on this N7 design with N7 settings
[03/09 17:31:57    188s] (I)      ==================== Layers =====================
[03/09 17:31:57    188s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:57    188s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 17:31:57    188s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:57    188s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 17:31:57    188s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 17:31:57    188s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 17:31:57    188s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 17:31:57    188s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 17:31:57    188s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 17:31:57    188s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 17:31:57    188s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 17:31:57    188s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 17:31:57    188s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 17:31:57    188s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 17:31:57    188s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 17:31:57    188s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 17:31:57    188s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 17:31:57    188s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 17:31:57    188s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 17:31:57    188s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 17:31:57    188s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 17:31:57    188s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 17:31:57    188s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 17:31:57    188s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:57    188s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 17:31:57    188s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 17:31:57    188s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 17:31:57    188s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 17:31:57    188s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 17:31:57    188s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:31:57    188s] (I)      Started Import and model ( Curr Mem: 2195.74 MB )
[03/09 17:31:57    188s] (I)      Default pattern map key = sha256_default.
[03/09 17:31:57    188s] (I)      Number of ignored instance 0
[03/09 17:31:57    188s] (I)      Number of inbound cells 0
[03/09 17:31:57    188s] (I)      Number of opened ILM blockages 0
[03/09 17:31:57    188s] (I)      Number of instances temporarily fixed by detailed placement 16720
[03/09 17:31:57    188s] (I)      numMoveCells=9014, numMacros=0  numPads=77  numMultiRowHeightInsts=0
[03/09 17:31:57    188s] (I)      cell height: 4320, count: 9014
[03/09 17:31:57    188s] (I)      Number of nets = 9061 ( 44 ignored )
[03/09 17:31:57    188s] (I)      Read rows... (mem=2202.1M)
[03/09 17:31:57    188s] (I)      rowRegion is not equal to core box, resetting core box
[03/09 17:31:57    188s] (I)      rowRegion : (25344, 25344) - (1933056, 1926144)
[03/09 17:31:57    188s] (I)      coreBox   : (25344, 25344) - (1933632, 1926144)
[03/09 17:31:57    188s] (I)      Done Read rows (cpu=0.000s, mem=2202.1M)
[03/09 17:31:57    188s] (I)      Identified Clock instances: Flop 1806, Clock buffer/inverter 0, Gate 0, Logic 0
[03/09 17:31:57    188s] (I)      Read module constraints... (mem=2202.1M)
[03/09 17:31:57    188s] (I)      Done Read module constraints (cpu=0.000s, mem=2202.1M)
[03/09 17:31:57    188s] (I)      == Non-default Options ==
[03/09 17:31:57    188s] (I)      Estimate vias on DPT layer                         : true
[03/09 17:31:57    188s] (I)      Rerouting rounds                                   : 1
[03/09 17:31:57    188s] (I)      Better NDR handling                                : true
[03/09 17:31:57    188s] (I)      Handle via spacing rule fix                        : true
[03/09 17:31:57    188s] (I)      Handle via spacing rule                            : true
[03/09 17:31:57    188s] (I)      Local connection modeling                          : true
[03/09 17:31:57    188s] (I)      Local connection modeling                          : true
[03/09 17:31:57    188s] (I)      Extra demand for transition vias                   : false
[03/09 17:31:57    188s] (I)      Maximum routing layer                              : 7
[03/09 17:31:57    188s] (I)      Supply scale factor H                              : 0.950000
[03/09 17:31:57    188s] (I)      Supply scale factor V                              : 0.900000
[03/09 17:31:57    188s] (I)      Buffering-aware routing                            : true
[03/09 17:31:57    188s] (I)      Spread congestion away from blockages              : true
[03/09 17:31:57    188s] (I)      Move term to middle                                : true
[03/09 17:31:57    188s] (I)      Consider pin shapes                                : true
[03/09 17:31:57    188s] (I)      Consider horizontal pin shapes                     : true
[03/09 17:31:57    188s] (I)      Fix pin connection bug                             : true
[03/09 17:31:57    188s] (I)      Improved local wiring                              : true
[03/09 17:31:57    188s] (I)      Model MAR                                          : true
[03/09 17:31:57    188s] (I)      Number of threads                                  : 8
[03/09 17:31:57    188s] (I)      Number of rows per GCell                           : 2
[03/09 17:31:57    188s] (I)      Max num rows per GCell                             : 2
[03/09 17:31:57    188s] (I)      Routing effort level                               : 500
[03/09 17:31:57    188s] (I)      Overflow penalty cost                              : 10
[03/09 17:31:57    188s] (I)      Punch through distance                             : 1869.460000
[03/09 17:31:57    188s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 17:31:57    188s] (I)      Source-to-sink ratio                               : 0.300000
[03/09 17:31:57    188s] (I)      Local wiring density threshold                     : 0.600000
[03/09 17:31:57    188s] (I)      Method to set GCell size                           : row
[03/09 17:31:57    188s] (I)      Counted 20170 PG shapes. We will not process PG shapes layer by layer.
[03/09 17:31:57    188s] (I)      Use row-based GCell size
[03/09 17:31:57    188s] (I)      Use row-based GCell align
[03/09 17:31:57    188s] (I)      layer 0 area = 170496
[03/09 17:31:57    188s] (I)      layer 1 area = 170496
[03/09 17:31:57    188s] (I)      layer 2 area = 170496
[03/09 17:31:57    188s] (I)      layer 3 area = 512000
[03/09 17:31:57    188s] (I)      layer 4 area = 512000
[03/09 17:31:57    188s] (I)      layer 5 area = 560000
[03/09 17:31:57    188s] (I)      layer 6 area = 560000
[03/09 17:31:57    188s] (I)      GCell unit size   : 4320
[03/09 17:31:57    188s] (I)      GCell multiplier  : 2
[03/09 17:31:57    188s] (I)      GCell row height  : 4320
[03/09 17:31:57    188s] (I)      Actual row height : 4320
[03/09 17:31:57    188s] (I)      GCell align ref   : 25344 25344
[03/09 17:31:57    188s] (I)      WARNING : missing default track structure on layer 1
[03/09 17:31:57    188s] [NR-eGR] Track table information for default rule: 
[03/09 17:31:57    188s] [NR-eGR] M1 has no routable track
[03/09 17:31:57    188s] [NR-eGR] M2 has non-uniform track structures
[03/09 17:31:57    188s] [NR-eGR] M3 has single uniform track structure
[03/09 17:31:57    188s] [NR-eGR] M4 has single uniform track structure
[03/09 17:31:57    188s] [NR-eGR] M5 has single uniform track structure
[03/09 17:31:57    188s] [NR-eGR] M6 has single uniform track structure
[03/09 17:31:57    188s] [NR-eGR] M7 has single uniform track structure
[03/09 17:31:57    188s] [NR-eGR] M8 has single uniform track structure
[03/09 17:31:57    188s] [NR-eGR] M9 has single uniform track structure
[03/09 17:31:57    188s] [NR-eGR] Pad has single uniform track structure
[03/09 17:31:57    188s] (I)      ============== Default via ===============
[03/09 17:31:57    188s] (I)      +---+------------------+-----------------+
[03/09 17:31:57    188s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 17:31:57    188s] (I)      +---+------------------+-----------------+
[03/09 17:31:57    188s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 17:31:57    188s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 17:31:57    188s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 17:31:57    188s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 17:31:57    188s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 17:31:57    188s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 17:31:57    188s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 17:31:57    188s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 17:31:57    188s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 17:31:57    188s] (I)      +---+------------------+-----------------+
[03/09 17:31:57    188s] [NR-eGR] Read 36046 PG shapes
[03/09 17:31:57    188s] [NR-eGR] Read 0 clock shapes
[03/09 17:31:57    188s] [NR-eGR] Read 0 other shapes
[03/09 17:31:57    188s] [NR-eGR] #Routing Blockages  : 0
[03/09 17:31:57    188s] [NR-eGR] #Instance Blockages : 14904
[03/09 17:31:57    188s] [NR-eGR] #PG Blockages       : 36046
[03/09 17:31:57    188s] [NR-eGR] #Halo Blockages     : 0
[03/09 17:31:57    188s] [NR-eGR] #Boundary Blockages : 0
[03/09 17:31:57    188s] [NR-eGR] #Clock Blockages    : 0
[03/09 17:31:57    188s] [NR-eGR] #Other Blockages    : 0
[03/09 17:31:57    188s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 17:31:57    188s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 17:31:57    188s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 17:31:57    188s] [NR-eGR] #standard cell terms   : 36659
[03/09 17:31:57    188s] [NR-eGR] #moved terms           : 19999
[03/09 17:31:57    188s] [NR-eGR] #off-track terms       : 10250
[03/09 17:31:57    188s] [NR-eGR] #off-cross-track terms : 0
[03/09 17:31:57    188s] (I)      early_global_route_priority property id does not exist.
[03/09 17:31:57    188s] (I)      minStepLength[0]=240
[03/09 17:31:57    188s] (I)      minStepLength[1]=144
[03/09 17:31:57    188s] (I)      minStepLength[2]=48
[03/09 17:31:57    188s] (I)      minStepLength[3]=597
[03/09 17:31:57    188s] (I)      minStepLength[4]=469
[03/09 17:31:57    188s] (I)      minStepLength[5]=229
[03/09 17:31:57    188s] (I)      minStepLength[6]=581
[03/09 17:31:57    188s] (I)      minStepLength2[2]=496
[03/09 17:31:57    188s] (I)      minStepLength2[3]=688
[03/09 17:31:57    188s] (I)      minStepLength2[4]=800
[03/09 17:31:57    188s] (I)      minStepLength2[5]=800
[03/09 17:31:57    188s] (I)      Read Num Blocks=53330  Num Prerouted Wires=0  Num CS=0
[03/09 17:31:57    188s] (I)      Layer 1 (H) : #blockages 32103 : #preroutes 0
[03/09 17:31:57    188s] (I)      Layer 2 (V) : #blockages 18167 : #preroutes 0
[03/09 17:31:57    188s] (I)      Layer 3 (H) : #blockages 2034 : #preroutes 0
[03/09 17:31:57    188s] (I)      Layer 4 (V) : #blockages 472 : #preroutes 0
[03/09 17:31:57    188s] (I)      Layer 5 (H) : #blockages 394 : #preroutes 0
[03/09 17:31:57    188s] (I)      Layer 6 (V) : #blockages 160 : #preroutes 0
[03/09 17:31:57    188s] (I)      Track adjustment: Reducing 86376 tracks (15.00%) for Layer4
[03/09 17:31:57    188s] (I)      Track adjustment: Reducing 76816 tracks (15.00%) for Layer5
[03/09 17:31:57    188s] (I)      Track adjustment: Reducing 63645 tracks (15.00%) for Layer6
[03/09 17:31:57    188s] (I)      Track adjustment: Reducing 63700 tracks (15.00%) for Layer7
[03/09 17:31:57    188s] (I)      Moved 0 terms for better access 
[03/09 17:31:57    188s] (I)      Number of ignored nets                =      0
[03/09 17:31:57    188s] (I)      Number of connected nets              =      0
[03/09 17:31:57    188s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 17:31:57    188s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 17:31:57    188s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 17:31:57    188s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 17:31:57    188s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 17:31:57    188s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 17:31:57    188s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 17:31:57    188s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 17:31:57    188s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 17:31:57    188s] (I)      Constructing bin map
[03/09 17:31:57    188s] (I)      Initialize bin information with width=17280 height=17280
[03/09 17:31:57    188s] (I)      Done constructing bin map
[03/09 17:31:57    188s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 17:31:57    188s] (I)      Ndr track 0 does not exist
[03/09 17:31:57    188s] (I)      ---------------------Grid Graph Info--------------------
[03/09 17:31:57    188s] (I)      Routing area        : (0, 0) - (1958976, 1951488)
[03/09 17:31:57    188s] (I)      Core area           : (25344, 25344) - (1933056, 1926144)
[03/09 17:31:57    188s] (I)      Site width          :   864  (dbu)
[03/09 17:31:57    188s] (I)      Row height          :  4320  (dbu)
[03/09 17:31:57    188s] (I)      GCell row height    :  4320  (dbu)
[03/09 17:31:57    188s] (I)      GCell width         :  8640  (dbu)
[03/09 17:31:57    188s] (I)      GCell height        :  8640  (dbu)
[03/09 17:31:57    188s] (I)      Grid                :   227   226     7
[03/09 17:31:57    188s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 17:31:57    188s] (I)      Vertical capacity   :     0     0  8640     0  8640     0  8640
[03/09 17:31:57    188s] (I)      Horizontal capacity :     0  8640     0  8640     0  8640     0
[03/09 17:31:57    188s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 17:31:57    188s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 17:31:57    188s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 17:31:57    188s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 17:31:57    188s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 17:31:57    188s] (I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  8.44  8.44
[03/09 17:31:57    188s] (I)      Total num of tracks :     0  3163  3400  2540  2266  1905  1913
[03/09 17:31:57    188s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 17:31:57    188s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 17:31:57    188s] (I)      --------------------------------------------------------
[03/09 17:31:57    188s] 
[03/09 17:31:57    188s] [NR-eGR] ============ Routing rule table ============
[03/09 17:31:57    188s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 17:31:57    188s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 17:31:57    188s] (I)                    Layer    2    3    4    5     6     7 
[03/09 17:31:57    188s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 17:31:57    188s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 17:31:57    188s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 17:31:57    188s] [NR-eGR] ========================================
[03/09 17:31:57    188s] [NR-eGR] 
[03/09 17:31:57    188s] (I)      =============== Blocked Tracks ===============
[03/09 17:31:57    188s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:57    188s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 17:31:57    188s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:57    188s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 17:31:57    188s] (I)      |     2 |  718001 |   128668 |        17.92% |
[03/09 17:31:57    188s] (I)      |     3 |  768400 |   149184 |        19.41% |
[03/09 17:31:57    188s] (I)      |     4 |  576580 |    52312 |         9.07% |
[03/09 17:31:57    188s] (I)      |     5 |  512116 |     3929 |         0.77% |
[03/09 17:31:57    188s] (I)      |     6 |  432435 |    13773 |         3.18% |
[03/09 17:31:57    188s] (I)      |     7 |  432338 |    13302 |         3.08% |
[03/09 17:31:57    188s] (I)      +-------+---------+----------+---------------+
[03/09 17:31:57    188s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.14 sec, Curr Mem: 2206.32 MB )
[03/09 17:31:57    188s] (I)      Reset routing kernel
[03/09 17:31:57    188s] (I)      Started Global Routing ( Curr Mem: 2206.32 MB )
[03/09 17:31:57    188s] (I)      numLocalWires=0  numGlobalNetBranches=2127  numLocalNetBranches=0
[03/09 17:31:57    188s] (I)      totalPins=36735  totalGlobalPin=32999 (89.83%)
[03/09 17:31:57    188s] (I)      total 2D Cap : 2802645 = (1392807 H, 1409838 V)
[03/09 17:31:57    188s] (I)      #blocked areas for congestion spreading : 0
[03/09 17:31:57    188s] [NR-eGR] Layer group 1: route 9061 net(s) in layer range [2, 7]
[03/09 17:31:57    188s] (I)      
[03/09 17:31:57    188s] (I)      ============  Phase 1a Route ============
[03/09 17:31:57    188s] (I)      Usage: 82594 = (44449 H, 38145 V) = (3.19% H, 2.71% V) = (9.601e+04um H, 8.239e+04um V)
[03/09 17:31:57    188s] (I)      
[03/09 17:31:57    188s] (I)      ============  Phase 1b Route ============
[03/09 17:31:57    188s] (I)      Usage: 82594 = (44449 H, 38145 V) = (3.19% H, 2.71% V) = (9.601e+04um H, 8.239e+04um V)
[03/09 17:31:57    188s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 1.784030e+05um
[03/09 17:31:57    188s] (I)      Congestion metric : 0.04%H 0.00%V, 0.04%HV
[03/09 17:31:57    188s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/09 17:31:57    188s] (I)      
[03/09 17:31:57    188s] (I)      ============  Phase 1c Route ============
[03/09 17:31:57    188s] (I)      Usage: 82594 = (44449 H, 38145 V) = (3.19% H, 2.71% V) = (9.601e+04um H, 8.239e+04um V)
[03/09 17:31:57    188s] (I)      
[03/09 17:31:57    188s] (I)      ============  Phase 1d Route ============
[03/09 17:31:57    188s] (I)      Usage: 82594 = (44449 H, 38145 V) = (3.19% H, 2.71% V) = (9.601e+04um H, 8.239e+04um V)
[03/09 17:31:57    188s] (I)      
[03/09 17:31:57    188s] (I)      ============  Phase 1e Route ============
[03/09 17:31:57    188s] (I)      Usage: 82594 = (44449 H, 38145 V) = (3.19% H, 2.71% V) = (9.601e+04um H, 8.239e+04um V)
[03/09 17:31:57    188s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 1.784030e+05um
[03/09 17:31:57    188s] (I)      
[03/09 17:31:57    188s] (I)      ============  Phase 1l Route ============
[03/09 17:31:57    188s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/09 17:31:57    188s] (I)      Layer  2:     596701     38873       467           0      766140    ( 0.00%) 
[03/09 17:31:57    188s] (I)      Layer  3:     615816     35265       314           0      766125    ( 0.00%) 
[03/09 17:31:57    188s] (I)      Layer  4:     436417     25587        11           0      574605    ( 0.00%) 
[03/09 17:31:57    188s] (I)      Layer  5:     430456      9931         6           0      510750    ( 0.00%) 
[03/09 17:31:57    188s] (I)      Layer  6:     355620      6179         0        5957      424997    ( 1.38%) 
[03/09 17:31:57    188s] (I)      Layer  7:     357317      1011         0        7526      423419    ( 1.75%) 
[03/09 17:31:57    188s] (I)      Total:       2792327    116846       798       13482     3466035    ( 0.39%) 
[03/09 17:31:57    188s] (I)      
[03/09 17:31:57    188s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/09 17:31:57    188s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/09 17:31:57    188s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/09 17:31:57    188s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[03/09 17:31:57    188s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/09 17:31:57    188s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:31:57    188s] [NR-eGR]      M2 ( 2)       254( 0.50%)        27( 0.05%)        11( 0.02%)         1( 0.00%)   ( 0.57%) 
[03/09 17:31:57    188s] [NR-eGR]      M3 ( 3)       179( 0.35%)        25( 0.05%)         1( 0.00%)         0( 0.00%)   ( 0.40%) 
[03/09 17:31:57    188s] [NR-eGR]      M4 ( 4)        10( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/09 17:31:57    188s] [NR-eGR]      M5 ( 5)         4( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/09 17:31:57    188s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:31:57    188s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:31:57    188s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/09 17:31:57    188s] [NR-eGR]        Total       447( 0.15%)        52( 0.02%)        12( 0.00%)         1( 0.00%)   ( 0.17%) 
[03/09 17:31:57    188s] [NR-eGR] 
[03/09 17:31:57    188s] (I)      Finished Global Routing ( CPU: 0.54 sec, Real: 0.14 sec, Curr Mem: 2214.33 MB )
[03/09 17:31:57    188s] (I)      total 2D Cap : 2616674 = (1342478 H, 1274196 V)
[03/09 17:31:57    188s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[03/09 17:31:57    188s] (I)      ============= Track Assignment ============
[03/09 17:31:57    188s] (I)      Started Track Assignment (8T) ( Curr Mem: 2214.33 MB )
[03/09 17:31:57    188s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[03/09 17:31:57    188s] (I)      Run Multi-thread track assignment
[03/09 17:31:57    189s] (I)      Finished Track Assignment (8T) ( CPU: 0.37 sec, Real: 0.06 sec, Curr Mem: 2214.33 MB )
[03/09 17:31:57    189s] (I)      Started Export ( Curr Mem: 2214.33 MB )
[03/09 17:31:57    189s] [NR-eGR]              Length (um)    Vias 
[03/09 17:31:57    189s] [NR-eGR] ---------------------------------
[03/09 17:31:57    189s] [NR-eGR]  M1   (1V)             0   34441 
[03/09 17:31:57    189s] [NR-eGR]  M2   (2H)         39126   50235 
[03/09 17:31:57    189s] [NR-eGR]  M3   (3V)         64573   12526 
[03/09 17:31:57    189s] [NR-eGR]  M4   (4H)         49932    4055 
[03/09 17:31:57    189s] [NR-eGR]  M5   (5V)         19593     985 
[03/09 17:31:57    189s] [NR-eGR]  M6   (6H)         12929     163 
[03/09 17:31:57    189s] [NR-eGR]  M7   (7V)          2182       0 
[03/09 17:31:57    189s] [NR-eGR]  M8   (8H)             0       0 
[03/09 17:31:57    189s] [NR-eGR]  M9   (9V)             0       0 
[03/09 17:31:57    189s] [NR-eGR]  Pad  (10H)            0       0 
[03/09 17:31:57    189s] [NR-eGR] ---------------------------------
[03/09 17:31:57    189s] [NR-eGR]       Total       188335  102405 
[03/09 17:31:57    189s] [NR-eGR] --------------------------------------------------------------------------
[03/09 17:31:57    189s] [NR-eGR] Total half perimeter of net bounding box: 132091um
[03/09 17:31:57    189s] [NR-eGR] Total length: 188335um, number of vias: 102405
[03/09 17:31:57    189s] [NR-eGR] --------------------------------------------------------------------------
[03/09 17:31:57    189s] [NR-eGR] Total eGR-routed clock nets wire length: 7040um, number of vias: 5518
[03/09 17:31:57    189s] [NR-eGR] --------------------------------------------------------------------------
[03/09 17:31:57    189s] (I)      Finished Export ( CPU: 0.15 sec, Real: 0.06 sec, Curr Mem: 2206.32 MB )
[03/09 17:31:57    189s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.29 sec, Real: 0.43 sec, Curr Mem: 2201.32 MB )
[03/09 17:31:57    189s] (I)      ====================================== Runtime Summary =======================================
[03/09 17:31:57    189s] (I)       Step                                             %      Start     Finish      Real       CPU 
[03/09 17:31:57    189s] (I)      ----------------------------------------------------------------------------------------------
[03/09 17:31:57    189s] (I)       Early Global Route kernel                  100.00%  26.93 sec  27.36 sec  0.43 sec  1.29 sec 
[03/09 17:31:57    189s] (I)       +-Import and model                          33.47%  26.94 sec  27.08 sec  0.14 sec  0.20 sec 
[03/09 17:31:57    189s] (I)       | +-Create place DB                         10.46%  26.94 sec  26.98 sec  0.05 sec  0.04 sec 
[03/09 17:31:57    189s] (I)       | | +-Import place data                     10.43%  26.94 sec  26.98 sec  0.04 sec  0.04 sec 
[03/09 17:31:57    189s] (I)       | | | +-Read instances and placement         4.25%  26.94 sec  26.95 sec  0.02 sec  0.01 sec 
[03/09 17:31:57    189s] (I)       | | | +-Read nets                            4.85%  26.95 sec  26.97 sec  0.02 sec  0.02 sec 
[03/09 17:31:57    189s] (I)       | +-Create route DB                         19.91%  26.98 sec  27.07 sec  0.09 sec  0.15 sec 
[03/09 17:31:57    189s] (I)       | | +-Import route data (8T)                19.80%  26.98 sec  27.07 sec  0.09 sec  0.15 sec 
[03/09 17:31:57    189s] (I)       | | | +-Read blockages ( Layer 2-7 )         1.88%  26.98 sec  26.99 sec  0.01 sec  0.02 sec 
[03/09 17:31:57    189s] (I)       | | | | +-Read routing blockages             0.00%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | | | +-Read instance blockages            0.78%  26.98 sec  26.99 sec  0.00 sec  0.01 sec 
[03/09 17:31:57    189s] (I)       | | | | +-Read PG blockages                  0.90%  26.99 sec  26.99 sec  0.00 sec  0.01 sec 
[03/09 17:31:57    189s] (I)       | | | | +-Read clock blockages               0.00%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | | | +-Read other blockages               0.00%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | | | +-Read halo blockages                0.04%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | | | +-Read boundary cut boxes            0.00%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | | +-Read blackboxes                      0.00%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | | +-Read prerouted                       0.11%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | | +-Read unlegalized nets                0.18%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | | +-Read nets                            0.91%  26.99 sec  27.00 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | | +-Move terms to pin center (8T)        2.78%  27.00 sec  27.01 sec  0.01 sec  0.07 sec 
[03/09 17:31:57    189s] (I)       | | | +-Set up via pillars                   0.02%  27.01 sec  27.01 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | | +-Initialize 3D grid graph             0.15%  27.01 sec  27.01 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | | +-Model blockage capacity             10.89%  27.01 sec  27.06 sec  0.05 sec  0.05 sec 
[03/09 17:31:57    189s] (I)       | | | | +-Initialize 3D capacity            10.41%  27.01 sec  27.06 sec  0.04 sec  0.04 sec 
[03/09 17:31:57    189s] (I)       | | | +-Move terms for access (8T)           0.82%  27.06 sec  27.06 sec  0.00 sec  0.01 sec 
[03/09 17:31:57    189s] (I)       | +-Read aux data                            1.08%  27.07 sec  27.07 sec  0.00 sec  0.01 sec 
[03/09 17:31:57    189s] (I)       | +-Others data preparation                  0.23%  27.07 sec  27.07 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | +-Create route kernel                      1.14%  27.07 sec  27.08 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       +-Global Routing                            33.43%  27.08 sec  27.22 sec  0.14 sec  0.54 sec 
[03/09 17:31:57    189s] (I)       | +-Initialization                           3.24%  27.08 sec  27.09 sec  0.01 sec  0.02 sec 
[03/09 17:31:57    189s] (I)       | +-Net group 1                             28.50%  27.09 sec  27.22 sec  0.12 sec  0.51 sec 
[03/09 17:31:57    189s] (I)       | | +-Generate topology (8T)                 2.01%  27.09 sec  27.10 sec  0.01 sec  0.03 sec 
[03/09 17:31:57    189s] (I)       | | +-Phase 1a                               9.50%  27.11 sec  27.15 sec  0.04 sec  0.17 sec 
[03/09 17:31:57    189s] (I)       | | | +-Pattern routing (8T)                 8.61%  27.11 sec  27.15 sec  0.04 sec  0.17 sec 
[03/09 17:31:57    189s] (I)       | | | +-Add via demand to 2D                 0.75%  27.15 sec  27.15 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | +-Phase 1b                               0.04%  27.15 sec  27.15 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | +-Phase 1c                               0.00%  27.15 sec  27.15 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | +-Phase 1d                               0.00%  27.15 sec  27.15 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | +-Phase 1e                               0.29%  27.15 sec  27.15 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | | +-Route legalization                   0.22%  27.15 sec  27.15 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | | | +-Legalize Reach Aware Violations    0.20%  27.15 sec  27.15 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | | +-Phase 1l                              15.09%  27.15 sec  27.22 sec  0.06 sec  0.30 sec 
[03/09 17:31:57    189s] (I)       | | | +-Layer assignment (8T)               14.27%  27.16 sec  27.22 sec  0.06 sec  0.30 sec 
[03/09 17:31:57    189s] (I)       | +-Clean cong LA                            0.00%  27.22 sec  27.22 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       +-Export 3D cong map                         2.38%  27.22 sec  27.23 sec  0.01 sec  0.01 sec 
[03/09 17:31:57    189s] (I)       | +-Export 2D cong map                       0.75%  27.23 sec  27.23 sec  0.00 sec  0.01 sec 
[03/09 17:31:57    189s] (I)       +-Extract Global 3D Wires                    0.90%  27.23 sec  27.24 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       +-Track Assignment (8T)                     13.29%  27.24 sec  27.30 sec  0.06 sec  0.37 sec 
[03/09 17:31:57    189s] (I)       | +-Initialization                           0.13%  27.24 sec  27.24 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       | +-Track Assignment Kernel                 13.06%  27.24 sec  27.30 sec  0.06 sec  0.37 sec 
[03/09 17:31:57    189s] (I)       | +-Free Memory                              0.02%  27.30 sec  27.30 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       +-Export                                    13.55%  27.30 sec  27.35 sec  0.06 sec  0.15 sec 
[03/09 17:31:57    189s] (I)       | +-Export DB wires                          4.53%  27.30 sec  27.32 sec  0.02 sec  0.08 sec 
[03/09 17:31:57    189s] (I)       | | +-Export all nets (8T)                   3.05%  27.30 sec  27.31 sec  0.01 sec  0.07 sec 
[03/09 17:31:57    189s] (I)       | | +-Set wire vias (8T)                     0.44%  27.31 sec  27.32 sec  0.00 sec  0.01 sec 
[03/09 17:31:57    189s] (I)       | +-Report wirelength                        6.92%  27.32 sec  27.35 sec  0.03 sec  0.02 sec 
[03/09 17:31:57    189s] (I)       | +-Update net boxes                         1.97%  27.35 sec  27.35 sec  0.01 sec  0.04 sec 
[03/09 17:31:57    189s] (I)       | +-Update timing                            0.00%  27.35 sec  27.35 sec  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)       +-Postprocess design                         0.59%  27.35 sec  27.36 sec  0.00 sec  0.01 sec 
[03/09 17:31:57    189s] (I)      ====================== Summary by functions ======================
[03/09 17:31:57    189s] (I)       Lv  Step                                   %      Real       CPU 
[03/09 17:31:57    189s] (I)      ------------------------------------------------------------------
[03/09 17:31:57    189s] (I)        0  Early Global Route kernel        100.00%  0.43 sec  1.29 sec 
[03/09 17:31:57    189s] (I)        1  Import and model                  33.47%  0.14 sec  0.20 sec 
[03/09 17:31:57    189s] (I)        1  Global Routing                    33.43%  0.14 sec  0.54 sec 
[03/09 17:31:57    189s] (I)        1  Export                            13.55%  0.06 sec  0.15 sec 
[03/09 17:31:57    189s] (I)        1  Track Assignment (8T)             13.29%  0.06 sec  0.37 sec 
[03/09 17:31:57    189s] (I)        1  Export 3D cong map                 2.38%  0.01 sec  0.01 sec 
[03/09 17:31:57    189s] (I)        1  Extract Global 3D Wires            0.90%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        1  Postprocess design                 0.59%  0.00 sec  0.01 sec 
[03/09 17:31:57    189s] (I)        2  Net group 1                       28.50%  0.12 sec  0.51 sec 
[03/09 17:31:57    189s] (I)        2  Create route DB                   19.91%  0.09 sec  0.15 sec 
[03/09 17:31:57    189s] (I)        2  Track Assignment Kernel           13.06%  0.06 sec  0.37 sec 
[03/09 17:31:57    189s] (I)        2  Create place DB                   10.46%  0.05 sec  0.04 sec 
[03/09 17:31:57    189s] (I)        2  Report wirelength                  6.92%  0.03 sec  0.02 sec 
[03/09 17:31:57    189s] (I)        2  Export DB wires                    4.53%  0.02 sec  0.08 sec 
[03/09 17:31:57    189s] (I)        2  Initialization                     3.37%  0.01 sec  0.02 sec 
[03/09 17:31:57    189s] (I)        2  Update net boxes                   1.97%  0.01 sec  0.04 sec 
[03/09 17:31:57    189s] (I)        2  Create route kernel                1.14%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        2  Read aux data                      1.08%  0.00 sec  0.01 sec 
[03/09 17:31:57    189s] (I)        2  Export 2D cong map                 0.75%  0.00 sec  0.01 sec 
[03/09 17:31:57    189s] (I)        2  Others data preparation            0.23%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        2  Free Memory                        0.02%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        3  Import route data (8T)            19.80%  0.09 sec  0.15 sec 
[03/09 17:31:57    189s] (I)        3  Phase 1l                          15.09%  0.06 sec  0.30 sec 
[03/09 17:31:57    189s] (I)        3  Import place data                 10.43%  0.04 sec  0.04 sec 
[03/09 17:31:57    189s] (I)        3  Phase 1a                           9.50%  0.04 sec  0.17 sec 
[03/09 17:31:57    189s] (I)        3  Export all nets (8T)               3.05%  0.01 sec  0.07 sec 
[03/09 17:31:57    189s] (I)        3  Generate topology (8T)             2.01%  0.01 sec  0.03 sec 
[03/09 17:31:57    189s] (I)        3  Set wire vias (8T)                 0.44%  0.00 sec  0.01 sec 
[03/09 17:31:57    189s] (I)        3  Phase 1e                           0.29%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        3  Phase 1b                           0.04%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        4  Layer assignment (8T)             14.27%  0.06 sec  0.30 sec 
[03/09 17:31:57    189s] (I)        4  Model blockage capacity           10.89%  0.05 sec  0.05 sec 
[03/09 17:31:57    189s] (I)        4  Pattern routing (8T)               8.61%  0.04 sec  0.17 sec 
[03/09 17:31:57    189s] (I)        4  Read nets                          5.75%  0.02 sec  0.02 sec 
[03/09 17:31:57    189s] (I)        4  Read instances and placement       4.25%  0.02 sec  0.01 sec 
[03/09 17:31:57    189s] (I)        4  Move terms to pin center (8T)      2.78%  0.01 sec  0.07 sec 
[03/09 17:31:57    189s] (I)        4  Read blockages ( Layer 2-7 )       1.88%  0.01 sec  0.02 sec 
[03/09 17:31:57    189s] (I)        4  Move terms for access (8T)         0.82%  0.00 sec  0.01 sec 
[03/09 17:31:57    189s] (I)        4  Add via demand to 2D               0.75%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        4  Route legalization                 0.22%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        4  Read unlegalized nets              0.18%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        4  Initialize 3D grid graph           0.15%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        4  Read prerouted                     0.11%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        5  Initialize 3D capacity            10.41%  0.04 sec  0.04 sec 
[03/09 17:31:57    189s] (I)        5  Read PG blockages                  0.90%  0.00 sec  0.01 sec 
[03/09 17:31:57    189s] (I)        5  Read instance blockages            0.78%  0.00 sec  0.01 sec 
[03/09 17:31:57    189s] (I)        5  Legalize Reach Aware Violations    0.20%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        5  Read halo blockages                0.04%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        5  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        5  Read other blockages               0.00%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[03/09 17:31:57    189s] Extraction called for design 'sha256' of instances=25734 and nets=9145 using extraction engine 'preRoute' .
[03/09 17:31:57    189s] PreRoute RC Extraction called for design sha256.
[03/09 17:31:57    189s] RC Extraction called in multi-corner(1) mode.
[03/09 17:31:57    189s] RCMode: PreRoute
[03/09 17:31:57    189s]       RC Corner Indexes            0   
[03/09 17:31:57    189s] Capacitance Scaling Factor   : 1.00000 
[03/09 17:31:57    189s] Resistance Scaling Factor    : 1.00000 
[03/09 17:31:57    189s] Clock Cap. Scaling Factor    : 1.00000 
[03/09 17:31:57    189s] Clock Res. Scaling Factor    : 1.00000 
[03/09 17:31:57    189s] Shrink Factor                : 1.00000
[03/09 17:31:57    189s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 17:31:57    189s] Using Quantus QRC technology file ...
[03/09 17:31:57    189s] 
[03/09 17:31:57    189s] Trim Metal Layers:
[03/09 17:31:57    189s] LayerId::1 widthSet size::1
[03/09 17:31:57    189s] LayerId::2 widthSet size::1
[03/09 17:31:57    189s] LayerId::3 widthSet size::1
[03/09 17:31:57    189s] LayerId::4 widthSet size::1
[03/09 17:31:57    189s] LayerId::5 widthSet size::1
[03/09 17:31:57    189s] LayerId::6 widthSet size::1
[03/09 17:31:57    189s] LayerId::7 widthSet size::1
[03/09 17:31:57    189s] LayerId::8 widthSet size::1
[03/09 17:31:57    189s] LayerId::9 widthSet size::1
[03/09 17:31:57    189s] LayerId::10 widthSet size::1
[03/09 17:31:57    189s] Updating RC grid for preRoute extraction ...
[03/09 17:31:57    189s] eee: pegSigSF::1.070000
[03/09 17:31:57    189s] Initializing multi-corner resistance tables ...
[03/09 17:31:57    189s] eee: l::1 avDens::0.000871 usedTrk::132.300007 availTrk::151875.000000 sigTrk::132.300007
[03/09 17:31:57    189s] eee: l::2 avDens::0.151602 usedTrk::23104.097545 availTrk::152400.000000 sigTrk::23104.097545
[03/09 17:31:57    189s] eee: l::3 avDens::0.062056 usedTrk::9699.411896 availTrk::156300.000000 sigTrk::9699.411896
[03/09 17:31:57    189s] eee: l::4 avDens::0.085925 usedTrk::6626.430044 availTrk::77118.750000 sigTrk::6626.430044
[03/09 17:31:57    189s] eee: l::5 avDens::0.105286 usedTrk::1837.248657 availTrk::17450.000000 sigTrk::1837.248657
[03/09 17:31:57    189s] eee: l::6 avDens::0.066015 usedTrk::1250.472961 availTrk::18942.187500 sigTrk::1250.472961
[03/09 17:31:57    189s] eee: l::7 avDens::0.027042 usedTrk::278.364444 availTrk::10293.750000 sigTrk::278.364444
[03/09 17:31:57    189s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:31:57    189s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:31:57    189s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:31:57    189s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 17:31:57    189s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.277374 ; uaWl: 1.000000 ; uaWlH: 0.449390 ; aWlH: 0.000000 ; Pmax: 0.877900 ; wcR: 0.633100 ; newSi: 0.001600 ; pMod: 80 ; wHLS: 1.582750 ;
[03/09 17:31:57    189s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2194.324M)
[03/09 17:31:57    189s] All LLGs are deleted
[03/09 17:31:57    189s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2194.3M, EPOCH TIME: 1741512717.763217
[03/09 17:31:57    189s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2194.3M, EPOCH TIME: 1741512717.763437
[03/09 17:31:57    189s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2194.3M, EPOCH TIME: 1741512717.768493
[03/09 17:31:57    189s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2322.4M, EPOCH TIME: 1741512717.771609
[03/09 17:31:57    189s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2322.4M, EPOCH TIME: 1741512717.780001
[03/09 17:31:57    189s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.009, MEM:2322.4M, EPOCH TIME: 1741512717.788780
[03/09 17:31:57    189s] Fast DP-INIT is on for default
[03/09 17:31:57    189s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.025, MEM:2322.4M, EPOCH TIME: 1741512717.796599
[03/09 17:31:57    189s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.061, MEM:2194.3M, EPOCH TIME: 1741512717.829390
[03/09 17:31:57    189s] Starting delay calculation for Setup views
[03/09 17:31:57    189s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/09 17:31:57    189s] #################################################################################
[03/09 17:31:57    189s] # Design Stage: PreRoute
[03/09 17:31:57    189s] # Design Name: sha256
[03/09 17:31:57    189s] # Design Mode: 7nm
[03/09 17:31:57    189s] # Analysis Mode: MMMC Non-OCV 
[03/09 17:31:57    189s] # Parasitics Mode: No SPEF/RCDB 
[03/09 17:31:57    189s] # Signoff Settings: SI Off 
[03/09 17:31:57    189s] #################################################################################
[03/09 17:31:58    190s] Topological Sorting (REAL = 0:00:00.0, MEM = 2250.3M, InitMEM = 2248.3M)
[03/09 17:31:58    190s] Calculate delays in Single mode...
[03/09 17:31:58    190s] Start delay calculation (fullDC) (8 T). (MEM=2250.32)
[03/09 17:31:58    190s] siFlow : Timing analysis mode is single, using late cdB files
[03/09 17:31:58    190s] Start AAE Lib Loading. (MEM=2261.84)
[03/09 17:31:58    190s] End AAE Lib Loading. (MEM=2300 CPU=0:00:00.0 Real=0:00:00.0)
[03/09 17:31:58    190s] End AAE Lib Interpolated Model. (MEM=2300 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/09 17:31:58    193s] Total number of fetched objects 9105
[03/09 17:31:58    193s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 17:31:58    193s] End delay calculation. (MEM=2837.56 CPU=0:00:02.4 REAL=0:00:00.0)
[03/09 17:32:00    194s] End delay calculation (fullDC). (MEM=2678.17 CPU=0:00:03.3 REAL=0:00:02.0)
[03/09 17:32:00    194s] *** CDM Built up (cpu=0:00:04.3  real=0:00:03.0  mem= 2678.2M) ***
[03/09 17:32:00    194s] *** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:03.0 totSessionCpu=0:03:15 mem=2678.2M)
[03/09 17:32:00    194s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_tc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.421  |
|           TNS (ns):| -1954.3 |
|    Violating Paths:|  1288   |
|          All Paths:|  3644   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.347   |      7 (7)       |
|   max_tran     |   1068 (4438)    |   -3.542   |   1068 (5356)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.219%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:05, mem = 1619.1M, totSessionCpu=0:03:15 **
[03/09 17:32:00    195s] *** InitOpt #1 [finish] : cpu/real = 0:00:09.0/0:00:05.3 (1.7), totSession cpu/real = 0:03:15.0/0:01:08.0 (2.9), mem = 2361.7M
[03/09 17:32:00    195s] 
[03/09 17:32:00    195s] =============================================================================================
[03/09 17:32:00    195s]  Step TAT Report for InitOpt #1                                                 21.13-s100_1
[03/09 17:32:00    195s] =============================================================================================
[03/09 17:32:00    195s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 17:32:00    195s] ---------------------------------------------------------------------------------------------
[03/09 17:32:00    195s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:00    195s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.9 % )     0:00:02.7 /  0:00:05.4    2.0
[03/09 17:32:00    195s] [ DrvReport              ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.3    2.5
[03/09 17:32:00    195s] [ CellServerInit         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.2
[03/09 17:32:00    195s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  24.1 % )     0:00:01.3 /  0:00:01.3    1.1
[03/09 17:32:00    195s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:00    195s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:00    195s] [ EarlyGlobalRoute       ]      1   0:00:00.4  (   8.3 % )     0:00:00.4 /  0:00:01.3    3.0
[03/09 17:32:00    195s] [ ExtractRC              ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.2    1.2
[03/09 17:32:00    195s] [ TimingUpdate           ]      1   0:00:00.1  (   1.8 % )     0:00:02.4 /  0:00:04.9    2.0
[03/09 17:32:00    195s] [ FullDelayCalc          ]      1   0:00:02.3  (  44.4 % )     0:00:02.3 /  0:00:04.5    1.9
[03/09 17:32:00    195s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    2.7
[03/09 17:32:00    195s] [ MISC                   ]          0:00:00.7  (  13.6 % )     0:00:00.7 /  0:00:00.8    1.1
[03/09 17:32:00    195s] ---------------------------------------------------------------------------------------------
[03/09 17:32:00    195s]  InitOpt #1 TOTAL                   0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:09.0    1.7
[03/09 17:32:00    195s] ---------------------------------------------------------------------------------------------
[03/09 17:32:00    195s] 
[03/09 17:32:00    195s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/09 17:32:00    195s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 17:32:00    195s] ### Creating PhyDesignMc. totSessionCpu=0:03:15 mem=2361.7M
[03/09 17:32:00    195s] OPERPROF: Starting DPlace-Init at level 1, MEM:2361.7M, EPOCH TIME: 1741512720.439243
[03/09 17:32:00    195s] z: 1, totalTracks: 0
[03/09 17:32:00    195s] z: 3, totalTracks: 1
[03/09 17:32:00    195s] z: 5, totalTracks: 1
[03/09 17:32:00    195s] z: 7, totalTracks: 1
[03/09 17:32:00    195s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 17:32:00    195s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:32:00    195s] OPERPROF:   Starting CceInit at level 2, MEM:2361.7M, EPOCH TIME: 1741512720.440366
[03/09 17:32:00    195s] Initializing Route Infrastructure for color support ...
[03/09 17:32:00    195s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2361.7M, EPOCH TIME: 1741512720.440413
[03/09 17:32:00    195s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2361.7M, EPOCH TIME: 1741512720.441004
[03/09 17:32:00    195s] Route Infrastructure Initialized for color support successfully.
[03/09 17:32:00    195s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2361.7M, EPOCH TIME: 1741512720.441049
[03/09 17:32:00    195s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2361.7M, EPOCH TIME: 1741512720.456075
[03/09 17:32:00    195s] z: 1, totalTracks: 0
[03/09 17:32:00    195s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:32:00    195s] z: 3, totalTracks: 1
[03/09 17:32:00    195s] z: 5, totalTracks: 1
[03/09 17:32:00    195s] z: 7, totalTracks: 1
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:32:00    195s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:32:00    195s] z: 9, totalTracks: 1
[03/09 17:32:00    195s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 17:32:00    195s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:32:00    195s] 
[03/09 17:32:00    195s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:32:00    195s] OPERPROF:     Starting CMU at level 3, MEM:2459.2M, EPOCH TIME: 1741512720.507429
[03/09 17:32:00    195s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2459.2M, EPOCH TIME: 1741512720.508817
[03/09 17:32:00    195s] 
[03/09 17:32:00    195s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:32:00    195s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.057, MEM:2363.2M, EPOCH TIME: 1741512720.512804
[03/09 17:32:00    195s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2363.2M, EPOCH TIME: 1741512720.512859
[03/09 17:32:00    195s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:2363.2M, EPOCH TIME: 1741512720.514645
[03/09 17:32:00    195s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2363.2MB).
[03/09 17:32:00    195s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.078, MEM:2363.2M, EPOCH TIME: 1741512720.516916
[03/09 17:32:00    195s] TotalInstCnt at PhyDesignMc Initialization: 9,014
[03/09 17:32:00    195s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:15 mem=2363.2M
[03/09 17:32:00    195s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2363.2M, EPOCH TIME: 1741512720.547449
[03/09 17:32:00    195s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.014, MEM:2363.2M, EPOCH TIME: 1741512720.561531
[03/09 17:32:00    195s] TotalInstCnt at PhyDesignMc Destruction: 9,014
[03/09 17:32:00    195s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 17:32:00    195s] ### Creating PhyDesignMc. totSessionCpu=0:03:15 mem=2363.2M
[03/09 17:32:00    195s] OPERPROF: Starting DPlace-Init at level 1, MEM:2363.2M, EPOCH TIME: 1741512720.562253
[03/09 17:32:00    195s] z: 1, totalTracks: 0
[03/09 17:32:00    195s] z: 3, totalTracks: 1
[03/09 17:32:00    195s] z: 5, totalTracks: 1
[03/09 17:32:00    195s] z: 7, totalTracks: 1
[03/09 17:32:00    195s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 17:32:00    195s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:32:00    195s] OPERPROF:   Starting CceInit at level 2, MEM:2363.2M, EPOCH TIME: 1741512720.563522
[03/09 17:32:00    195s] Initializing Route Infrastructure for color support ...
[03/09 17:32:00    195s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2363.2M, EPOCH TIME: 1741512720.563575
[03/09 17:32:00    195s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2363.2M, EPOCH TIME: 1741512720.564176
[03/09 17:32:00    195s] Route Infrastructure Initialized for color support successfully.
[03/09 17:32:00    195s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2363.2M, EPOCH TIME: 1741512720.564220
[03/09 17:32:00    195s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2363.2M, EPOCH TIME: 1741512720.576469
[03/09 17:32:00    195s] z: 1, totalTracks: 0
[03/09 17:32:00    195s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:32:00    195s] z: 3, totalTracks: 1
[03/09 17:32:00    195s] z: 5, totalTracks: 1
[03/09 17:32:00    195s] z: 7, totalTracks: 1
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:00    195s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:32:00    195s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:32:00    195s] z: 9, totalTracks: 1
[03/09 17:32:00    195s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 17:32:00    195s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:32:00    195s] 
[03/09 17:32:00    195s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:32:00    195s] OPERPROF:     Starting CMU at level 3, MEM:2459.2M, EPOCH TIME: 1741512720.622961
[03/09 17:32:00    195s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2459.2M, EPOCH TIME: 1741512720.624367
[03/09 17:32:00    195s] 
[03/09 17:32:00    195s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:32:00    195s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.052, MEM:2363.2M, EPOCH TIME: 1741512720.628086
[03/09 17:32:00    195s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2363.2M, EPOCH TIME: 1741512720.628146
[03/09 17:32:00    195s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:2363.2M, EPOCH TIME: 1741512720.629885
[03/09 17:32:00    195s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2363.2MB).
[03/09 17:32:00    195s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.070, MEM:2363.2M, EPOCH TIME: 1741512720.632143
[03/09 17:32:00    195s] TotalInstCnt at PhyDesignMc Initialization: 9,014
[03/09 17:32:00    195s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:15 mem=2363.2M
[03/09 17:32:00    195s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2363.2M, EPOCH TIME: 1741512720.660454
[03/09 17:32:00    195s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.012, MEM:2363.2M, EPOCH TIME: 1741512720.672193
[03/09 17:32:00    195s] TotalInstCnt at PhyDesignMc Destruction: 9,014
[03/09 17:32:00    195s] *** Starting optimizing excluded clock nets MEM= 2363.2M) ***
[03/09 17:32:00    195s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2363.2M) ***
[03/09 17:32:00    195s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[03/09 17:32:00    195s] Begin: GigaOpt Route Type Constraints Refinement
[03/09 17:32:00    195s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:03:15.3/0:01:08.3 (2.9), mem = 2363.2M
[03/09 17:32:00    195s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6388.1
[03/09 17:32:00    195s] ### Creating RouteCongInterface, started
[03/09 17:32:00    195s] ### Creating TopoMgr, started
[03/09 17:32:00    195s] ### Creating TopoMgr, finished
[03/09 17:32:00    195s] #optDebug: Start CG creation (mem=2363.2M)
[03/09 17:32:00    195s]  ...initializing CG  maxDriveDist 199.386750 stdCellHgt 1.080000 defLenToSkip 7.560000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 19.938500 
[03/09 17:32:00    195s] (cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:00    195s]  ...processing cgPrt (cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:00    195s]  ...processing cgEgp (cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:00    195s]  ...processing cgPbk (cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:00    195s]  ...processing cgNrb(cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:00    195s]  ...processing cgObs (cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:00    195s]  ...processing cgCon (cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:00    195s]  ...processing cgPdm (cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:00    195s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:00    195s] 
[03/09 17:32:00    195s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[03/09 17:32:00    195s] 
[03/09 17:32:00    195s] #optDebug: {0, 1.000}
[03/09 17:32:00    195s] ### Creating RouteCongInterface, finished
[03/09 17:32:00    195s] Updated routing constraints on 0 nets.
[03/09 17:32:00    195s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6388.1
[03/09 17:32:00    195s] Bottom Preferred Layer:
[03/09 17:32:00    195s]     None
[03/09 17:32:00    195s] Via Pillar Rule:
[03/09 17:32:00    195s]     None
[03/09 17:32:00    195s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.2/0:00:00.1 (1.2), totSession cpu/real = 0:03:15.5/0:01:08.4 (2.9), mem = 2491.3M
[03/09 17:32:00    195s] 
[03/09 17:32:00    195s] =============================================================================================
[03/09 17:32:00    195s]  Step TAT Report for CongRefineRouteType #1                                     21.13-s100_1
[03/09 17:32:00    195s] =============================================================================================
[03/09 17:32:00    195s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 17:32:00    195s] ---------------------------------------------------------------------------------------------
[03/09 17:32:00    195s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  81.7 % )     0:00:00.1 /  0:00:00.1    1.1
[03/09 17:32:00    195s] [ MISC                   ]          0:00:00.0  (  18.3 % )     0:00:00.0 /  0:00:00.0    1.9
[03/09 17:32:00    195s] ---------------------------------------------------------------------------------------------
[03/09 17:32:00    195s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.2    1.2
[03/09 17:32:00    195s] ---------------------------------------------------------------------------------------------
[03/09 17:32:00    195s] 
[03/09 17:32:00    195s] End: GigaOpt Route Type Constraints Refinement
[03/09 17:32:00    195s] The useful skew maximum allowed delay is: 0.15
[03/09 17:32:01    196s] Deleting Lib Analyzer.
[03/09 17:32:01    196s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:03:16.0/0:01:08.7 (2.9), mem = 2491.3M
[03/09 17:32:01    196s] Info: 1 clock net  excluded from IPO operation.
[03/09 17:32:01    196s] ### Creating LA Mngr. totSessionCpu=0:03:16 mem=2491.3M
[03/09 17:32:01    196s] ### Creating LA Mngr, finished. totSessionCpu=0:03:16 mem=2491.3M
[03/09 17:32:01    196s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/09 17:32:01    196s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6388.2
[03/09 17:32:01    196s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 17:32:01    196s] ### Creating PhyDesignMc. totSessionCpu=0:03:16 mem=2491.3M
[03/09 17:32:01    196s] OPERPROF: Starting DPlace-Init at level 1, MEM:2491.3M, EPOCH TIME: 1741512721.179168
[03/09 17:32:01    196s] z: 1, totalTracks: 0
[03/09 17:32:01    196s] z: 3, totalTracks: 1
[03/09 17:32:01    196s] z: 5, totalTracks: 1
[03/09 17:32:01    196s] z: 7, totalTracks: 1
[03/09 17:32:01    196s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 17:32:01    196s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:32:01    196s] OPERPROF:   Starting CceInit at level 2, MEM:2491.3M, EPOCH TIME: 1741512721.180255
[03/09 17:32:01    196s] Initializing Route Infrastructure for color support ...
[03/09 17:32:01    196s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2491.3M, EPOCH TIME: 1741512721.180304
[03/09 17:32:01    196s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2491.3M, EPOCH TIME: 1741512721.180876
[03/09 17:32:01    196s] Route Infrastructure Initialized for color support successfully.
[03/09 17:32:01    196s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2491.3M, EPOCH TIME: 1741512721.180920
[03/09 17:32:01    196s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2491.3M, EPOCH TIME: 1741512721.193277
[03/09 17:32:01    196s] z: 1, totalTracks: 0
[03/09 17:32:01    196s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:32:01    196s] z: 3, totalTracks: 1
[03/09 17:32:01    196s] z: 5, totalTracks: 1
[03/09 17:32:01    196s] z: 7, totalTracks: 1
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:01    196s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:32:01    196s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:32:01    196s] z: 9, totalTracks: 1
[03/09 17:32:01    196s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 17:32:01    196s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:32:01    196s] 
[03/09 17:32:01    196s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:32:01    196s] OPERPROF:     Starting CMU at level 3, MEM:2587.3M, EPOCH TIME: 1741512721.240556
[03/09 17:32:01    196s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2587.3M, EPOCH TIME: 1741512721.241942
[03/09 17:32:01    196s] 
[03/09 17:32:01    196s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:32:01    196s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.052, MEM:2491.3M, EPOCH TIME: 1741512721.245587
[03/09 17:32:01    196s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2491.3M, EPOCH TIME: 1741512721.245641
[03/09 17:32:01    196s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:2491.3M, EPOCH TIME: 1741512721.247351
[03/09 17:32:01    196s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2491.3MB).
[03/09 17:32:01    196s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:2491.3M, EPOCH TIME: 1741512721.249573
[03/09 17:32:01    196s] TotalInstCnt at PhyDesignMc Initialization: 9,014
[03/09 17:32:01    196s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:16 mem=2491.3M
[03/09 17:32:01    196s] 
[03/09 17:32:01    196s] Footprint cell information for calculating maxBufDist
[03/09 17:32:01    196s] *info: There are 17 candidate Buffer cells
[03/09 17:32:01    196s] *info: There are 20 candidate Inverter cells
[03/09 17:32:01    196s] 
[03/09 17:32:01    196s] #optDebug: Start CG creation (mem=2491.3M)
[03/09 17:32:01    196s]  ...initializing CG  maxDriveDist -0.000250 stdCellHgt 1.080000 defLenToSkip 7.560000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 7.560000 
[03/09 17:32:01    196s] (cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:01    196s]  ...processing cgPrt (cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:01    196s]  ...processing cgEgp (cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:01    196s]  ...processing cgPbk (cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:01    196s]  ...processing cgNrb(cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:01    196s]  ...processing cgObs (cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:01    196s]  ...processing cgCon (cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:01    196s]  ...processing cgPdm (cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:01    196s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2491.3M)
[03/09 17:32:01    196s] ### Creating RouteCongInterface, started
[03/09 17:32:01    196s] 
[03/09 17:32:01    196s] Creating Lib Analyzer ...
[03/09 17:32:01    196s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[03/09 17:32:01    196s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/09 17:32:01    196s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[03/09 17:32:01    196s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[03/09 17:32:01    196s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[03/09 17:32:01    196s] 
[03/09 17:32:01    196s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 17:32:02    197s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:17 mem=2491.3M
[03/09 17:32:02    197s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:17 mem=2491.3M
[03/09 17:32:02    197s] Creating Lib Analyzer, finished. 
[03/09 17:32:02    197s] 
[03/09 17:32:02    197s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[03/09 17:32:02    197s] 
[03/09 17:32:02    197s] #optDebug: {0, 1.000}
[03/09 17:32:02    197s] ### Creating RouteCongInterface, finished
[03/09 17:32:02    197s] {MG  {4 0 1 0.141966}  {6 0 1.4 0.262814} }
[03/09 17:32:02    197s] 
[03/09 17:32:02    197s] Netlist preparation processing... 
[03/09 17:32:02    198s] Removed 0 instance
[03/09 17:32:02    198s] *info: Marking 0 isolation instances dont touch
[03/09 17:32:02    198s] *info: Marking 0 level shifter instances dont touch
[03/09 17:32:02    198s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2926.6M, EPOCH TIME: 1741512722.941517
[03/09 17:32:02    198s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.016, MEM:2438.1M, EPOCH TIME: 1741512722.957752
[03/09 17:32:02    198s] TotalInstCnt at PhyDesignMc Destruction: 9,014
[03/09 17:32:02    198s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6388.2
[03/09 17:32:02    198s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:02.1/0:00:01.9 (1.1), totSession cpu/real = 0:03:18.1/0:01:10.5 (2.8), mem = 2438.1M
[03/09 17:32:02    198s] 
[03/09 17:32:02    198s] =============================================================================================
[03/09 17:32:02    198s]  Step TAT Report for SimplifyNetlist #1                                         21.13-s100_1
[03/09 17:32:02    198s] =============================================================================================
[03/09 17:32:02    198s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 17:32:02    198s] ---------------------------------------------------------------------------------------------
[03/09 17:32:02    198s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  29.6 % )     0:00:00.6 /  0:00:00.6    1.1
[03/09 17:32:02    198s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:02    198s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.3    1.9
[03/09 17:32:02    198s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.9 % )     0:00:00.6 /  0:00:00.6    1.1
[03/09 17:32:02    198s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  21.6 % )     0:00:00.4 /  0:00:00.4    1.0
[03/09 17:32:02    198s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[03/09 17:32:02    198s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    2.1
[03/09 17:32:02    198s] [ MISC                   ]          0:00:00.7  (  37.8 % )     0:00:00.7 /  0:00:00.7    1.0
[03/09 17:32:02    198s] ---------------------------------------------------------------------------------------------
[03/09 17:32:02    198s]  SimplifyNetlist #1 TOTAL           0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:02.1    1.1
[03/09 17:32:02    198s] ---------------------------------------------------------------------------------------------
[03/09 17:32:02    198s] 
[03/09 17:32:03    198s] Deleting Lib Analyzer.
[03/09 17:32:03    198s] Begin: GigaOpt high fanout net optimization
[03/09 17:32:03    198s] GigaOpt HFN: use maxLocalDensity 1.2
[03/09 17:32:03    198s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/09 17:32:03    198s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:03:18.3/0:01:10.7 (2.8), mem = 2438.1M
[03/09 17:32:03    198s] Info: 1 clock net  excluded from IPO operation.
[03/09 17:32:03    198s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6388.3
[03/09 17:32:03    198s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 17:32:03    198s] ### Creating PhyDesignMc. totSessionCpu=0:03:18 mem=2438.1M
[03/09 17:32:03    198s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/09 17:32:03    198s] OPERPROF: Starting DPlace-Init at level 1, MEM:2438.1M, EPOCH TIME: 1741512723.105969
[03/09 17:32:03    198s] z: 1, totalTracks: 0
[03/09 17:32:03    198s] z: 3, totalTracks: 1
[03/09 17:32:03    198s] z: 5, totalTracks: 1
[03/09 17:32:03    198s] z: 7, totalTracks: 1
[03/09 17:32:03    198s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 17:32:03    198s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:32:03    198s] OPERPROF:   Starting CceInit at level 2, MEM:2438.1M, EPOCH TIME: 1741512723.107064
[03/09 17:32:03    198s] Initializing Route Infrastructure for color support ...
[03/09 17:32:03    198s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2438.1M, EPOCH TIME: 1741512723.107120
[03/09 17:32:03    198s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2438.1M, EPOCH TIME: 1741512723.107714
[03/09 17:32:03    198s] Route Infrastructure Initialized for color support successfully.
[03/09 17:32:03    198s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2438.1M, EPOCH TIME: 1741512723.107759
[03/09 17:32:03    198s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2438.1M, EPOCH TIME: 1741512723.120040
[03/09 17:32:03    198s] z: 1, totalTracks: 0
[03/09 17:32:03    198s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:32:03    198s] z: 3, totalTracks: 1
[03/09 17:32:03    198s] z: 5, totalTracks: 1
[03/09 17:32:03    198s] z: 7, totalTracks: 1
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:03    198s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:32:03    198s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:32:03    198s] z: 9, totalTracks: 1
[03/09 17:32:03    198s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 17:32:03    198s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:32:03    198s] 
[03/09 17:32:03    198s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:32:03    198s] OPERPROF:     Starting CMU at level 3, MEM:2534.1M, EPOCH TIME: 1741512723.177294
[03/09 17:32:03    198s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2534.1M, EPOCH TIME: 1741512723.178666
[03/09 17:32:03    198s] 
[03/09 17:32:03    198s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:32:03    198s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.063, MEM:2438.1M, EPOCH TIME: 1741512723.182638
[03/09 17:32:03    198s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2438.1M, EPOCH TIME: 1741512723.182693
[03/09 17:32:03    198s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:2438.1M, EPOCH TIME: 1741512723.184420
[03/09 17:32:03    198s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2438.1MB).
[03/09 17:32:03    198s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.081, MEM:2438.1M, EPOCH TIME: 1741512723.186706
[03/09 17:32:03    198s] TotalInstCnt at PhyDesignMc Initialization: 9,014
[03/09 17:32:03    198s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:19 mem=2438.1M
[03/09 17:32:03    198s] ### Creating RouteCongInterface, started
[03/09 17:32:03    198s] 
[03/09 17:32:03    198s] Creating Lib Analyzer ...
[03/09 17:32:03    198s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[03/09 17:32:03    198s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/09 17:32:03    198s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[03/09 17:32:03    198s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[03/09 17:32:03    198s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[03/09 17:32:03    198s] 
[03/09 17:32:03    198s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 17:32:03    199s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:19 mem=2438.1M
[03/09 17:32:03    199s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:19 mem=2438.1M
[03/09 17:32:03    199s] Creating Lib Analyzer, finished. 
[03/09 17:32:03    199s] 
[03/09 17:32:03    199s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[03/09 17:32:03    199s] 
[03/09 17:32:03    199s] #optDebug: {0, 1.000}
[03/09 17:32:03    199s] ### Creating RouteCongInterface, finished
[03/09 17:32:03    199s] {MG  {4 0 1 0.141966}  {6 0 1.4 0.262814} }
[03/09 17:32:04    200s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 17:32:04    200s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 17:32:04    200s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[03/09 17:32:04    200s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 17:32:04    200s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 17:32:04    200s] +---------+---------+--------+---------+------------+--------+
[03/09 17:32:04    200s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/09 17:32:04    200s] +---------+---------+--------+---------+------------+--------+
[03/09 17:32:04    200s] |   10.22%|        -|  -2.421|-1954.293|   0:00:00.0| 2817.8M|
[03/09 17:32:04    200s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 17:32:04    200s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 17:32:04    200s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[03/09 17:32:05    202s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 17:32:05    202s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 17:32:05    202s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 17:32:05    202s] |   10.28%|       69|  -2.430|-1679.262|   0:00:01.0| 3169.9M|
[03/09 17:32:05    202s] +---------+---------+--------+---------+------------+--------+
[03/09 17:32:05    202s] 
[03/09 17:32:05    202s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:02.2 real=0:00:01.0 mem=3169.9M) ***
[03/09 17:32:05    202s] 
[03/09 17:32:05    202s] ###############################################################################
[03/09 17:32:05    202s] #
[03/09 17:32:05    202s] #  Large fanout net report:  
[03/09 17:32:05    202s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[03/09 17:32:05    202s] #     - current density: 10.28
[03/09 17:32:05    202s] #
[03/09 17:32:05    202s] #  List of high fanout nets:
[03/09 17:32:05    202s] #        Net(1):  core_n_62183: (fanouts = 126)
[03/09 17:32:05    202s] #
[03/09 17:32:05    202s] ###############################################################################
[03/09 17:32:05    202s] Bottom Preferred Layer:
[03/09 17:32:05    202s]     None
[03/09 17:32:05    202s] Via Pillar Rule:
[03/09 17:32:05    202s]     None
[03/09 17:32:05    202s] 
[03/09 17:32:05    202s] 
[03/09 17:32:05    202s] =======================================================================
[03/09 17:32:05    202s]                 Reasons for remaining drv violations
[03/09 17:32:05    202s] =======================================================================
[03/09 17:32:05    202s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[03/09 17:32:05    202s] 
[03/09 17:32:05    202s] Total-nets :: 9130, Stn-nets :: 73, ratio :: 0.799562 %, Total-len 188704, Stn-len 13161.2
[03/09 17:32:05    202s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2960.5M, EPOCH TIME: 1741512725.215255
[03/09 17:32:05    202s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.033, MEM:2503.9M, EPOCH TIME: 1741512725.248299
[03/09 17:32:05    202s] TotalInstCnt at PhyDesignMc Destruction: 9,083
[03/09 17:32:05    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6388.3
[03/09 17:32:05    202s] *** DrvOpt #1 [finish] : cpu/real = 0:00:04.3/0:00:02.2 (2.0), totSession cpu/real = 0:03:22.5/0:01:12.8 (2.8), mem = 2503.9M
[03/09 17:32:05    202s] 
[03/09 17:32:05    202s] =============================================================================================
[03/09 17:32:05    202s]  Step TAT Report for DrvOpt #1                                                  21.13-s100_1
[03/09 17:32:05    202s] =============================================================================================
[03/09 17:32:05    202s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 17:32:05    202s] ---------------------------------------------------------------------------------------------
[03/09 17:32:05    202s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.1
[03/09 17:32:05    202s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  25.4 % )     0:00:00.6 /  0:00:00.6    1.1
[03/09 17:32:05    202s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:05    202s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.3    1.8
[03/09 17:32:05    202s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.5 % )     0:00:00.6 /  0:00:00.7    1.1
[03/09 17:32:05    202s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:05    202s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:02.2    3.0
[03/09 17:32:05    202s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:05    202s] [ OptEval                ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.2    2.1
[03/09 17:32:05    202s] [ OptCommit              ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/09 17:32:05    202s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   4.1 % )     0:00:00.4 /  0:00:01.5    3.5
[03/09 17:32:05    202s] [ IncrDelayCalc          ]      7   0:00:00.3  (  15.3 % )     0:00:00.3 /  0:00:01.4    4.3
[03/09 17:32:05    202s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:05    202s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.4    3.5
[03/09 17:32:05    202s] [ MISC                   ]          0:00:00.6  (  27.5 % )     0:00:00.6 /  0:00:01.0    1.7
[03/09 17:32:05    202s] ---------------------------------------------------------------------------------------------
[03/09 17:32:05    202s]  DrvOpt #1 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:04.3    2.0
[03/09 17:32:05    202s] ---------------------------------------------------------------------------------------------
[03/09 17:32:05    202s] 
[03/09 17:32:05    202s] GigaOpt HFN: restore maxLocalDensity to 0.92
[03/09 17:32:05    202s] End: GigaOpt high fanout net optimization
[03/09 17:32:05    202s] Begin: GigaOpt DRV Optimization
[03/09 17:32:05    202s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/09 17:32:05    202s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:03:22.5/0:01:12.8 (2.8), mem = 2503.9M
[03/09 17:32:05    202s] Info: 1 clock net  excluded from IPO operation.
[03/09 17:32:05    202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6388.4
[03/09 17:32:05    202s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 17:32:05    202s] ### Creating PhyDesignMc. totSessionCpu=0:03:23 mem=2503.9M
[03/09 17:32:05    202s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/09 17:32:05    202s] OPERPROF: Starting DPlace-Init at level 1, MEM:2503.9M, EPOCH TIME: 1741512725.280235
[03/09 17:32:05    202s] z: 1, totalTracks: 0
[03/09 17:32:05    202s] z: 3, totalTracks: 1
[03/09 17:32:05    202s] z: 5, totalTracks: 1
[03/09 17:32:05    202s] z: 7, totalTracks: 1
[03/09 17:32:05    202s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 17:32:05    202s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:32:05    202s] OPERPROF:   Starting CceInit at level 2, MEM:2503.9M, EPOCH TIME: 1741512725.281342
[03/09 17:32:05    202s] Initializing Route Infrastructure for color support ...
[03/09 17:32:05    202s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2503.9M, EPOCH TIME: 1741512725.281389
[03/09 17:32:05    202s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2503.9M, EPOCH TIME: 1741512725.281958
[03/09 17:32:05    202s] Route Infrastructure Initialized for color support successfully.
[03/09 17:32:05    202s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2503.9M, EPOCH TIME: 1741512725.282001
[03/09 17:32:05    202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2503.9M, EPOCH TIME: 1741512725.295895
[03/09 17:32:05    202s] z: 1, totalTracks: 0
[03/09 17:32:05    202s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:32:05    202s] z: 3, totalTracks: 1
[03/09 17:32:05    202s] z: 5, totalTracks: 1
[03/09 17:32:05    202s] z: 7, totalTracks: 1
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell BUFx4f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell BUFx4f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:05    202s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:32:05    202s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:32:05    202s] z: 9, totalTracks: 1
[03/09 17:32:05    202s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 17:32:05    202s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:32:05    202s] 
[03/09 17:32:05    202s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:32:05    202s] OPERPROF:     Starting CMU at level 3, MEM:2600.0M, EPOCH TIME: 1741512725.354950
[03/09 17:32:05    202s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2600.0M, EPOCH TIME: 1741512725.356422
[03/09 17:32:05    202s] 
[03/09 17:32:05    202s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:32:05    202s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.064, MEM:2503.9M, EPOCH TIME: 1741512725.360374
[03/09 17:32:05    202s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2503.9M, EPOCH TIME: 1741512725.360427
[03/09 17:32:05    202s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:2503.9M, EPOCH TIME: 1741512725.362180
[03/09 17:32:05    202s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2503.9MB).
[03/09 17:32:05    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.084, MEM:2503.9M, EPOCH TIME: 1741512725.364430
[03/09 17:32:05    202s] TotalInstCnt at PhyDesignMc Initialization: 9,083
[03/09 17:32:05    202s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:23 mem=2504.0M
[03/09 17:32:05    202s] ### Creating RouteCongInterface, started
[03/09 17:32:05    202s] 
[03/09 17:32:05    202s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[03/09 17:32:05    202s] 
[03/09 17:32:05    202s] #optDebug: {0, 1.000}
[03/09 17:32:05    202s] ### Creating RouteCongInterface, finished
[03/09 17:32:05    202s] {MG  {4 0 1 0.141966}  {6 0 1.4 0.262814} }
[03/09 17:32:06    204s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 17:32:06    204s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 17:32:06    204s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 17:32:06    204s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/09 17:32:06    204s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 17:32:06    204s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/09 17:32:06    204s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 17:32:06    204s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 17:32:06    204s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 17:32:06    204s] Info: violation cost 18126.144531 (cap = 25.561810, tran = 18090.582031, len = 0.000000, fanout load = 0.000000, fanout count = 10.000000, glitch 0.000000)
[03/09 17:32:06    204s] |   651|  3459|    -3.61|     6|     6|    -0.18|     0|     0|     0|     0|    -2.43| -1679.26|       0|       0|       0| 10.28%|          |         |
[03/09 17:32:06    205s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 17:32:07    206s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 17:32:07    207s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 17:32:07    207s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 17:32:07    207s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 17:32:07    207s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.11|    -6.70|      31|       0|      17| 10.29%| 0:00:01.0|  3241.2M|
[03/09 17:32:07    207s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 17:32:07    207s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 17:32:07    207s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 17:32:07    207s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.11|    -6.70|       0|       0|       0| 10.29%| 0:00:00.0|  3241.2M|
[03/09 17:32:07    207s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 17:32:07    207s] Bottom Preferred Layer:
[03/09 17:32:07    207s] +-----------+------------+----------+
[03/09 17:32:07    207s] |   Layer   |   OPT_LA   |   Rule   |
[03/09 17:32:07    207s] +-----------+------------+----------+
[03/09 17:32:07    207s] | M4 (z=4)  |          2 | default  |
[03/09 17:32:07    207s] +-----------+------------+----------+
[03/09 17:32:07    207s] Via Pillar Rule:
[03/09 17:32:07    207s]     None
[03/09 17:32:07    207s] 
[03/09 17:32:07    207s] *** Finish DRV Fixing (cpu=0:00:03.4 real=0:00:01.0 mem=3241.2M) ***
[03/09 17:32:07    207s] 
[03/09 17:32:07    207s] Total-nets :: 9161, Stn-nets :: 75, ratio :: 0.818688 %, Total-len 188706, Stn-len 13163.1
[03/09 17:32:07    207s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3031.8M, EPOCH TIME: 1741512727.181018
[03/09 17:32:07    207s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.035, MEM:2541.3M, EPOCH TIME: 1741512727.215531
[03/09 17:32:07    207s] TotalInstCnt at PhyDesignMc Destruction: 9,114
[03/09 17:32:07    207s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6388.4
[03/09 17:32:07    207s] *** DrvOpt #2 [finish] : cpu/real = 0:00:04.8/0:00:02.0 (2.5), totSession cpu/real = 0:03:27.4/0:01:14.8 (2.8), mem = 2541.3M
[03/09 17:32:07    207s] 
[03/09 17:32:07    207s] =============================================================================================
[03/09 17:32:07    207s]  Step TAT Report for DrvOpt #2                                                  21.13-s100_1
[03/09 17:32:07    207s] =============================================================================================
[03/09 17:32:07    207s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 17:32:07    207s] ---------------------------------------------------------------------------------------------
[03/09 17:32:07    207s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/09 17:32:07    207s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:07    207s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.7 % )     0:00:00.2 /  0:00:00.3    1.9
[03/09 17:32:07    207s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.1
[03/09 17:32:07    207s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:07    207s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.9 /  0:00:03.1    3.3
[03/09 17:32:07    207s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:07    207s] [ OptEval                ]      4   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.5    4.5
[03/09 17:32:07    207s] [ OptCommit              ]      4   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.8
[03/09 17:32:07    207s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   5.2 % )     0:00:00.6 /  0:00:01.8    3.1
[03/09 17:32:07    207s] [ IncrDelayCalc          ]     26   0:00:00.5  (  23.5 % )     0:00:00.5 /  0:00:01.6    3.5
[03/09 17:32:07    207s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    5.2
[03/09 17:32:07    207s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    3.4
[03/09 17:32:07    207s] [ IncrTimingUpdate       ]      3   0:00:00.2  (  10.3 % )     0:00:00.2 /  0:00:00.8    3.9
[03/09 17:32:07    207s] [ MISC                   ]          0:00:00.7  (  36.2 % )     0:00:00.7 /  0:00:01.1    1.6
[03/09 17:32:07    207s] ---------------------------------------------------------------------------------------------
[03/09 17:32:07    207s]  DrvOpt #2 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:04.8    2.5
[03/09 17:32:07    207s] ---------------------------------------------------------------------------------------------
[03/09 17:32:07    207s] 
[03/09 17:32:07    207s] End: GigaOpt DRV Optimization
[03/09 17:32:07    207s] **optDesign ... cpu = 0:00:21, real = 0:00:12, mem = 1756.2M, totSessionCpu=0:03:27 **
[03/09 17:32:07    207s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 17:32:07    207s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 17:32:07    207s] 
[03/09 17:32:07    207s] Active setup views:
[03/09 17:32:07    207s]  view_tc
[03/09 17:32:07    207s]   Dominating endpoints: 0
[03/09 17:32:07    207s]   Dominating TNS: -0.000
[03/09 17:32:07    207s] 
[03/09 17:32:07    207s] Deleting Lib Analyzer.
[03/09 17:32:07    207s] Begin: GigaOpt Global Optimization
[03/09 17:32:07    207s] *info: use new DP (enabled)
[03/09 17:32:07    207s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=0.92)
[03/09 17:32:07    207s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/09 17:32:07    207s] Info: 1 clock net  excluded from IPO operation.
[03/09 17:32:07    207s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:03:27.6/0:01:15.0 (2.8), mem = 2711.5M
[03/09 17:32:07    207s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6388.5
[03/09 17:32:07    207s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 17:32:07    207s] ### Creating PhyDesignMc. totSessionCpu=0:03:28 mem=2711.5M
[03/09 17:32:07    207s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/09 17:32:07    207s] OPERPROF: Starting DPlace-Init at level 1, MEM:2711.5M, EPOCH TIME: 1741512727.385503
[03/09 17:32:07    207s] z: 1, totalTracks: 0
[03/09 17:32:07    207s] z: 3, totalTracks: 1
[03/09 17:32:07    207s] z: 5, totalTracks: 1
[03/09 17:32:07    207s] z: 7, totalTracks: 1
[03/09 17:32:07    207s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 17:32:07    207s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:32:07    207s] OPERPROF:   Starting CceInit at level 2, MEM:2711.5M, EPOCH TIME: 1741512727.386590
[03/09 17:32:07    207s] Initializing Route Infrastructure for color support ...
[03/09 17:32:07    207s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2711.5M, EPOCH TIME: 1741512727.386638
[03/09 17:32:07    207s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2711.5M, EPOCH TIME: 1741512727.387238
[03/09 17:32:07    207s] Route Infrastructure Initialized for color support successfully.
[03/09 17:32:07    207s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2711.5M, EPOCH TIME: 1741512727.387282
[03/09 17:32:07    207s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2711.5M, EPOCH TIME: 1741512727.399902
[03/09 17:32:07    207s] z: 1, totalTracks: 0
[03/09 17:32:07    207s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:32:07    207s] z: 3, totalTracks: 1
[03/09 17:32:07    207s] z: 5, totalTracks: 1
[03/09 17:32:07    207s] z: 7, totalTracks: 1
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell BUFx4f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell BUFx4f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:07    207s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:32:07    207s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:32:07    207s] z: 9, totalTracks: 1
[03/09 17:32:07    207s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 17:32:07    207s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:32:07    207s] 
[03/09 17:32:07    207s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:32:07    207s] OPERPROF:     Starting CMU at level 3, MEM:2809.0M, EPOCH TIME: 1741512727.459339
[03/09 17:32:07    207s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2841.0M, EPOCH TIME: 1741512727.461701
[03/09 17:32:07    207s] 
[03/09 17:32:07    207s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:32:07    207s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.066, MEM:2713.0M, EPOCH TIME: 1741512727.465554
[03/09 17:32:07    207s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2713.0M, EPOCH TIME: 1741512727.465607
[03/09 17:32:07    207s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:2713.0M, EPOCH TIME: 1741512727.467346
[03/09 17:32:07    207s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2713.0MB).
[03/09 17:32:07    207s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.084, MEM:2713.0M, EPOCH TIME: 1741512727.469585
[03/09 17:32:07    207s] TotalInstCnt at PhyDesignMc Initialization: 9,114
[03/09 17:32:07    207s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:28 mem=2713.0M
[03/09 17:32:07    207s] ### Creating RouteCongInterface, started
[03/09 17:32:07    207s] 
[03/09 17:32:07    207s] Creating Lib Analyzer ...
[03/09 17:32:07    207s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[03/09 17:32:07    207s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/09 17:32:07    207s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[03/09 17:32:07    207s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[03/09 17:32:07    207s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[03/09 17:32:07    207s] 
[03/09 17:32:07    207s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 17:32:08    208s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:28 mem=2713.0M
[03/09 17:32:08    208s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:28 mem=2713.0M
[03/09 17:32:08    208s] Creating Lib Analyzer, finished. 
[03/09 17:32:08    208s] 
[03/09 17:32:08    208s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[03/09 17:32:08    208s] 
[03/09 17:32:08    208s] #optDebug: {0, 1.000}
[03/09 17:32:08    208s] ### Creating RouteCongInterface, finished
[03/09 17:32:08    208s] {MG  {4 0 1 0.141966}  {6 0 1.4 0.262814} }
[03/09 17:32:08    209s] *info: 1 clock net excluded
[03/09 17:32:08    209s] *info: 37 no-driver nets excluded.
[03/09 17:32:09    209s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/09 17:32:09    210s] Info: End MT loop @oiCellDelayCachingJob.
[03/09 17:32:09    210s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 17:32:09    210s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 17:32:09    210s] ** GigaOpt Global Opt WNS Slack -0.111  TNS Slack -6.700 
[03/09 17:32:09    210s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------+
[03/09 17:32:09    210s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
[03/09 17:32:09    210s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------+
[03/09 17:32:09    210s] |  -0.111|  -6.700|   10.29%|   0:00:00.0| 2940.0M|   view_tc|  default| core_H2_reg_reg[26]/D                  |
[03/09 17:32:09    211s] |   0.000|   0.000|   10.30%|   0:00:00.0| 3163.3M|        NA|       NA| NA                                     |
[03/09 17:32:09    211s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------+
[03/09 17:32:09    211s] 
[03/09 17:32:09    211s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.0 real=0:00:00.0 mem=3163.3M) ***
[03/09 17:32:09    211s] 
[03/09 17:32:09    211s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:00.0 mem=3163.3M) ***
[03/09 17:32:09    211s] Bottom Preferred Layer:
[03/09 17:32:09    211s] +-----------+------------+----------+
[03/09 17:32:09    211s] |   Layer   |   OPT_LA   |   Rule   |
[03/09 17:32:09    211s] +-----------+------------+----------+
[03/09 17:32:09    211s] | M4 (z=4)  |         10 | default  |
[03/09 17:32:09    211s] +-----------+------------+----------+
[03/09 17:32:09    211s] Via Pillar Rule:
[03/09 17:32:09    211s]     None
[03/09 17:32:09    211s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[03/09 17:32:09    211s] Total-nets :: 9166, Stn-nets :: 75, ratio :: 0.818241 %, Total-len 188707, Stn-len 13163.1
[03/09 17:32:09    211s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2953.9M, EPOCH TIME: 1741512729.678273
[03/09 17:32:09    211s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.022, MEM:2610.3M, EPOCH TIME: 1741512729.700565
[03/09 17:32:09    211s] TotalInstCnt at PhyDesignMc Destruction: 9,119
[03/09 17:32:09    211s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6388.5
[03/09 17:32:09    211s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:03.7/0:00:02.3 (1.6), totSession cpu/real = 0:03:31.3/0:01:17.3 (2.7), mem = 2610.3M
[03/09 17:32:09    211s] 
[03/09 17:32:09    211s] =============================================================================================
[03/09 17:32:09    211s]  Step TAT Report for GlobalOpt #1                                               21.13-s100_1
[03/09 17:32:09    211s] =============================================================================================
[03/09 17:32:09    211s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 17:32:09    211s] ---------------------------------------------------------------------------------------------
[03/09 17:32:09    211s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/09 17:32:09    211s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  23.6 % )     0:00:00.5 /  0:00:00.6    1.1
[03/09 17:32:09    211s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:09    211s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.3    1.9
[03/09 17:32:09    211s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.3 % )     0:00:00.6 /  0:00:00.6    1.1
[03/09 17:32:09    211s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:09    211s] [ BottleneckAnalyzerInit ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.5    4.6
[03/09 17:32:09    211s] [ TransformInit          ]      1   0:00:00.8  (  36.3 % )     0:00:00.8 /  0:00:00.8    1.0
[03/09 17:32:09    211s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.5    2.1
[03/09 17:32:09    211s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:09    211s] [ OptEval                ]      1   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.2    1.5
[03/09 17:32:09    211s] [ OptCommit              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[03/09 17:32:09    211s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.2    3.7
[03/09 17:32:09    211s] [ IncrDelayCalc          ]      7   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    3.7
[03/09 17:32:09    211s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:09    211s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:09    211s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:09    211s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    3.4
[03/09 17:32:09    211s] [ MISC                   ]          0:00:00.3  (  12.7 % )     0:00:00.3 /  0:00:00.8    2.8
[03/09 17:32:09    211s] ---------------------------------------------------------------------------------------------
[03/09 17:32:09    211s]  GlobalOpt #1 TOTAL                 0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:03.7    1.6
[03/09 17:32:09    211s] ---------------------------------------------------------------------------------------------
[03/09 17:32:09    211s] 
[03/09 17:32:09    211s] Global Opt: restore maxLocalDensity to 0.92
[03/09 17:32:09    211s] End: GigaOpt Global Optimization
[03/09 17:32:09    211s] *** Timing Is met
[03/09 17:32:09    211s] *** Check timing (0:00:00.0)
[03/09 17:32:09    211s] Deleting Lib Analyzer.
[03/09 17:32:09    211s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/09 17:32:09    211s] Info: 1 clock net  excluded from IPO operation.
[03/09 17:32:09    211s] ### Creating LA Mngr. totSessionCpu=0:03:31 mem=2610.3M
[03/09 17:32:09    211s] ### Creating LA Mngr, finished. totSessionCpu=0:03:31 mem=2610.3M
[03/09 17:32:09    211s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/09 17:32:09    211s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 17:32:09    211s] ### Creating PhyDesignMc. totSessionCpu=0:03:31 mem=2959.5M
[03/09 17:32:09    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:2959.5M, EPOCH TIME: 1741512729.766019
[03/09 17:32:09    211s] z: 1, totalTracks: 0
[03/09 17:32:09    211s] z: 3, totalTracks: 1
[03/09 17:32:09    211s] z: 5, totalTracks: 1
[03/09 17:32:09    211s] z: 7, totalTracks: 1
[03/09 17:32:09    211s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 17:32:09    211s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:32:09    211s] OPERPROF:   Starting CceInit at level 2, MEM:2959.5M, EPOCH TIME: 1741512729.767177
[03/09 17:32:09    211s] Initializing Route Infrastructure for color support ...
[03/09 17:32:09    211s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2959.5M, EPOCH TIME: 1741512729.767226
[03/09 17:32:09    211s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.010, REAL:0.001, MEM:2959.5M, EPOCH TIME: 1741512729.767804
[03/09 17:32:09    211s] Route Infrastructure Initialized for color support successfully.
[03/09 17:32:09    211s] OPERPROF:   Finished CceInit at level 2, CPU:0.010, REAL:0.001, MEM:2959.5M, EPOCH TIME: 1741512729.767849
[03/09 17:32:09    211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2959.5M, EPOCH TIME: 1741512729.780414
[03/09 17:32:09    211s] z: 1, totalTracks: 0
[03/09 17:32:09    211s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:32:09    211s] z: 3, totalTracks: 1
[03/09 17:32:09    211s] z: 5, totalTracks: 1
[03/09 17:32:09    211s] z: 7, totalTracks: 1
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell BUFx5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell BUFx5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell BUFx4f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell BUFx4f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:09    211s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:32:09    211s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:32:09    211s] z: 9, totalTracks: 1
[03/09 17:32:09    211s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 17:32:09    211s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:32:09    211s] 
[03/09 17:32:09    211s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:32:09    211s] OPERPROF:     Starting CMU at level 3, MEM:3087.5M, EPOCH TIME: 1741512729.841264
[03/09 17:32:09    211s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3119.5M, EPOCH TIME: 1741512729.843640
[03/09 17:32:09    211s] 
[03/09 17:32:09    211s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:32:09    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:2991.5M, EPOCH TIME: 1741512729.847392
[03/09 17:32:09    211s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2991.5M, EPOCH TIME: 1741512729.847443
[03/09 17:32:09    211s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:2991.5M, EPOCH TIME: 1741512729.849161
[03/09 17:32:09    211s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2991.5MB).
[03/09 17:32:09    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.085, MEM:2991.5M, EPOCH TIME: 1741512729.851396
[03/09 17:32:09    211s] TotalInstCnt at PhyDesignMc Initialization: 9,119
[03/09 17:32:09    211s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:32 mem=2991.5M
[03/09 17:32:09    211s] Begin: Area Reclaim Optimization
[03/09 17:32:09    211s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:03:31.6/0:01:17.5 (2.7), mem = 2991.5M
[03/09 17:32:09    211s] 
[03/09 17:32:09    211s] Creating Lib Analyzer ...
[03/09 17:32:09    211s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[03/09 17:32:10    211s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/09 17:32:10    211s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[03/09 17:32:10    211s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[03/09 17:32:10    211s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[03/09 17:32:10    211s] 
[03/09 17:32:10    211s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 17:32:10    212s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:32 mem=2993.5M
[03/09 17:32:10    212s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:32 mem=2993.5M
[03/09 17:32:10    212s] Creating Lib Analyzer, finished. 
[03/09 17:32:10    212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6388.6
[03/09 17:32:10    212s] ### Creating RouteCongInterface, started
[03/09 17:32:10    212s] 
[03/09 17:32:10    212s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[03/09 17:32:10    212s] 
[03/09 17:32:10    212s] #optDebug: {0, 1.000}
[03/09 17:32:10    212s] ### Creating RouteCongInterface, finished
[03/09 17:32:10    212s] {MG  {4 0 1 0.141966}  {6 0 1.4 0.262814} }
[03/09 17:32:11    212s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 17:32:11    212s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 17:32:11    212s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 10.30
[03/09 17:32:11    212s] +---------+---------+--------+--------+------------+--------+
[03/09 17:32:11    212s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 17:32:11    212s] +---------+---------+--------+--------+------------+--------+
[03/09 17:32:11    212s] |   10.30%|        -|   0.000|   0.000|   0:00:00.0| 2993.5M|
[03/09 17:32:11    213s] |   10.30%|        0|   0.000|   0.000|   0:00:00.0| 2993.5M|
[03/09 17:32:11    213s] #optDebug: <stH: 1.0800 MiSeL: 28.5985>
[03/09 17:32:11    214s] |   10.30%|        9|   0.000|   0.000|   0:00:00.0| 3147.1M|
[03/09 17:32:11    214s] |   10.29%|       10|   0.000|   0.000|   0:00:00.0| 3147.1M|
[03/09 17:32:12    217s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 17:32:14    224s] |   10.02%|      964|   0.000|   0.000|   0:00:03.0| 3280.7M|
[03/09 17:32:15    226s] |   10.01%|       39|   0.000|   0.000|   0:00:01.0| 3280.7M|
[03/09 17:32:15    226s] |   10.01%|        6|   0.000|   0.000|   0:00:00.0| 3280.7M|
[03/09 17:32:15    227s] |   10.01%|        1|   0.000|   0.000|   0:00:00.0| 3280.7M|
[03/09 17:32:15    227s] |   10.01%|        0|   0.000|   0.000|   0:00:00.0| 3280.7M|
[03/09 17:32:15    227s] #optDebug: <stH: 1.0800 MiSeL: 28.5985>
[03/09 17:32:15    227s] |   10.01%|        0|   0.000|   0.000|   0:00:00.0| 3280.7M|
[03/09 17:32:15    227s] +---------+---------+--------+--------+------------+--------+
[03/09 17:32:15    227s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 10.01
[03/09 17:32:15    227s] 
[03/09 17:32:15    227s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 10 Resize = 1010 **
[03/09 17:32:15    227s] --------------------------------------------------------------
[03/09 17:32:15    227s] |                                   | Total     | Sequential |
[03/09 17:32:15    227s] --------------------------------------------------------------
[03/09 17:32:15    227s] | Num insts resized                 |     972  |       0    |
[03/09 17:32:15    227s] | Num insts undone                  |       0  |       0    |
[03/09 17:32:15    227s] | Num insts Downsized               |     972  |       0    |
[03/09 17:32:15    227s] | Num insts Samesized               |       0  |       0    |
[03/09 17:32:15    227s] | Num insts Upsized                 |       0  |       0    |
[03/09 17:32:15    227s] | Num multiple commits+uncommits    |      38  |       -    |
[03/09 17:32:15    227s] --------------------------------------------------------------
[03/09 17:32:15    227s] Bottom Preferred Layer:
[03/09 17:32:15    227s] +-----------+------------+----------+
[03/09 17:32:15    227s] |   Layer   |   OPT_LA   |   Rule   |
[03/09 17:32:15    227s] +-----------+------------+----------+
[03/09 17:32:15    227s] | M4 (z=4)  |          1 | default  |
[03/09 17:32:15    227s] +-----------+------------+----------+
[03/09 17:32:15    227s] Via Pillar Rule:
[03/09 17:32:15    227s]     None
[03/09 17:32:15    227s] 
[03/09 17:32:15    227s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/09 17:32:15    227s] End: Core Area Reclaim Optimization (cpu = 0:00:15.6) (real = 0:00:06.0) **
[03/09 17:32:15    227s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6388.6
[03/09 17:32:15    227s] *** AreaOpt #1 [finish] : cpu/real = 0:00:15.6/0:00:05.8 (2.7), totSession cpu/real = 0:03:47.2/0:01:23.4 (2.7), mem = 3280.7M
[03/09 17:32:15    227s] 
[03/09 17:32:15    227s] =============================================================================================
[03/09 17:32:15    227s]  Step TAT Report for AreaOpt #1                                                 21.13-s100_1
[03/09 17:32:15    227s] =============================================================================================
[03/09 17:32:15    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 17:32:15    227s] ---------------------------------------------------------------------------------------------
[03/09 17:32:15    227s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/09 17:32:15    227s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   9.5 % )     0:00:00.6 /  0:00:00.6    1.1
[03/09 17:32:15    227s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:15    227s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.1
[03/09 17:32:15    227s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:15    227s] [ OptSingleIteration     ]      9   0:00:00.1  (   2.2 % )     0:00:04.4 /  0:00:14.1    3.2
[03/09 17:32:15    227s] [ OptGetWeight           ]    334   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:15    227s] [ OptEval                ]    334   0:00:00.4  (   6.8 % )     0:00:00.4 /  0:00:01.8    4.6
[03/09 17:32:15    227s] [ OptCommit              ]    334   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.5
[03/09 17:32:15    227s] [ PostCommitDelayUpdate  ]    334   0:00:00.4  (   7.4 % )     0:00:02.1 /  0:00:06.0    2.8
[03/09 17:32:15    227s] [ IncrDelayCalc          ]    331   0:00:01.7  (  29.2 % )     0:00:01.7 /  0:00:05.6    3.3
[03/09 17:32:15    227s] [ IncrTimingUpdate       ]     68   0:00:01.6  (  27.7 % )     0:00:01.6 /  0:00:05.9    3.7
[03/09 17:32:15    227s] [ MISC                   ]          0:00:00.8  (  13.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/09 17:32:15    227s] ---------------------------------------------------------------------------------------------
[03/09 17:32:15    227s]  AreaOpt #1 TOTAL                   0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:15.6    2.7
[03/09 17:32:15    227s] ---------------------------------------------------------------------------------------------
[03/09 17:32:15    227s] 
[03/09 17:32:15    227s] Executing incremental physical updates
[03/09 17:32:15    227s] Executing incremental physical updates
[03/09 17:32:15    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3069.7M, EPOCH TIME: 1741512735.768499
[03/09 17:32:15    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.045, MEM:2617.2M, EPOCH TIME: 1741512735.813646
[03/09 17:32:15    227s] TotalInstCnt at PhyDesignMc Destruction: 9,109
[03/09 17:32:15    227s] End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:06, mem=2617.21M, totSessionCpu=0:03:47).
[03/09 17:32:15    227s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2617.2M, EPOCH TIME: 1741512735.978456
[03/09 17:32:16    227s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:32:16    227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.058, MEM:2617.2M, EPOCH TIME: 1741512736.036696
[03/09 17:32:16    227s] **INFO: Flow update: Design is easy to close.
[03/09 17:32:16    227s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:03:47.6/0:01:23.6 (2.7), mem = 2617.2M
[03/09 17:32:16    227s] 
[03/09 17:32:16    227s] *** Start incrementalPlace ***
[03/09 17:32:16    227s] User Input Parameters:
[03/09 17:32:16    227s] - Congestion Driven    : On
[03/09 17:32:16    227s] - Timing Driven        : On
[03/09 17:32:16    227s] - Area-Violation Based : On
[03/09 17:32:16    227s] - Start Rollback Level : -5
[03/09 17:32:16    227s] - Legalized            : On
[03/09 17:32:16    227s] - Window Based         : Off
[03/09 17:32:16    227s] - eDen incr mode       : Off
[03/09 17:32:16    227s] - Small incr mode      : Off
[03/09 17:32:16    227s] 
[03/09 17:32:16    227s] no activity file in design. spp won't run.
[03/09 17:32:16    227s] Effort level <high> specified for reg2reg path_group
[03/09 17:32:16    228s] No Views given, use default active views for adaptive view pruning
[03/09 17:32:16    228s] SKP will enable view:
[03/09 17:32:16    228s]   view_tc
[03/09 17:32:16    228s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2619.2M, EPOCH TIME: 1741512736.326118
[03/09 17:32:16    228s] [NR-eGR] Running Early Global Route on this N7 design with N7 settings
[03/09 17:32:16    228s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.008, MEM:2619.2M, EPOCH TIME: 1741512736.333771
[03/09 17:32:16    228s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2619.2M, EPOCH TIME: 1741512736.333862
[03/09 17:32:16    228s] Starting Early Global Route congestion estimation: mem = 2619.2M
[03/09 17:32:16    228s] (I)      ==================== Layers =====================
[03/09 17:32:16    228s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:32:16    228s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 17:32:16    228s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:32:16    228s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 17:32:16    228s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 17:32:16    228s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 17:32:16    228s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 17:32:16    228s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 17:32:16    228s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 17:32:16    228s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 17:32:16    228s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 17:32:16    228s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 17:32:16    228s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 17:32:16    228s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 17:32:16    228s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 17:32:16    228s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 17:32:16    228s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 17:32:16    228s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 17:32:16    228s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 17:32:16    228s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 17:32:16    228s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 17:32:16    228s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 17:32:16    228s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 17:32:16    228s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:32:16    228s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 17:32:16    228s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 17:32:16    228s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 17:32:16    228s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 17:32:16    228s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 17:32:16    228s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:32:16    228s] (I)      Started Import and model ( Curr Mem: 2619.23 MB )
[03/09 17:32:16    228s] (I)      Default pattern map key = sha256_default.
[03/09 17:32:16    228s] (I)      == Non-default Options ==
[03/09 17:32:16    228s] (I)      Estimate vias on DPT layer                         : true
[03/09 17:32:16    228s] (I)      Rerouting rounds                                   : 1
[03/09 17:32:16    228s] (I)      Better NDR handling                                : true
[03/09 17:32:16    228s] (I)      Handle via spacing rule fix                        : true
[03/09 17:32:16    228s] (I)      Handle via spacing rule                            : true
[03/09 17:32:16    228s] (I)      Local connection modeling                          : true
[03/09 17:32:16    228s] (I)      Local connection modeling                          : true
[03/09 17:32:16    228s] (I)      Extra demand for transition vias                   : false
[03/09 17:32:16    228s] (I)      Maximum routing layer                              : 7
[03/09 17:32:16    228s] (I)      Supply scale factor H                              : 0.950000
[03/09 17:32:16    228s] (I)      Supply scale factor V                              : 0.900000
[03/09 17:32:16    228s] (I)      Move term to middle                                : true
[03/09 17:32:16    228s] (I)      Consider pin shapes                                : true
[03/09 17:32:16    228s] (I)      Consider horizontal pin shapes                     : true
[03/09 17:32:16    228s] (I)      Fix pin connection bug                             : true
[03/09 17:32:16    228s] (I)      Improved local wiring                              : true
[03/09 17:32:16    228s] (I)      Model MAR                                          : true
[03/09 17:32:16    228s] (I)      Number of threads                                  : 8
[03/09 17:32:16    228s] (I)      Number of rows per GCell                           : 2
[03/09 17:32:16    228s] (I)      Max num rows per GCell                             : 2
[03/09 17:32:16    228s] (I)      Routing effort level                               : 500
[03/09 17:32:16    228s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 17:32:16    228s] (I)      Local wiring density threshold                     : 0.600000
[03/09 17:32:16    228s] (I)      Use non-blocking free Dbs wires                    : false
[03/09 17:32:16    228s] (I)      Method to set GCell size                           : row
[03/09 17:32:16    228s] (I)      Counted 20170 PG shapes. We will not process PG shapes layer by layer.
[03/09 17:32:16    228s] (I)      Use row-based GCell size
[03/09 17:32:16    228s] (I)      Use row-based GCell align
[03/09 17:32:16    228s] (I)      layer 0 area = 170496
[03/09 17:32:16    228s] (I)      layer 1 area = 170496
[03/09 17:32:16    228s] (I)      layer 2 area = 170496
[03/09 17:32:16    228s] (I)      layer 3 area = 512000
[03/09 17:32:16    228s] (I)      layer 4 area = 512000
[03/09 17:32:16    228s] (I)      layer 5 area = 560000
[03/09 17:32:16    228s] (I)      layer 6 area = 560000
[03/09 17:32:16    228s] (I)      GCell unit size   : 4320
[03/09 17:32:16    228s] (I)      GCell multiplier  : 2
[03/09 17:32:16    228s] (I)      GCell row height  : 4320
[03/09 17:32:16    228s] (I)      Actual row height : 4320
[03/09 17:32:16    228s] (I)      GCell align ref   : 25344 25344
[03/09 17:32:16    228s] (I)      WARNING : missing default track structure on layer 1
[03/09 17:32:16    228s] [NR-eGR] Track table information for default rule: 
[03/09 17:32:16    228s] [NR-eGR] M1 has no routable track
[03/09 17:32:16    228s] [NR-eGR] M2 has non-uniform track structures
[03/09 17:32:16    228s] [NR-eGR] M3 has single uniform track structure
[03/09 17:32:16    228s] [NR-eGR] M4 has single uniform track structure
[03/09 17:32:16    228s] [NR-eGR] M5 has single uniform track structure
[03/09 17:32:16    228s] [NR-eGR] M6 has single uniform track structure
[03/09 17:32:16    228s] [NR-eGR] M7 has single uniform track structure
[03/09 17:32:16    228s] [NR-eGR] M8 has single uniform track structure
[03/09 17:32:16    228s] [NR-eGR] M9 has single uniform track structure
[03/09 17:32:16    228s] [NR-eGR] Pad has single uniform track structure
[03/09 17:32:16    228s] (I)      ============== Default via ===============
[03/09 17:32:16    228s] (I)      +---+------------------+-----------------+
[03/09 17:32:16    228s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 17:32:16    228s] (I)      +---+------------------+-----------------+
[03/09 17:32:16    228s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 17:32:16    228s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 17:32:16    228s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 17:32:16    228s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 17:32:16    228s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 17:32:16    228s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 17:32:16    228s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 17:32:16    228s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 17:32:16    228s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 17:32:16    228s] (I)      +---+------------------+-----------------+
[03/09 17:32:16    228s] [NR-eGR] Read 36046 PG shapes
[03/09 17:32:16    228s] [NR-eGR] Read 0 clock shapes
[03/09 17:32:16    228s] [NR-eGR] Read 0 other shapes
[03/09 17:32:16    228s] [NR-eGR] #Routing Blockages  : 0
[03/09 17:32:16    228s] [NR-eGR] #Instance Blockages : 14636
[03/09 17:32:16    228s] [NR-eGR] #PG Blockages       : 36046
[03/09 17:32:16    228s] [NR-eGR] #Halo Blockages     : 0
[03/09 17:32:16    228s] [NR-eGR] #Boundary Blockages : 0
[03/09 17:32:16    228s] [NR-eGR] #Clock Blockages    : 0
[03/09 17:32:16    228s] [NR-eGR] #Other Blockages    : 0
[03/09 17:32:16    228s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 17:32:16    228s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 17:32:16    228s] [NR-eGR] Read 9156 nets ( ignored 0 )
[03/09 17:32:16    228s] [NR-eGR] #standard cell terms   : 36834
[03/09 17:32:16    228s] [NR-eGR] #moved terms           : 19861
[03/09 17:32:16    228s] [NR-eGR] #off-track terms       : 10287
[03/09 17:32:16    228s] [NR-eGR] #off-cross-track terms : 0
[03/09 17:32:16    228s] (I)      early_global_route_priority property id does not exist.
[03/09 17:32:16    228s] (I)      minStepLength[0]=240
[03/09 17:32:16    228s] (I)      minStepLength[1]=144
[03/09 17:32:16    228s] (I)      minStepLength[2]=48
[03/09 17:32:16    228s] (I)      minStepLength[3]=597
[03/09 17:32:16    228s] (I)      minStepLength[4]=469
[03/09 17:32:16    228s] (I)      minStepLength[5]=229
[03/09 17:32:16    228s] (I)      minStepLength[6]=581
[03/09 17:32:16    228s] (I)      minStepLength2[2]=496
[03/09 17:32:16    228s] (I)      minStepLength2[3]=688
[03/09 17:32:16    228s] (I)      minStepLength2[4]=800
[03/09 17:32:16    228s] (I)      minStepLength2[5]=800
[03/09 17:32:16    228s] (I)      Read Num Blocks=53062  Num Prerouted Wires=0  Num CS=0
[03/09 17:32:16    228s] (I)      Layer 1 (H) : #blockages 31835 : #preroutes 0
[03/09 17:32:16    228s] (I)      Layer 2 (V) : #blockages 18167 : #preroutes 0
[03/09 17:32:16    228s] (I)      Layer 3 (H) : #blockages 2034 : #preroutes 0
[03/09 17:32:16    228s] (I)      Layer 4 (V) : #blockages 472 : #preroutes 0
[03/09 17:32:16    228s] (I)      Layer 5 (H) : #blockages 394 : #preroutes 0
[03/09 17:32:16    228s] (I)      Layer 6 (V) : #blockages 160 : #preroutes 0
[03/09 17:32:16    228s] (I)      Track adjustment: Reducing 86376 tracks (15.00%) for Layer4
[03/09 17:32:16    228s] (I)      Track adjustment: Reducing 76816 tracks (15.00%) for Layer5
[03/09 17:32:16    228s] (I)      Track adjustment: Reducing 63645 tracks (15.00%) for Layer6
[03/09 17:32:16    228s] (I)      Track adjustment: Reducing 63700 tracks (15.00%) for Layer7
[03/09 17:32:16    228s] (I)      Moved 0 terms for better access 
[03/09 17:32:16    228s] (I)      Number of ignored nets                =      0
[03/09 17:32:16    228s] (I)      Number of connected nets              =      0
[03/09 17:32:16    228s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 17:32:16    228s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 17:32:16    228s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 17:32:16    228s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 17:32:16    228s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 17:32:16    228s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 17:32:16    228s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 17:32:16    228s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 17:32:16    228s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 17:32:16    228s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 17:32:16    228s] (I)      Ndr track 0 does not exist
[03/09 17:32:16    228s] (I)      ---------------------Grid Graph Info--------------------
[03/09 17:32:16    228s] (I)      Routing area        : (0, 0) - (1958976, 1951488)
[03/09 17:32:16    228s] (I)      Core area           : (25344, 25344) - (1933632, 1926144)
[03/09 17:32:16    228s] (I)      Site width          :   864  (dbu)
[03/09 17:32:16    228s] (I)      Row height          :  4320  (dbu)
[03/09 17:32:16    228s] (I)      GCell row height    :  4320  (dbu)
[03/09 17:32:16    228s] (I)      GCell width         :  8640  (dbu)
[03/09 17:32:16    228s] (I)      GCell height        :  8640  (dbu)
[03/09 17:32:16    228s] (I)      Grid                :   227   226     7
[03/09 17:32:16    228s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 17:32:16    228s] (I)      Vertical capacity   :     0     0  8640     0  8640     0  8640
[03/09 17:32:16    228s] (I)      Horizontal capacity :     0  8640     0  8640     0  8640     0
[03/09 17:32:16    228s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 17:32:16    228s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 17:32:16    228s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 17:32:16    228s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 17:32:16    228s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 17:32:16    228s] (I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  8.44  8.44
[03/09 17:32:16    228s] (I)      Total num of tracks :     0  3163  3400  2540  2266  1905  1913
[03/09 17:32:16    228s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 17:32:16    228s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 17:32:16    228s] (I)      --------------------------------------------------------
[03/09 17:32:16    228s] 
[03/09 17:32:16    228s] [NR-eGR] ============ Routing rule table ============
[03/09 17:32:16    228s] [NR-eGR] Rule id: 0  Nets: 9156
[03/09 17:32:16    228s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 17:32:16    228s] (I)                    Layer    2    3    4    5     6     7 
[03/09 17:32:16    228s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 17:32:16    228s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 17:32:16    228s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 17:32:16    228s] [NR-eGR] ========================================
[03/09 17:32:16    228s] [NR-eGR] 
[03/09 17:32:16    228s] (I)      =============== Blocked Tracks ===============
[03/09 17:32:16    228s] (I)      +-------+---------+----------+---------------+
[03/09 17:32:16    228s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 17:32:16    228s] (I)      +-------+---------+----------+---------------+
[03/09 17:32:16    228s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 17:32:16    228s] (I)      |     2 |  718001 |   128099 |        17.84% |
[03/09 17:32:16    228s] (I)      |     3 |  768400 |   149184 |        19.41% |
[03/09 17:32:16    228s] (I)      |     4 |  576580 |    52312 |         9.07% |
[03/09 17:32:16    228s] (I)      |     5 |  512116 |     3929 |         0.77% |
[03/09 17:32:16    228s] (I)      |     6 |  432435 |    13773 |         3.18% |
[03/09 17:32:16    228s] (I)      |     7 |  432338 |    13302 |         3.08% |
[03/09 17:32:16    228s] (I)      +-------+---------+----------+---------------+
[03/09 17:32:16    228s] (I)      Finished Import and model ( CPU: 0.21 sec, Real: 0.14 sec, Curr Mem: 2629.85 MB )
[03/09 17:32:16    228s] (I)      Reset routing kernel
[03/09 17:32:16    228s] (I)      Started Global Routing ( Curr Mem: 2629.85 MB )
[03/09 17:32:16    228s] (I)      numLocalWires=0  numGlobalNetBranches=2161  numLocalNetBranches=0
[03/09 17:32:16    228s] (I)      totalPins=36910  totalGlobalPin=33131 (89.76%)
[03/09 17:32:16    228s] (I)      total 2D Cap : 2803089 = (1393251 H, 1409838 V)
[03/09 17:32:16    228s] [NR-eGR] Layer group 1: route 9156 net(s) in layer range [2, 7]
[03/09 17:32:16    228s] (I)      
[03/09 17:32:16    228s] (I)      ============  Phase 1a Route ============
[03/09 17:32:16    228s] (I)      Usage: 82271 = (43962 H, 38309 V) = (3.16% H, 2.72% V) = (9.496e+04um H, 8.275e+04um V)
[03/09 17:32:16    228s] (I)      
[03/09 17:32:16    228s] (I)      ============  Phase 1b Route ============
[03/09 17:32:16    228s] (I)      Usage: 82271 = (43962 H, 38309 V) = (3.16% H, 2.72% V) = (9.496e+04um H, 8.275e+04um V)
[03/09 17:32:16    228s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.777054e+05um
[03/09 17:32:16    228s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[03/09 17:32:16    228s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/09 17:32:16    228s] (I)      
[03/09 17:32:16    228s] (I)      ============  Phase 1c Route ============
[03/09 17:32:16    228s] (I)      Usage: 82271 = (43962 H, 38309 V) = (3.16% H, 2.72% V) = (9.496e+04um H, 8.275e+04um V)
[03/09 17:32:16    228s] (I)      
[03/09 17:32:16    228s] (I)      ============  Phase 1d Route ============
[03/09 17:32:16    228s] (I)      Usage: 82271 = (43962 H, 38309 V) = (3.16% H, 2.72% V) = (9.496e+04um H, 8.275e+04um V)
[03/09 17:32:16    228s] (I)      
[03/09 17:32:16    228s] (I)      ============  Phase 1e Route ============
[03/09 17:32:16    228s] (I)      Usage: 82271 = (43962 H, 38309 V) = (3.16% H, 2.72% V) = (9.496e+04um H, 8.275e+04um V)
[03/09 17:32:16    228s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.777054e+05um
[03/09 17:32:16    228s] (I)      
[03/09 17:32:16    228s] (I)      ============  Phase 1l Route ============
[03/09 17:32:16    228s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/09 17:32:16    228s] (I)      Layer  2:     597034     38974       493           0      766140    ( 0.00%) 
[03/09 17:32:16    228s] (I)      Layer  3:     615816     35248       350           0      766125    ( 0.00%) 
[03/09 17:32:16    228s] (I)      Layer  4:     436417     25469        18           0      574605    ( 0.00%) 
[03/09 17:32:16    228s] (I)      Layer  5:     430456     10288         4           0      510750    ( 0.00%) 
[03/09 17:32:16    228s] (I)      Layer  6:     355620      6473         0        5957      424997    ( 1.38%) 
[03/09 17:32:16    228s] (I)      Layer  7:     357317      1212         0        7526      423419    ( 1.75%) 
[03/09 17:32:16    228s] (I)      Total:       2792660    117664       865       13482     3466035    ( 0.39%) 
[03/09 17:32:16    228s] (I)      
[03/09 17:32:16    228s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/09 17:32:16    228s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/09 17:32:16    228s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/09 17:32:16    228s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[03/09 17:32:16    228s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/09 17:32:16    228s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:32:16    228s] [NR-eGR]      M2 ( 2)       256( 0.50%)        35( 0.07%)         8( 0.02%)         1( 0.00%)   ( 0.59%) 
[03/09 17:32:16    228s] [NR-eGR]      M3 ( 3)       192( 0.38%)        33( 0.06%)         1( 0.00%)         0( 0.00%)   ( 0.44%) 
[03/09 17:32:16    228s] [NR-eGR]      M4 ( 4)        16( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[03/09 17:32:16    228s] [NR-eGR]      M5 ( 5)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:32:16    228s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:32:16    228s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:32:16    228s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/09 17:32:16    228s] [NR-eGR]        Total       466( 0.15%)        68( 0.02%)         9( 0.00%)         1( 0.00%)   ( 0.18%) 
[03/09 17:32:16    228s] [NR-eGR] 
[03/09 17:32:16    228s] (I)      Finished Global Routing ( CPU: 0.52 sec, Real: 0.14 sec, Curr Mem: 2629.85 MB )
[03/09 17:32:16    228s] (I)      total 2D Cap : 2617091 = (1342895 H, 1274196 V)
[03/09 17:32:16    228s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[03/09 17:32:16    228s] Early Global Route congestion estimation runtime: 0.29 seconds, mem = 2629.8M
[03/09 17:32:16    228s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.740, REAL:0.294, MEM:2629.8M, EPOCH TIME: 1741512736.627792
[03/09 17:32:16    228s] OPERPROF: Starting HotSpotCal at level 1, MEM:2629.8M, EPOCH TIME: 1741512736.627837
[03/09 17:32:16    228s] [hotspot] +------------+---------------+---------------+
[03/09 17:32:16    228s] [hotspot] |            |   max hotspot | total hotspot |
[03/09 17:32:16    228s] [hotspot] +------------+---------------+---------------+
[03/09 17:32:16    228s] [hotspot] | normalized |         11.28 |        137.84 |
[03/09 17:32:16    228s] [hotspot] +------------+---------------+---------------+
[03/09 17:32:16    228s] Local HotSpot Analysis: normalized max congestion hotspot area = 11.28, normalized total congestion hotspot area = 137.84 (area is in unit of 4 std-cell row bins)
[03/09 17:32:16    228s] [hotspot] max/total 11.28/137.84, big hotspot (>10) total 30.16
[03/09 17:32:16    228s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/09 17:32:16    228s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:16    228s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/09 17:32:16    228s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:16    228s] [hotspot] |  1  |   277.42   260.14   294.70   277.42 |        6.30   |
[03/09 17:32:16    228s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:16    228s] [hotspot] |  2  |   277.42   242.86   294.70   260.14 |        4.72   |
[03/09 17:32:16    228s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:16    228s] [hotspot] |  3  |   260.14   191.02   277.42   208.30 |        4.52   |
[03/09 17:32:16    228s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:16    228s] [hotspot] |  4  |   260.14   251.50   277.42   268.78 |        4.52   |
[03/09 17:32:16    228s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:16    228s] [hotspot] |  5  |   260.14   277.42   277.42   294.70 |        4.52   |
[03/09 17:32:16    228s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:16    228s] Top 5 hotspots total area: 24.59
[03/09 17:32:16    228s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.011, MEM:2629.8M, EPOCH TIME: 1741512736.639291
[03/09 17:32:16    228s] 
[03/09 17:32:16    228s] === incrementalPlace Internal Loop 1 ===
[03/09 17:32:16    228s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.125 maxM=-1 pMaxM=3
[03/09 17:32:16    228s] OPERPROF: Starting IPInitSPData at level 1, MEM:2629.8M, EPOCH TIME: 1741512736.640498
[03/09 17:32:16    228s] z: 1, totalTracks: 0
[03/09 17:32:16    228s] z: 3, totalTracks: 1
[03/09 17:32:16    228s] z: 5, totalTracks: 1
[03/09 17:32:16    228s] z: 7, totalTracks: 1
[03/09 17:32:16    228s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 17:32:16    228s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:32:16    228s] OPERPROF:   Starting CceInit at level 2, MEM:2629.8M, EPOCH TIME: 1741512736.641635
[03/09 17:32:16    228s] Initializing Route Infrastructure for color support ...
[03/09 17:32:16    228s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2629.8M, EPOCH TIME: 1741512736.641682
[03/09 17:32:16    228s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.010, REAL:0.001, MEM:2629.8M, EPOCH TIME: 1741512736.642756
[03/09 17:32:16    228s] Route Infrastructure Initialized for color support successfully.
[03/09 17:32:16    228s] OPERPROF:   Finished CceInit at level 2, CPU:0.010, REAL:0.001, MEM:2629.8M, EPOCH TIME: 1741512736.642801
[03/09 17:32:16    228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2629.8M, EPOCH TIME: 1741512736.658897
[03/09 17:32:16    228s] z: 1, totalTracks: 0
[03/09 17:32:16    228s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:32:16    228s] z: 3, totalTracks: 1
[03/09 17:32:16    228s] z: 5, totalTracks: 1
[03/09 17:32:16    228s] z: 7, totalTracks: 1
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:16    228s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:16    228s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:16    228s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:32:16    228s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:32:16    228s] z: 9, totalTracks: 1
[03/09 17:32:16    228s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 17:32:16    228s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:32:16    228s] 
[03/09 17:32:16    228s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:32:16    228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.055, MEM:2629.8M, EPOCH TIME: 1741512736.714350
[03/09 17:32:16    228s] OPERPROF:   Starting post-place ADS at level 2, MEM:2629.8M, EPOCH TIME: 1741512736.714501
[03/09 17:32:16    229s] ADSU 0.100 -> 0.100. site 938080.000 -> 938080.000. GS 8.640
[03/09 17:32:16    229s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.049, MEM:2629.8M, EPOCH TIME: 1741512736.763843
[03/09 17:32:16    229s] OPERPROF:   Starting spMPad at level 2, MEM:2623.8M, EPOCH TIME: 1741512736.768475
[03/09 17:32:16    229s] OPERPROF:     Starting spContextMPad at level 3, MEM:2623.8M, EPOCH TIME: 1741512736.769724
[03/09 17:32:16    229s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2623.8M, EPOCH TIME: 1741512736.769764
[03/09 17:32:16    229s] MP Top (9109): mp=1.125. U=0.100.
[03/09 17:32:16    229s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.005, MEM:2623.8M, EPOCH TIME: 1741512736.773217
[03/09 17:32:16    229s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2623.8M, EPOCH TIME: 1741512736.787831
[03/09 17:32:16    229s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.002, MEM:2623.8M, EPOCH TIME: 1741512736.789576
[03/09 17:32:16    229s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2623.8M, EPOCH TIME: 1741512736.790980
[03/09 17:32:16    229s] no activity file in design. spp won't run.
[03/09 17:32:16    229s] [spp] 0
[03/09 17:32:16    229s] [adp] 0:1:1:3
[03/09 17:32:16    229s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.002, MEM:2623.8M, EPOCH TIME: 1741512736.793017
[03/09 17:32:16    229s] SP #FI/SF FL/PI 0/0 9109/0
[03/09 17:32:16    229s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.190, REAL:0.155, MEM:2623.8M, EPOCH TIME: 1741512736.795254
[03/09 17:32:16    229s] PP off. flexM 0
[03/09 17:32:16    229s] OPERPROF: Starting CDPad at level 1, MEM:2627.2M, EPOCH TIME: 1741512736.808878
[03/09 17:32:16    229s] 3DP is on.
[03/09 17:32:16    229s] design sh 0.022.
[03/09 17:32:16    229s] design sh 0.022.
[03/09 17:32:16    229s] 3DP (1, 6) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/09 17:32:16    229s] design sh 0.009.
[03/09 17:32:16    229s] CDPadU 0.143 -> 0.135. R=0.100, N=9109, GS=2.160
[03/09 17:32:16    229s] OPERPROF: Finished CDPad at level 1, CPU:0.600, REAL:0.111, MEM:2637.3M, EPOCH TIME: 1741512736.920241
[03/09 17:32:16    229s] OPERPROF: Starting InitSKP at level 1, MEM:2637.3M, EPOCH TIME: 1741512736.920373
[03/09 17:32:16    229s] no activity file in design. spp won't run.
[03/09 17:32:17    230s] no activity file in design. spp won't run.
[03/09 17:32:17    232s] *** Finished SKP initialization (cpu=0:00:02.5, real=0:00:01.0)***
[03/09 17:32:17    232s] OPERPROF: Finished InitSKP at level 1, CPU:2.470, REAL:0.823, MEM:2941.4M, EPOCH TIME: 1741512737.743841
[03/09 17:32:17    232s] NP #FI/FS/SF FL/PI: 16720/0/0 9109/0
[03/09 17:32:17    232s] no activity file in design. spp won't run.
[03/09 17:32:17    232s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:17    232s] 
[03/09 17:32:17    232s] AB Est...
[03/09 17:32:17    232s] OPERPROF: Starting npPlace at level 1, MEM:2976.9M, EPOCH TIME: 1741512737.778424
[03/09 17:32:17    232s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.037, MEM:2986.3M, EPOCH TIME: 1741512737.815374
[03/09 17:32:17    232s] Iteration  5: Skipped, with CDP Off
[03/09 17:32:17    232s] 
[03/09 17:32:17    232s] AB Est...
[03/09 17:32:17    232s] no activity file in design. spp won't run.
[03/09 17:32:17    232s] NP #FI/FS/SF FL/PI: 16720/0/0 9109/0
[03/09 17:32:17    232s] no activity file in design. spp won't run.
[03/09 17:32:17    232s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:17    232s] OPERPROF: Starting npPlace at level 1, MEM:3018.3M, EPOCH TIME: 1741512737.874217
[03/09 17:32:17    232s] OPERPROF: Finished npPlace at level 1, CPU:0.140, REAL:0.033, MEM:2986.3M, EPOCH TIME: 1741512737.906770
[03/09 17:32:17    232s] Iteration  6: Skipped, with CDP Off
[03/09 17:32:17    232s] 
[03/09 17:32:17    232s] AB Est...
[03/09 17:32:17    232s] no activity file in design. spp won't run.
[03/09 17:32:17    232s] NP #FI/FS/SF FL/PI: 16720/0/0 9109/0
[03/09 17:32:17    232s] no activity file in design. spp won't run.
[03/09 17:32:17    232s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:17    232s] OPERPROF: Starting npPlace at level 1, MEM:3018.3M, EPOCH TIME: 1741512737.962313
[03/09 17:32:17    232s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.028, MEM:2986.3M, EPOCH TIME: 1741512737.990144
[03/09 17:32:18    232s] Iteration  7: Skipped, with CDP Off
[03/09 17:32:18    232s] no activity file in design. spp won't run.
[03/09 17:32:18    232s] NP #FI/FS/SF FL/PI: 16720/0/0 9109/0
[03/09 17:32:18    232s] no activity file in design. spp won't run.
[03/09 17:32:18    232s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:18    233s] OPERPROF: Starting npPlace at level 1, MEM:3114.3M, EPOCH TIME: 1741512738.084414
[03/09 17:32:18    236s] Iteration  8: Total net bbox = 1.335e+05 (7.57e+04 5.78e+04)
[03/09 17:32:18    236s]               Est.  stn bbox = 1.799e+05 (9.63e+04 8.36e+04)
[03/09 17:32:18    236s]               cpu = 0:00:03.6 real = 0:00:00.0 mem = 3309.2M
[03/09 17:32:18    236s] OPERPROF: Finished npPlace at level 1, CPU:3.740, REAL:0.873, MEM:3213.2M, EPOCH TIME: 1741512738.957621
[03/09 17:32:18    236s] no activity file in design. spp won't run.
[03/09 17:32:18    236s] NP #FI/FS/SF FL/PI: 16720/0/0 9109/0
[03/09 17:32:19    236s] no activity file in design. spp won't run.
[03/09 17:32:19    236s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:19    237s] OPERPROF: Starting npPlace at level 1, MEM:3181.2M, EPOCH TIME: 1741512739.054079
[03/09 17:32:20    245s] Iteration  9: Total net bbox = 1.359e+05 (7.71e+04 5.88e+04)
[03/09 17:32:20    245s]               Est.  stn bbox = 1.827e+05 (9.82e+04 8.44e+04)
[03/09 17:32:20    245s]               cpu = 0:00:08.3 real = 0:00:01.0 mem = 3309.2M
[03/09 17:32:20    245s] OPERPROF: Finished npPlace at level 1, CPU:8.440, REAL:1.414, MEM:3213.2M, EPOCH TIME: 1741512740.467745
[03/09 17:32:20    245s] Legalizing MH Cells... 0 / 0 (level 7)
[03/09 17:32:20    245s] No instances found in the vector
[03/09 17:32:20    245s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3085.1M, DRC: 0)
[03/09 17:32:20    245s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:32:20    245s] no activity file in design. spp won't run.
[03/09 17:32:20    245s] NP #FI/FS/SF FL/PI: 16720/0/0 9109/0
[03/09 17:32:20    245s] no activity file in design. spp won't run.
[03/09 17:32:20    245s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:20    245s] OPERPROF: Starting npPlace at level 1, MEM:3181.2M, EPOCH TIME: 1741512740.567226
[03/09 17:32:20    245s] Starting Early Global Route supply map. mem = 3181.2M
[03/09 17:32:20    245s] [NR-eGR] Running Early Global Route on this N7 design with N7 settings
[03/09 17:32:20    245s] (I)      ==================== Layers =====================
[03/09 17:32:20    245s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:32:20    245s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 17:32:20    245s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:32:20    245s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 17:32:20    245s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 17:32:20    245s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 17:32:20    245s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 17:32:20    245s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 17:32:20    245s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 17:32:20    245s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 17:32:20    245s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 17:32:20    245s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 17:32:20    245s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 17:32:20    245s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 17:32:20    245s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 17:32:20    245s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 17:32:20    245s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 17:32:20    245s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 17:32:20    245s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 17:32:20    245s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 17:32:20    245s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 17:32:20    245s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 17:32:20    245s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 17:32:20    245s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:32:20    245s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 17:32:20    245s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 17:32:20    245s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 17:32:20    245s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 17:32:20    245s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 17:32:20    245s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:32:20    245s] Finished Early Global Route supply map. mem = 3189.6M
[03/09 17:32:26    278s] Iteration 10: Total net bbox = 1.409e+05 (7.96e+04 6.14e+04)
[03/09 17:32:26    278s]               Est.  stn bbox = 1.879e+05 (1.01e+05 8.71e+04)
[03/09 17:32:26    278s]               cpu = 0:00:32.5 real = 0:00:06.0 mem = 3308.6M
[03/09 17:32:26    278s] OPERPROF: Finished npPlace at level 1, CPU:32.630, REAL:5.657, MEM:3212.6M, EPOCH TIME: 1741512746.223896
[03/09 17:32:26    278s] Legalizing MH Cells... 0 / 0 (level 8)
[03/09 17:32:26    278s] No instances found in the vector
[03/09 17:32:26    278s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3084.6M, DRC: 0)
[03/09 17:32:26    278s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:32:26    278s] no activity file in design. spp won't run.
[03/09 17:32:26    278s] NP #FI/FS/SF FL/PI: 16720/0/0 9109/0
[03/09 17:32:26    278s] no activity file in design. spp won't run.
[03/09 17:32:26    278s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:26    278s] OPERPROF: Starting npPlace at level 1, MEM:3180.6M, EPOCH TIME: 1741512746.317443
[03/09 17:32:36    336s] Iteration 11: Total net bbox = 1.460e+05 (8.18e+04 6.42e+04)
[03/09 17:32:36    336s]               Est.  stn bbox = 1.932e+05 (1.03e+05 9.02e+04)
[03/09 17:32:36    336s]               cpu = 0:00:58.1 real = 0:00:10.0 mem = 3416.9M
[03/09 17:32:36    336s] OPERPROF: Finished npPlace at level 1, CPU:58.230, REAL:10.369, MEM:3320.9M, EPOCH TIME: 1741512756.686828
[03/09 17:32:36    336s] Legalizing MH Cells... 0 / 0 (level 9)
[03/09 17:32:36    336s] No instances found in the vector
[03/09 17:32:36    336s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3192.9M, DRC: 0)
[03/09 17:32:36    336s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:32:36    336s] no activity file in design. spp won't run.
[03/09 17:32:36    336s] NP #FI/FS/SF FL/PI: 16720/0/0 9109/0
[03/09 17:32:36    336s] no activity file in design. spp won't run.
[03/09 17:32:36    336s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:36    336s] OPERPROF: Starting npPlace at level 1, MEM:3288.9M, EPOCH TIME: 1741512756.777965
[03/09 17:32:36    337s] GP RA stats: MHOnly 0 nrInst 9109 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/09 17:32:37    342s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3436.9M, EPOCH TIME: 1741512757.642787
[03/09 17:32:37    342s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3448.9M, EPOCH TIME: 1741512757.643015
[03/09 17:32:37    342s] Iteration 12: Total net bbox = 1.430e+05 (7.93e+04 6.37e+04)
[03/09 17:32:37    342s]               Est.  stn bbox = 1.897e+05 (1.00e+05 8.96e+04)
[03/09 17:32:37    342s]               cpu = 0:00:05.2 real = 0:00:01.0 mem = 3340.9M
[03/09 17:32:37    342s] OPERPROF: Finished npPlace at level 1, CPU:5.300, REAL:0.869, MEM:3212.9M, EPOCH TIME: 1741512757.646769
[03/09 17:32:37    342s] Legalizing MH Cells... 0 / 0 (level 10)
[03/09 17:32:37    342s] No instances found in the vector
[03/09 17:32:37    342s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3084.9M, DRC: 0)
[03/09 17:32:37    342s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:32:37    342s] Move report: Timing Driven Placement moves 9109 insts, mean move: 3.85 um, max move: 24.15 um 
[03/09 17:32:37    342s] 	Max move on inst (FE_OFC110_core_n_63639): (310.90, 303.34) --> (287.00, 303.08)
[03/09 17:32:37    342s] no activity file in design. spp won't run.
[03/09 17:32:37    342s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3084.9M, EPOCH TIME: 1741512757.672982
[03/09 17:32:37    342s] Saved padding area to DB
[03/09 17:32:37    342s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3084.9M, EPOCH TIME: 1741512757.674035
[03/09 17:32:37    342s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.011, MEM:3084.9M, EPOCH TIME: 1741512757.685284
[03/09 17:32:37    342s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:3084.9M, EPOCH TIME: 1741512757.694714
[03/09 17:32:37    342s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 17:32:37    342s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.009, MEM:3084.9M, EPOCH TIME: 1741512757.703582
[03/09 17:32:37    342s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3084.9M, EPOCH TIME: 1741512757.709268
[03/09 17:32:37    342s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.004, MEM:3084.9M, EPOCH TIME: 1741512757.713733
[03/09 17:32:37    342s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.050, REAL:0.043, MEM:3084.9M, EPOCH TIME: 1741512757.716073
[03/09 17:32:37    342s] 
[03/09 17:32:37    342s] Finished Incremental Placement (cpu=0:01:53, real=0:00:21.0, mem=3084.9M)
[03/09 17:32:37    342s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/09 17:32:37    342s] Type 'man IMPSP-9025' for more detail.
[03/09 17:32:37    342s] CongRepair sets shifter mode to gplace
[03/09 17:32:37    342s] TDRefine: refinePlace mode is spiral
[03/09 17:32:37    342s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3084.9M, EPOCH TIME: 1741512757.719159
[03/09 17:32:37    342s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3084.9M, EPOCH TIME: 1741512757.719223
[03/09 17:32:37    342s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3084.9M, EPOCH TIME: 1741512757.719290
[03/09 17:32:37    342s] z: 1, totalTracks: 0
[03/09 17:32:37    342s] z: 3, totalTracks: 1
[03/09 17:32:37    342s] z: 5, totalTracks: 1
[03/09 17:32:37    342s] z: 7, totalTracks: 1
[03/09 17:32:37    342s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 17:32:37    342s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:32:37    342s] OPERPROF:       Starting CceInit at level 4, MEM:3084.9M, EPOCH TIME: 1741512757.720633
[03/09 17:32:37    342s] Initializing Route Infrastructure for color support ...
[03/09 17:32:37    342s] OPERPROF:         Starting RouteInfrastructureColorSupport at level 5, MEM:3084.9M, EPOCH TIME: 1741512757.720684
[03/09 17:32:37    342s] OPERPROF:         Finished RouteInfrastructureColorSupport at level 5, CPU:0.000, REAL:0.001, MEM:3084.9M, EPOCH TIME: 1741512757.721651
[03/09 17:32:37    342s] Route Infrastructure Initialized for color support successfully.
[03/09 17:32:37    342s] OPERPROF:       Finished CceInit at level 4, CPU:0.000, REAL:0.001, MEM:3084.9M, EPOCH TIME: 1741512757.721702
[03/09 17:32:37    342s] All LLGs are deleted
[03/09 17:32:37    342s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3084.9M, EPOCH TIME: 1741512757.730619
[03/09 17:32:37    342s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3084.9M, EPOCH TIME: 1741512757.730836
[03/09 17:32:37    342s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3084.9M, EPOCH TIME: 1741512757.735742
[03/09 17:32:37    342s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3180.9M, EPOCH TIME: 1741512757.738020
[03/09 17:32:37    342s] Core basic site is asap7sc7p5t
[03/09 17:32:37    342s] z: 1, totalTracks: 0
[03/09 17:32:37    342s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:32:37    342s] z: 3, totalTracks: 1
[03/09 17:32:37    342s] z: 5, totalTracks: 1
[03/09 17:32:37    342s] z: 7, totalTracks: 1
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:37    342s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:37    342s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:37    342s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:32:37    342s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:32:37    342s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3180.9M, EPOCH TIME: 1741512757.748232
[03/09 17:32:37    342s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.006, MEM:3212.9M, EPOCH TIME: 1741512757.754126
[03/09 17:32:37    342s] Fast DP-INIT is on for default
[03/09 17:32:37    342s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 17:32:37    342s] z: 9, totalTracks: 1
[03/09 17:32:37    342s] z: 1, totalTracks: 0
[03/09 17:32:37    342s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.050, REAL:0.024, MEM:3212.9M, EPOCH TIME: 1741512757.761829
[03/09 17:32:37    342s] 
[03/09 17:32:37    342s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:32:37    342s] OPERPROF:         Starting CMU at level 5, MEM:3212.9M, EPOCH TIME: 1741512757.791239
[03/09 17:32:37    342s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.003, MEM:3212.9M, EPOCH TIME: 1741512757.793982
[03/09 17:32:37    342s] 
[03/09 17:32:37    342s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:32:37    342s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.062, MEM:3084.9M, EPOCH TIME: 1741512757.797869
[03/09 17:32:37    342s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3084.9M, EPOCH TIME: 1741512757.797923
[03/09 17:32:37    342s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.010, REAL:0.002, MEM:3084.9M, EPOCH TIME: 1741512757.799708
[03/09 17:32:37    342s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3084.9MB).
[03/09 17:32:37    342s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.110, REAL:0.083, MEM:3084.9M, EPOCH TIME: 1741512757.801953
[03/09 17:32:37    342s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.110, REAL:0.083, MEM:3084.9M, EPOCH TIME: 1741512757.801993
[03/09 17:32:37    342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6388.4
[03/09 17:32:37    342s] OPERPROF:   Starting RefinePlace at level 2, MEM:3084.9M, EPOCH TIME: 1741512757.802052
[03/09 17:32:37    342s] *** Starting refinePlace (0:05:42 mem=3084.9M) ***
[03/09 17:32:37    342s] Total net bbox length = 1.474e+05 (8.347e+04 6.394e+04) (ext = 1.924e+04)
[03/09 17:32:37    342s] 
[03/09 17:32:37    342s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:32:37    342s] OPERPROF:     Starting RPlaceColorFixedInsts at level 3, MEM:3084.9M, EPOCH TIME: 1741512757.806912
[03/09 17:32:37    342s] # Found 0 legal fixed insts to color.
[03/09 17:32:37    342s] OPERPROF:     Finished RPlaceColorFixedInsts at level 3, CPU:0.000, REAL:0.002, MEM:3084.9M, EPOCH TIME: 1741512757.808612
[03/09 17:32:37    342s] **WARN: (IMPSP-2041):	Found 33440 fixed insts that could not be colored.
[03/09 17:32:37    342s] Type 'man IMPSP-2041' for more detail.
[03/09 17:32:37    342s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 17:32:37    342s] (I)      Default pattern map key = sha256_default.
[03/09 17:32:37    342s] (I)      Default pattern map key = sha256_default.
[03/09 17:32:37    342s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3084.9M, EPOCH TIME: 1741512757.832414
[03/09 17:32:37    342s] Starting refinePlace ...
[03/09 17:32:37    342s] (I)      Default pattern map key = sha256_default.
[03/09 17:32:37    342s] (I)      Default pattern map key = sha256_default.
[03/09 17:32:37    342s] DDP V2: orientation: 1, pin-track: 1, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/09 17:32:37    342s] ** Cut row section cpu time 0:00:00.0.
[03/09 17:32:37    342s]    Spread Effort: high, pre-route mode, useDDP on.
[03/09 17:32:37    342s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=3084.9MB) @(0:05:43 - 0:05:43).
[03/09 17:32:37    342s] Move report: preRPlace moves 9108 insts, mean move: 0.18 um, max move: 4.81 um 
[03/09 17:32:37    342s] 	Max move on inst (core_w_mem_inst_w_mem_reg[7][25]): (199.07, 144.57) --> (196.42, 142.42)
[03/09 17:32:37    342s] 	Length: 26 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFASRHQNx1_ASAP7_75t_SL
[03/09 17:32:37    342s] 	Violation at original loc: Placement Blockage Violation
[03/09 17:32:37    342s] wireLenOptFixPriorityInst 0 inst fixed
[03/09 17:32:37    342s] tweakage running in 8 threads.
[03/09 17:32:37    342s] Placement tweakage begins.
[03/09 17:32:38    342s] wire length = 1.929e+05
[03/09 17:32:38    343s] wire length = 1.878e+05
[03/09 17:32:38    343s] Placement tweakage ends.
[03/09 17:32:38    343s] Move report: tweak moves 501 insts, mean move: 2.09 um, max move: 9.94 um 
[03/09 17:32:38    343s] 	Max move on inst (g18295__1309): (213.70, 293.62) --> (203.76, 293.62)
[03/09 17:32:38    343s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.5, real=0:00:01.0, mem=3084.9MB) @(0:05:43 - 0:05:43).
[03/09 17:32:38    343s] 
[03/09 17:32:38    343s] Running Spiral MT with 8 threads  fetchWidth=484 
[03/09 17:32:38    343s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/09 17:32:38    343s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/09 17:32:38    343s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 17:32:38    343s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3084.9MB) @(0:05:43 - 0:05:44).
[03/09 17:32:38    343s] Move report: Detail placement moves 9108 insts, mean move: 0.28 um, max move: 9.84 um 
[03/09 17:32:38    343s] 	Max move on inst (g18295__1309): (213.60, 293.62) --> (203.76, 293.62)
[03/09 17:32:38    343s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3084.9MB
[03/09 17:32:38    343s] Statistics of distance of Instance movement in refine placement:
[03/09 17:32:38    343s]   maximum (X+Y) =         9.84 um
[03/09 17:32:38    343s]   inst (g18295__1309) with max move: (213.599, 293.615) -> (203.76, 293.616)
[03/09 17:32:38    343s]   mean    (X+Y) =         0.28 um
[03/09 17:32:38    343s] Total instances flipped for legalization: 1
[03/09 17:32:38    343s] Summary Report:
[03/09 17:32:38    343s] Instances move: 9108 (out of 9109 movable)
[03/09 17:32:38    343s] Instances flipped: 1
[03/09 17:32:38    343s] Mean displacement: 0.28 um
[03/09 17:32:38    343s] Max displacement: 9.84 um (Instance: g18295__1309) (213.599, 293.615) -> (203.76, 293.616)
[03/09 17:32:38    343s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: NAND2xp5_ASAP7_75t_SL
[03/09 17:32:38    343s] Total instances moved : 9108
[03/09 17:32:38    343s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.060, REAL:0.610, MEM:3084.9M, EPOCH TIME: 1741512758.442806
[03/09 17:32:38    343s] Total net bbox length = 1.429e+05 (7.870e+04 6.424e+04) (ext = 1.921e+04)
[03/09 17:32:38    343s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3084.9MB
[03/09 17:32:38    343s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=3084.9MB) @(0:05:42 - 0:05:44).
[03/09 17:32:38    343s] *** Finished refinePlace (0:05:44 mem=3084.9M) ***
[03/09 17:32:38    343s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6388.4
[03/09 17:32:38    343s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.090, REAL:0.644, MEM:3084.9M, EPOCH TIME: 1741512758.446198
[03/09 17:32:38    343s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3084.9M, EPOCH TIME: 1741512758.446244
[03/09 17:32:38    343s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.023, MEM:3041.9M, EPOCH TIME: 1741512758.469468
[03/09 17:32:38    343s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.250, REAL:0.750, MEM:3041.9M, EPOCH TIME: 1741512758.469648
[03/09 17:32:38    343s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3041.9M, EPOCH TIME: 1741512758.470304
[03/09 17:32:38    343s] Starting Early Global Route congestion estimation: mem = 3041.9M
[03/09 17:32:38    343s] (I)      ==================== Layers =====================
[03/09 17:32:38    343s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:32:38    343s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 17:32:38    343s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:32:38    343s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 17:32:38    343s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 17:32:38    343s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 17:32:38    343s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 17:32:38    343s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 17:32:38    343s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 17:32:38    343s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 17:32:38    343s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 17:32:38    343s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 17:32:38    343s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 17:32:38    343s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 17:32:38    343s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 17:32:38    343s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 17:32:38    343s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 17:32:38    343s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 17:32:38    343s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 17:32:38    343s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 17:32:38    343s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 17:32:38    343s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 17:32:38    343s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 17:32:38    343s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:32:38    343s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 17:32:38    343s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 17:32:38    343s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 17:32:38    343s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 17:32:38    343s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 17:32:38    343s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:32:38    343s] (I)      Started Import and model ( Curr Mem: 3041.86 MB )
[03/09 17:32:38    343s] (I)      Default pattern map key = sha256_default.
[03/09 17:32:38    343s] (I)      == Non-default Options ==
[03/09 17:32:38    343s] (I)      Estimate vias on DPT layer                         : true
[03/09 17:32:38    343s] (I)      Rerouting rounds                                   : 1
[03/09 17:32:38    343s] (I)      Better NDR handling                                : true
[03/09 17:32:38    343s] (I)      Handle via spacing rule fix                        : true
[03/09 17:32:38    343s] (I)      Handle via spacing rule                            : true
[03/09 17:32:38    343s] (I)      Local connection modeling                          : true
[03/09 17:32:38    343s] (I)      Local connection modeling                          : true
[03/09 17:32:38    343s] (I)      Extra demand for transition vias                   : false
[03/09 17:32:38    343s] (I)      Maximum routing layer                              : 7
[03/09 17:32:38    343s] (I)      Supply scale factor H                              : 0.950000
[03/09 17:32:38    343s] (I)      Supply scale factor V                              : 0.900000
[03/09 17:32:38    343s] (I)      Move term to middle                                : true
[03/09 17:32:38    343s] (I)      Consider pin shapes                                : true
[03/09 17:32:38    343s] (I)      Consider horizontal pin shapes                     : true
[03/09 17:32:38    343s] (I)      Fix pin connection bug                             : true
[03/09 17:32:38    343s] (I)      Improved local wiring                              : true
[03/09 17:32:38    343s] (I)      Model MAR                                          : true
[03/09 17:32:38    343s] (I)      Number of threads                                  : 8
[03/09 17:32:38    343s] (I)      Number of rows per GCell                           : 2
[03/09 17:32:38    343s] (I)      Max num rows per GCell                             : 2
[03/09 17:32:38    343s] (I)      Routing effort level                               : 500
[03/09 17:32:38    343s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 17:32:38    343s] (I)      Local wiring density threshold                     : 0.600000
[03/09 17:32:38    343s] (I)      Use non-blocking free Dbs wires                    : false
[03/09 17:32:38    343s] (I)      Method to set GCell size                           : row
[03/09 17:32:38    343s] (I)      Counted 20170 PG shapes. We will not process PG shapes layer by layer.
[03/09 17:32:38    343s] (I)      Use row-based GCell size
[03/09 17:32:38    343s] (I)      Use row-based GCell align
[03/09 17:32:38    343s] (I)      layer 0 area = 170496
[03/09 17:32:38    343s] (I)      layer 1 area = 170496
[03/09 17:32:38    343s] (I)      layer 2 area = 170496
[03/09 17:32:38    343s] (I)      layer 3 area = 512000
[03/09 17:32:38    343s] (I)      layer 4 area = 512000
[03/09 17:32:38    343s] (I)      layer 5 area = 560000
[03/09 17:32:38    343s] (I)      layer 6 area = 560000
[03/09 17:32:38    343s] (I)      GCell unit size   : 4320
[03/09 17:32:38    343s] (I)      GCell multiplier  : 2
[03/09 17:32:38    343s] (I)      GCell row height  : 4320
[03/09 17:32:38    343s] (I)      Actual row height : 4320
[03/09 17:32:38    343s] (I)      GCell align ref   : 25344 25344
[03/09 17:32:38    343s] (I)      WARNING : missing default track structure on layer 1
[03/09 17:32:38    343s] [NR-eGR] Track table information for default rule: 
[03/09 17:32:38    343s] [NR-eGR] M1 has no routable track
[03/09 17:32:38    343s] [NR-eGR] M2 has non-uniform track structures
[03/09 17:32:38    343s] [NR-eGR] M3 has single uniform track structure
[03/09 17:32:38    343s] [NR-eGR] M4 has single uniform track structure
[03/09 17:32:38    343s] [NR-eGR] M5 has single uniform track structure
[03/09 17:32:38    343s] [NR-eGR] M6 has single uniform track structure
[03/09 17:32:38    343s] [NR-eGR] M7 has single uniform track structure
[03/09 17:32:38    343s] [NR-eGR] M8 has single uniform track structure
[03/09 17:32:38    343s] [NR-eGR] M9 has single uniform track structure
[03/09 17:32:38    343s] [NR-eGR] Pad has single uniform track structure
[03/09 17:32:38    343s] (I)      ============== Default via ===============
[03/09 17:32:38    343s] (I)      +---+------------------+-----------------+
[03/09 17:32:38    343s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 17:32:38    343s] (I)      +---+------------------+-----------------+
[03/09 17:32:38    343s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 17:32:38    343s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 17:32:38    343s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 17:32:38    343s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 17:32:38    343s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 17:32:38    343s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 17:32:38    343s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 17:32:38    343s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 17:32:38    343s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 17:32:38    343s] (I)      +---+------------------+-----------------+
[03/09 17:32:38    343s] [NR-eGR] Read 36046 PG shapes
[03/09 17:32:38    343s] [NR-eGR] Read 0 clock shapes
[03/09 17:32:38    343s] [NR-eGR] Read 0 other shapes
[03/09 17:32:38    343s] [NR-eGR] #Routing Blockages  : 0
[03/09 17:32:38    343s] [NR-eGR] #Instance Blockages : 14636
[03/09 17:32:38    343s] [NR-eGR] #PG Blockages       : 36046
[03/09 17:32:38    343s] [NR-eGR] #Halo Blockages     : 0
[03/09 17:32:38    343s] [NR-eGR] #Boundary Blockages : 0
[03/09 17:32:38    343s] [NR-eGR] #Clock Blockages    : 0
[03/09 17:32:38    343s] [NR-eGR] #Other Blockages    : 0
[03/09 17:32:38    343s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 17:32:38    343s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 17:32:38    343s] [NR-eGR] Read 9156 nets ( ignored 0 )
[03/09 17:32:38    343s] [NR-eGR] #standard cell terms   : 36834
[03/09 17:32:38    343s] [NR-eGR] #moved terms           : 19861
[03/09 17:32:38    343s] [NR-eGR] #off-track terms       : 10287
[03/09 17:32:38    343s] [NR-eGR] #off-cross-track terms : 0
[03/09 17:32:38    343s] (I)      early_global_route_priority property id does not exist.
[03/09 17:32:38    343s] (I)      minStepLength[0]=240
[03/09 17:32:38    343s] (I)      minStepLength[1]=144
[03/09 17:32:38    343s] (I)      minStepLength[2]=48
[03/09 17:32:38    343s] (I)      minStepLength[3]=597
[03/09 17:32:38    343s] (I)      minStepLength[4]=469
[03/09 17:32:38    343s] (I)      minStepLength[5]=229
[03/09 17:32:38    343s] (I)      minStepLength[6]=581
[03/09 17:32:38    343s] (I)      minStepLength2[2]=496
[03/09 17:32:38    343s] (I)      minStepLength2[3]=688
[03/09 17:32:38    343s] (I)      minStepLength2[4]=800
[03/09 17:32:38    343s] (I)      minStepLength2[5]=800
[03/09 17:32:38    343s] (I)      Read Num Blocks=53062  Num Prerouted Wires=0  Num CS=0
[03/09 17:32:38    343s] (I)      Layer 1 (H) : #blockages 31835 : #preroutes 0
[03/09 17:32:38    343s] (I)      Layer 2 (V) : #blockages 18167 : #preroutes 0
[03/09 17:32:38    343s] (I)      Layer 3 (H) : #blockages 2034 : #preroutes 0
[03/09 17:32:38    343s] (I)      Layer 4 (V) : #blockages 472 : #preroutes 0
[03/09 17:32:38    343s] (I)      Layer 5 (H) : #blockages 394 : #preroutes 0
[03/09 17:32:38    343s] (I)      Layer 6 (V) : #blockages 160 : #preroutes 0
[03/09 17:32:38    343s] (I)      Track adjustment: Reducing 86376 tracks (15.00%) for Layer4
[03/09 17:32:38    343s] (I)      Track adjustment: Reducing 76816 tracks (15.00%) for Layer5
[03/09 17:32:38    343s] (I)      Track adjustment: Reducing 63645 tracks (15.00%) for Layer6
[03/09 17:32:38    343s] (I)      Track adjustment: Reducing 63700 tracks (15.00%) for Layer7
[03/09 17:32:38    343s] (I)      Moved 0 terms for better access 
[03/09 17:32:38    343s] (I)      Number of ignored nets                =      0
[03/09 17:32:38    343s] (I)      Number of connected nets              =      0
[03/09 17:32:38    343s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 17:32:38    343s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 17:32:38    343s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 17:32:38    343s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 17:32:38    343s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 17:32:38    343s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 17:32:38    343s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 17:32:38    343s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 17:32:38    343s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 17:32:38    343s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 17:32:38    343s] (I)      Ndr track 0 does not exist
[03/09 17:32:38    343s] (I)      ---------------------Grid Graph Info--------------------
[03/09 17:32:38    343s] (I)      Routing area        : (0, 0) - (1958976, 1951488)
[03/09 17:32:38    343s] (I)      Core area           : (25344, 25344) - (1933632, 1926144)
[03/09 17:32:38    343s] (I)      Site width          :   864  (dbu)
[03/09 17:32:38    343s] (I)      Row height          :  4320  (dbu)
[03/09 17:32:38    343s] (I)      GCell row height    :  4320  (dbu)
[03/09 17:32:38    343s] (I)      GCell width         :  8640  (dbu)
[03/09 17:32:38    343s] (I)      GCell height        :  8640  (dbu)
[03/09 17:32:38    343s] (I)      Grid                :   227   226     7
[03/09 17:32:38    343s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 17:32:38    343s] (I)      Vertical capacity   :     0     0  8640     0  8640     0  8640
[03/09 17:32:38    343s] (I)      Horizontal capacity :     0  8640     0  8640     0  8640     0
[03/09 17:32:38    343s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 17:32:38    343s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 17:32:38    343s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 17:32:38    343s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 17:32:38    343s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 17:32:38    343s] (I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  8.44  8.44
[03/09 17:32:38    343s] (I)      Total num of tracks :     0  3163  3400  2540  2266  1905  1913
[03/09 17:32:38    343s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 17:32:38    343s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 17:32:38    343s] (I)      --------------------------------------------------------
[03/09 17:32:38    343s] 
[03/09 17:32:38    343s] [NR-eGR] ============ Routing rule table ============
[03/09 17:32:38    343s] [NR-eGR] Rule id: 0  Nets: 9156
[03/09 17:32:38    343s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 17:32:38    343s] (I)                    Layer    2    3    4    5     6     7 
[03/09 17:32:38    343s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 17:32:38    343s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 17:32:38    343s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 17:32:38    343s] [NR-eGR] ========================================
[03/09 17:32:38    343s] [NR-eGR] 
[03/09 17:32:38    343s] (I)      =============== Blocked Tracks ===============
[03/09 17:32:38    343s] (I)      +-------+---------+----------+---------------+
[03/09 17:32:38    343s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 17:32:38    343s] (I)      +-------+---------+----------+---------------+
[03/09 17:32:38    343s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 17:32:38    343s] (I)      |     2 |  718001 |   128047 |        17.83% |
[03/09 17:32:38    343s] (I)      |     3 |  768400 |   149184 |        19.41% |
[03/09 17:32:38    343s] (I)      |     4 |  576580 |    52312 |         9.07% |
[03/09 17:32:38    343s] (I)      |     5 |  512116 |     3929 |         0.77% |
[03/09 17:32:38    343s] (I)      |     6 |  432435 |    13773 |         3.18% |
[03/09 17:32:38    343s] (I)      |     7 |  432338 |    13302 |         3.08% |
[03/09 17:32:38    343s] (I)      +-------+---------+----------+---------------+
[03/09 17:32:38    343s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.15 sec, Curr Mem: 3048.25 MB )
[03/09 17:32:38    343s] (I)      Reset routing kernel
[03/09 17:32:38    343s] (I)      Started Global Routing ( Curr Mem: 3048.25 MB )
[03/09 17:32:38    343s] (I)      numLocalWires=0  numGlobalNetBranches=2118  numLocalNetBranches=0
[03/09 17:32:38    343s] (I)      totalPins=36910  totalGlobalPin=33304 (90.23%)
[03/09 17:32:38    343s] (I)      total 2D Cap : 2803129 = (1393291 H, 1409838 V)
[03/09 17:32:38    343s] [NR-eGR] Layer group 1: route 9156 net(s) in layer range [2, 7]
[03/09 17:32:38    343s] (I)      
[03/09 17:32:38    343s] (I)      ============  Phase 1a Route ============
[03/09 17:32:38    344s] (I)      Usage: 84423 = (44843 H, 39580 V) = (3.22% H, 2.81% V) = (9.686e+04um H, 8.549e+04um V)
[03/09 17:32:38    344s] (I)      
[03/09 17:32:38    344s] (I)      ============  Phase 1b Route ============
[03/09 17:32:38    344s] (I)      Usage: 84423 = (44843 H, 39580 V) = (3.22% H, 2.81% V) = (9.686e+04um H, 8.549e+04um V)
[03/09 17:32:38    344s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.823537e+05um
[03/09 17:32:38    344s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/09 17:32:38    344s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/09 17:32:38    344s] (I)      
[03/09 17:32:38    344s] (I)      ============  Phase 1c Route ============
[03/09 17:32:38    344s] (I)      Usage: 84423 = (44843 H, 39580 V) = (3.22% H, 2.81% V) = (9.686e+04um H, 8.549e+04um V)
[03/09 17:32:38    344s] (I)      
[03/09 17:32:38    344s] (I)      ============  Phase 1d Route ============
[03/09 17:32:38    344s] (I)      Usage: 84423 = (44843 H, 39580 V) = (3.22% H, 2.81% V) = (9.686e+04um H, 8.549e+04um V)
[03/09 17:32:38    344s] (I)      
[03/09 17:32:38    344s] (I)      ============  Phase 1e Route ============
[03/09 17:32:38    344s] (I)      Usage: 84423 = (44843 H, 39580 V) = (3.22% H, 2.81% V) = (9.686e+04um H, 8.549e+04um V)
[03/09 17:32:38    344s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.823537e+05um
[03/09 17:32:38    344s] (I)      
[03/09 17:32:38    344s] (I)      ============  Phase 1l Route ============
[03/09 17:32:38    344s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/09 17:32:38    344s] (I)      Layer  2:     597055     39631       317           0      766140    ( 0.00%) 
[03/09 17:32:38    344s] (I)      Layer  3:     615816     37051       209           0      766125    ( 0.00%) 
[03/09 17:32:38    344s] (I)      Layer  4:     436417     25676        13           0      574605    ( 0.00%) 
[03/09 17:32:38    344s] (I)      Layer  5:     430456      9229         4           0      510750    ( 0.00%) 
[03/09 17:32:38    344s] (I)      Layer  6:     355620      5387         0        5957      424997    ( 1.38%) 
[03/09 17:32:38    344s] (I)      Layer  7:     357317       848         0        7526      423419    ( 1.75%) 
[03/09 17:32:38    344s] (I)      Total:       2792681    117822       543       13482     3466035    ( 0.39%) 
[03/09 17:32:38    344s] (I)      
[03/09 17:32:38    344s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/09 17:32:38    344s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/09 17:32:38    344s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/09 17:32:38    344s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[03/09 17:32:38    344s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/09 17:32:38    344s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:32:38    344s] [NR-eGR]      M2 ( 2)       182( 0.36%)        22( 0.04%)         2( 0.00%)         2( 0.00%)   ( 0.41%) 
[03/09 17:32:38    344s] [NR-eGR]      M3 ( 3)       129( 0.25%)        13( 0.03%)         1( 0.00%)         0( 0.00%)   ( 0.28%) 
[03/09 17:32:38    344s] [NR-eGR]      M4 ( 4)        10( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/09 17:32:38    344s] [NR-eGR]      M5 ( 5)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:32:38    344s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:32:38    344s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:32:38    344s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/09 17:32:38    344s] [NR-eGR]        Total       323( 0.11%)        35( 0.01%)         3( 0.00%)         2( 0.00%)   ( 0.12%) 
[03/09 17:32:38    344s] [NR-eGR] 
[03/09 17:32:38    344s] (I)      Finished Global Routing ( CPU: 0.54 sec, Real: 0.14 sec, Curr Mem: 3048.25 MB )
[03/09 17:32:38    344s] (I)      total 2D Cap : 2617056 = (1342860 H, 1274196 V)
[03/09 17:32:38    344s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[03/09 17:32:38    344s] Early Global Route congestion estimation runtime: 0.30 seconds, mem = 3048.2M
[03/09 17:32:38    344s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.750, REAL:0.304, MEM:3048.2M, EPOCH TIME: 1741512758.774756
[03/09 17:32:38    344s] OPERPROF: Starting HotSpotCal at level 1, MEM:3048.2M, EPOCH TIME: 1741512758.774804
[03/09 17:32:38    344s] [hotspot] +------------+---------------+---------------+
[03/09 17:32:38    344s] [hotspot] |            |   max hotspot | total hotspot |
[03/09 17:32:38    344s] [hotspot] +------------+---------------+---------------+
[03/09 17:32:38    344s] [hotspot] | normalized |         25.11 |        124.98 |
[03/09 17:32:38    344s] [hotspot] +------------+---------------+---------------+
[03/09 17:32:38    344s] Local HotSpot Analysis: normalized max congestion hotspot area = 25.11, normalized total congestion hotspot area = 124.98 (area is in unit of 4 std-cell row bins)
[03/09 17:32:38    344s] [hotspot] max/total 25.11/124.98, big hotspot (>10) total 38.43
[03/09 17:32:38    344s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/09 17:32:38    344s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:38    344s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/09 17:32:38    344s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:38    344s] [hotspot] |  1  |   268.78   251.50   294.70   268.78 |       18.89   |
[03/09 17:32:38    344s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:38    344s] [hotspot] |  2  |   260.14   277.42   277.42   294.70 |        5.25   |
[03/09 17:32:38    344s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:38    344s] [hotspot] |  3  |   260.14   173.74   277.42   191.02 |        4.52   |
[03/09 17:32:38    344s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:38    344s] [hotspot] |  4  |   234.22   234.22   251.50   251.50 |        4.26   |
[03/09 17:32:38    344s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:38    344s] [hotspot] |  5  |   260.14   234.22   277.42   251.50 |        3.87   |
[03/09 17:32:38    344s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:38    344s] Top 5 hotspots total area: 36.79
[03/09 17:32:38    344s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:3048.2M, EPOCH TIME: 1741512758.786604
[03/09 17:32:38    344s] 
[03/09 17:32:38    344s] === incrementalPlace Internal Loop 2 ===
[03/09 17:32:38    344s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.125 maxM=-1 pMaxM=3
[03/09 17:32:38    344s] OPERPROF: Starting IPInitSPData at level 1, MEM:3048.2M, EPOCH TIME: 1741512758.788657
[03/09 17:32:38    344s] z: 1, totalTracks: 0
[03/09 17:32:38    344s] z: 3, totalTracks: 1
[03/09 17:32:38    344s] z: 5, totalTracks: 1
[03/09 17:32:38    344s] z: 7, totalTracks: 1
[03/09 17:32:38    344s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 17:32:38    344s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:32:38    344s] OPERPROF:   Starting CceInit at level 2, MEM:3048.2M, EPOCH TIME: 1741512758.789452
[03/09 17:32:38    344s] Initializing Route Infrastructure for color support ...
[03/09 17:32:38    344s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:3048.2M, EPOCH TIME: 1741512758.789501
[03/09 17:32:38    344s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:3048.2M, EPOCH TIME: 1741512758.790117
[03/09 17:32:38    344s] Route Infrastructure Initialized for color support successfully.
[03/09 17:32:38    344s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:3048.2M, EPOCH TIME: 1741512758.790167
[03/09 17:32:38    344s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3048.2M, EPOCH TIME: 1741512758.803560
[03/09 17:32:38    344s] z: 1, totalTracks: 0
[03/09 17:32:38    344s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:32:38    344s] z: 3, totalTracks: 1
[03/09 17:32:38    344s] z: 5, totalTracks: 1
[03/09 17:32:38    344s] z: 7, totalTracks: 1
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:38    344s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:38    344s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:38    344s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:32:38    344s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:32:38    344s] z: 9, totalTracks: 1
[03/09 17:32:38    344s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 17:32:38    344s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:32:38    344s] 
[03/09 17:32:38    344s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:32:38    344s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.064, MEM:3048.2M, EPOCH TIME: 1741512758.867428
[03/09 17:32:38    344s] OPERPROF:   Starting post-place ADS at level 2, MEM:3048.2M, EPOCH TIME: 1741512758.867600
[03/09 17:32:38    344s] ADSU 0.100 -> 0.100. site 938080.000 -> 938080.000. GS 8.640
[03/09 17:32:38    344s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.070, REAL:0.050, MEM:3048.2M, EPOCH TIME: 1741512758.917606
[03/09 17:32:38    344s] OPERPROF:   Starting spMPad at level 2, MEM:3043.2M, EPOCH TIME: 1741512758.920137
[03/09 17:32:38    344s] OPERPROF:     Starting spContextMPad at level 3, MEM:3043.2M, EPOCH TIME: 1741512758.921292
[03/09 17:32:38    344s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3043.2M, EPOCH TIME: 1741512758.921334
[03/09 17:32:38    344s] MP Top (9109): mp=1.125. U=0.100.
[03/09 17:32:38    344s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.005, MEM:3043.2M, EPOCH TIME: 1741512758.924651
[03/09 17:32:38    344s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:3043.2M, EPOCH TIME: 1741512758.938269
[03/09 17:32:38    344s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.002, MEM:3043.2M, EPOCH TIME: 1741512758.939824
[03/09 17:32:38    344s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3043.2M, EPOCH TIME: 1741512758.941267
[03/09 17:32:38    344s] no activity file in design. spp won't run.
[03/09 17:32:38    344s] [spp] 0
[03/09 17:32:38    344s] [adp] 0:1:1:3
[03/09 17:32:38    344s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.002, MEM:3043.2M, EPOCH TIME: 1741512758.943281
[03/09 17:32:38    344s] SP #FI/SF FL/PI 0/0 9109/0
[03/09 17:32:38    344s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.180, REAL:0.157, MEM:3043.2M, EPOCH TIME: 1741512758.945528
[03/09 17:32:38    344s] OPERPROF: Starting CDPad at level 1, MEM:3043.2M, EPOCH TIME: 1741512758.956956
[03/09 17:32:38    344s] 3DP is on.
[03/09 17:32:38    344s] design sh 0.020.
[03/09 17:32:38    344s] design sh 0.020.
[03/09 17:32:38    344s] 3DP (1, 6) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/09 17:32:38    344s] design sh 0.006.
[03/09 17:32:39    345s] CDPadU 0.142 -> 0.135. R=0.100, N=9109, GS=2.160
[03/09 17:32:39    345s] OPERPROF: Finished CDPad at level 1, CPU:0.610, REAL:0.114, MEM:3046.6M, EPOCH TIME: 1741512759.070624
[03/09 17:32:39    345s] NP #FI/FS/SF FL/PI: 16720/0/0 9109/0
[03/09 17:32:39    345s] no activity file in design. spp won't run.
[03/09 17:32:39    345s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:39    345s] 
[03/09 17:32:39    345s] AB Est...
[03/09 17:32:39    345s] OPERPROF: Starting npPlace at level 1, MEM:3052.3M, EPOCH TIME: 1741512759.127018
[03/09 17:32:39    345s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.036, MEM:3061.7M, EPOCH TIME: 1741512759.162673
[03/09 17:32:39    345s] Iteration  5: Skipped, with CDP Off
[03/09 17:32:39    345s] 
[03/09 17:32:39    345s] AB Est...
[03/09 17:32:39    345s] no activity file in design. spp won't run.
[03/09 17:32:39    345s] NP #FI/FS/SF FL/PI: 16720/0/0 9109/0
[03/09 17:32:39    345s] no activity file in design. spp won't run.
[03/09 17:32:39    345s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:39    345s] OPERPROF: Starting npPlace at level 1, MEM:3093.7M, EPOCH TIME: 1741512759.223247
[03/09 17:32:39    345s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.032, MEM:3075.0M, EPOCH TIME: 1741512759.254857
[03/09 17:32:39    345s] Iteration  6: Skipped, with CDP Off
[03/09 17:32:39    345s] 
[03/09 17:32:39    345s] AB Est...
[03/09 17:32:39    345s] no activity file in design. spp won't run.
[03/09 17:32:39    345s] NP #FI/FS/SF FL/PI: 16720/0/0 9109/0
[03/09 17:32:39    345s] no activity file in design. spp won't run.
[03/09 17:32:39    345s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:39    345s] OPERPROF: Starting npPlace at level 1, MEM:3107.0M, EPOCH TIME: 1741512759.316003
[03/09 17:32:39    345s] OPERPROF: Finished npPlace at level 1, CPU:0.130, REAL:0.031, MEM:3075.0M, EPOCH TIME: 1741512759.347416
[03/09 17:32:39    345s] Iteration  7: Skipped, with CDP Off
[03/09 17:32:39    345s] 
[03/09 17:32:39    345s] AB Est...
[03/09 17:32:39    345s] no activity file in design. spp won't run.
[03/09 17:32:39    345s] NP #FI/FS/SF FL/PI: 16720/0/0 9109/0
[03/09 17:32:39    345s] no activity file in design. spp won't run.
[03/09 17:32:39    346s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:39    346s] OPERPROF: Starting npPlace at level 1, MEM:3107.0M, EPOCH TIME: 1741512759.409702
[03/09 17:32:39    346s] OPERPROF: Finished npPlace at level 1, CPU:0.140, REAL:0.034, MEM:3075.0M, EPOCH TIME: 1741512759.443923
[03/09 17:32:39    346s] Iteration  8: Skipped, with CDP Off
[03/09 17:32:39    346s] 
[03/09 17:32:39    346s] AB Est...
[03/09 17:32:39    346s] no activity file in design. spp won't run.
[03/09 17:32:39    346s] NP #FI/FS/SF FL/PI: 16720/0/0 9109/0
[03/09 17:32:39    346s] no activity file in design. spp won't run.
[03/09 17:32:39    346s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:39    346s] OPERPROF: Starting npPlace at level 1, MEM:3107.0M, EPOCH TIME: 1741512759.503979
[03/09 17:32:39    346s] AB param 30.4% (2769/9109).
[03/09 17:32:39    346s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.036, MEM:3075.0M, EPOCH TIME: 1741512759.540148
[03/09 17:32:39    346s] AB WA 0.31. HSB #SP 0
[03/09 17:32:39    346s] AB On.
[03/09 17:32:39    346s] no activity file in design. spp won't run.
[03/09 17:32:39    346s] NP #FI/FS/SF FL/PI: 23060/0/6340 2769/0
[03/09 17:32:39    346s] no activity file in design. spp won't run.
[03/09 17:32:39    346s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:39    346s] OPERPROF: Starting npPlace at level 1, MEM:3203.0M, EPOCH TIME: 1741512759.627851
[03/09 17:32:40    349s] Iteration  9: Total net bbox = 4.635e+04 (2.37e+04 2.27e+04)
[03/09 17:32:40    349s]               Est.  stn bbox = 6.528e+04 (3.21e+04 3.31e+04)
[03/09 17:32:40    349s]               cpu = 0:00:02.4 real = 0:00:01.0 mem = 3310.1M
[03/09 17:32:40    349s] OPERPROF: Finished npPlace at level 1, CPU:2.520, REAL:0.558, MEM:3214.0M, EPOCH TIME: 1741512760.185555
[03/09 17:32:40    349s] Legalizing MH Cells... 0 / 0 (level 7)
[03/09 17:32:40    349s] No instances found in the vector
[03/09 17:32:40    349s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3086.0M, DRC: 0)
[03/09 17:32:40    349s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:32:40    349s] Legalizing MH Cells... 0 / 0 (level 7)
[03/09 17:32:40    349s] No instances found in the vector
[03/09 17:32:40    349s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3086.0M, DRC: 0)
[03/09 17:32:40    349s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:32:40    349s] no activity file in design. spp won't run.
[03/09 17:32:40    349s] NP #FI/FS/SF FL/PI: 16720/0/0 9109/0
[03/09 17:32:40    349s] no activity file in design. spp won't run.
[03/09 17:32:40    349s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:40    349s] OPERPROF: Starting npPlace at level 1, MEM:3182.0M, EPOCH TIME: 1741512760.277923
[03/09 17:32:46    383s] Iteration 10: Total net bbox = 1.426e+05 (8.05e+04 6.21e+04)
[03/09 17:32:46    383s]               Est.  stn bbox = 1.899e+05 (1.02e+05 8.81e+04)
[03/09 17:32:46    383s]               cpu = 0:00:34.1 real = 0:00:06.0 mem = 3314.1M
[03/09 17:32:46    383s] OPERPROF: Finished npPlace at level 1, CPU:34.220, REAL:5.769, MEM:3218.0M, EPOCH TIME: 1741512766.047179
[03/09 17:32:46    383s] Legalizing MH Cells... 0 / 0 (level 8)
[03/09 17:32:46    383s] No instances found in the vector
[03/09 17:32:46    383s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3090.0M, DRC: 0)
[03/09 17:32:46    383s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:32:46    383s] no activity file in design. spp won't run.
[03/09 17:32:46    383s] NP #FI/FS/SF FL/PI: 16720/0/0 9109/0
[03/09 17:32:46    383s] no activity file in design. spp won't run.
[03/09 17:32:46    383s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:46    383s] OPERPROF: Starting npPlace at level 1, MEM:3186.0M, EPOCH TIME: 1741512766.138838
[03/09 17:32:55    435s] Iteration 11: Total net bbox = 1.472e+05 (8.24e+04 6.48e+04)
[03/09 17:32:55    435s]               Est.  stn bbox = 1.948e+05 (1.04e+05 9.10e+04)
[03/09 17:32:55    435s]               cpu = 0:00:51.9 real = 0:00:09.0 mem = 3424.3M
[03/09 17:32:55    435s] OPERPROF: Finished npPlace at level 1, CPU:52.020, REAL:9.632, MEM:3328.3M, EPOCH TIME: 1741512775.770704
[03/09 17:32:55    435s] Legalizing MH Cells... 0 / 0 (level 9)
[03/09 17:32:55    435s] No instances found in the vector
[03/09 17:32:55    435s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3200.3M, DRC: 0)
[03/09 17:32:55    435s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:32:55    435s] no activity file in design. spp won't run.
[03/09 17:32:55    435s] NP #FI/FS/SF FL/PI: 16720/0/0 9109/0
[03/09 17:32:55    435s] no activity file in design. spp won't run.
[03/09 17:32:55    435s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 17:32:55    435s] OPERPROF: Starting npPlace at level 1, MEM:3296.3M, EPOCH TIME: 1741512775.868064
[03/09 17:32:55    436s] GP RA stats: MHOnly 0 nrInst 9109 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/09 17:32:56    441s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3442.4M, EPOCH TIME: 1741512776.755186
[03/09 17:32:56    441s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3454.4M, EPOCH TIME: 1741512776.755381
[03/09 17:32:56    441s] Iteration 12: Total net bbox = 1.440e+05 (7.98e+04 6.43e+04)
[03/09 17:32:56    441s]               Est.  stn bbox = 1.911e+05 (1.01e+05 9.03e+04)
[03/09 17:32:56    441s]               cpu = 0:00:05.4 real = 0:00:01.0 mem = 3346.3M
[03/09 17:32:56    441s] OPERPROF: Finished npPlace at level 1, CPU:5.460, REAL:0.892, MEM:3218.3M, EPOCH TIME: 1741512776.759964
[03/09 17:32:56    441s] Legalizing MH Cells... 0 / 0 (level 10)
[03/09 17:32:56    441s] No instances found in the vector
[03/09 17:32:56    441s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3090.3M, DRC: 0)
[03/09 17:32:56    441s] 0 (out of 0) MH cells were successfully legalized.
[03/09 17:32:56    441s] Move report: Timing Driven Placement moves 9109 insts, mean move: 2.19 um, max move: 14.28 um 
[03/09 17:32:56    441s] 	Max move on inst (g18019__7675): (287.35, 288.22) --> (299.46, 290.38)
[03/09 17:32:56    441s] no activity file in design. spp won't run.
[03/09 17:32:56    441s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3090.3M, EPOCH TIME: 1741512776.789985
[03/09 17:32:56    441s] Saved padding area to DB
[03/09 17:32:56    441s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3090.3M, EPOCH TIME: 1741512776.791020
[03/09 17:32:56    441s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.010, MEM:3090.3M, EPOCH TIME: 1741512776.801173
[03/09 17:32:56    441s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:3090.3M, EPOCH TIME: 1741512776.809582
[03/09 17:32:56    441s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 17:32:56    441s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.008, MEM:3090.3M, EPOCH TIME: 1741512776.817980
[03/09 17:32:56    441s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3090.3M, EPOCH TIME: 1741512776.823906
[03/09 17:32:56    441s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.004, MEM:3090.3M, EPOCH TIME: 1741512776.828162
[03/09 17:32:56    441s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.050, REAL:0.040, MEM:3090.3M, EPOCH TIME: 1741512776.829959
[03/09 17:32:56    441s] 
[03/09 17:32:56    441s] Finished Incremental Placement (cpu=0:01:37, real=0:00:18.0, mem=3090.3M)
[03/09 17:32:56    441s] CongRepair sets shifter mode to gplace
[03/09 17:32:56    441s] TDRefine: refinePlace mode is spiral
[03/09 17:32:56    441s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3090.3M, EPOCH TIME: 1741512776.830267
[03/09 17:32:56    441s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3090.3M, EPOCH TIME: 1741512776.830312
[03/09 17:32:56    441s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3090.3M, EPOCH TIME: 1741512776.830380
[03/09 17:32:56    441s] z: 1, totalTracks: 0
[03/09 17:32:56    441s] z: 3, totalTracks: 1
[03/09 17:32:56    441s] z: 5, totalTracks: 1
[03/09 17:32:56    441s] z: 7, totalTracks: 1
[03/09 17:32:56    441s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 17:32:56    441s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:32:56    441s] OPERPROF:       Starting CceInit at level 4, MEM:3090.3M, EPOCH TIME: 1741512776.831932
[03/09 17:32:56    441s] Initializing Route Infrastructure for color support ...
[03/09 17:32:56    441s] OPERPROF:         Starting RouteInfrastructureColorSupport at level 5, MEM:3090.3M, EPOCH TIME: 1741512776.831982
[03/09 17:32:56    441s] OPERPROF:         Finished RouteInfrastructureColorSupport at level 5, CPU:0.000, REAL:0.001, MEM:3090.3M, EPOCH TIME: 1741512776.832960
[03/09 17:32:56    441s] Route Infrastructure Initialized for color support successfully.
[03/09 17:32:56    441s] OPERPROF:       Finished CceInit at level 4, CPU:0.000, REAL:0.001, MEM:3090.3M, EPOCH TIME: 1741512776.833006
[03/09 17:32:56    441s] All LLGs are deleted
[03/09 17:32:56    441s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3090.3M, EPOCH TIME: 1741512776.841598
[03/09 17:32:56    441s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3090.3M, EPOCH TIME: 1741512776.841793
[03/09 17:32:56    441s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3090.3M, EPOCH TIME: 1741512776.846603
[03/09 17:32:56    441s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3186.3M, EPOCH TIME: 1741512776.848923
[03/09 17:32:56    441s] Core basic site is asap7sc7p5t
[03/09 17:32:56    441s] z: 1, totalTracks: 0
[03/09 17:32:56    441s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:32:56    441s] z: 3, totalTracks: 1
[03/09 17:32:56    441s] z: 5, totalTracks: 1
[03/09 17:32:56    441s] z: 7, totalTracks: 1
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:32:56    441s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:32:56    441s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:32:56    441s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:32:56    441s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:32:56    441s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3186.3M, EPOCH TIME: 1741512776.859337
[03/09 17:32:56    441s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.030, REAL:0.006, MEM:3218.3M, EPOCH TIME: 1741512776.865096
[03/09 17:32:56    441s] Fast DP-INIT is on for default
[03/09 17:32:56    441s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 17:32:56    441s] z: 9, totalTracks: 1
[03/09 17:32:56    441s] z: 1, totalTracks: 0
[03/09 17:32:56    441s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.040, REAL:0.024, MEM:3218.3M, EPOCH TIME: 1741512776.872465
[03/09 17:32:56    441s] 
[03/09 17:32:56    441s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:32:56    441s] OPERPROF:         Starting CMU at level 5, MEM:3218.3M, EPOCH TIME: 1741512776.902148
[03/09 17:32:56    441s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:3218.3M, EPOCH TIME: 1741512776.903418
[03/09 17:32:56    441s] 
[03/09 17:32:56    441s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:32:56    441s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.080, REAL:0.061, MEM:3090.3M, EPOCH TIME: 1741512776.907590
[03/09 17:32:56    441s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3090.3M, EPOCH TIME: 1741512776.907649
[03/09 17:32:56    441s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.002, MEM:3090.3M, EPOCH TIME: 1741512776.909505
[03/09 17:32:56    441s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3090.3MB).
[03/09 17:32:56    441s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.100, REAL:0.081, MEM:3090.3M, EPOCH TIME: 1741512776.911752
[03/09 17:32:56    441s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.100, REAL:0.081, MEM:3090.3M, EPOCH TIME: 1741512776.911791
[03/09 17:32:56    441s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6388.5
[03/09 17:32:56    441s] OPERPROF:   Starting RefinePlace at level 2, MEM:3090.3M, EPOCH TIME: 1741512776.911865
[03/09 17:32:56    441s] *** Starting refinePlace (0:07:22 mem=3090.3M) ***
[03/09 17:32:56    441s] Total net bbox length = 1.484e+05 (8.388e+04 6.449e+04) (ext = 1.927e+04)
[03/09 17:32:56    441s] 
[03/09 17:32:56    441s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:32:56    441s] OPERPROF:     Starting RPlaceColorFixedInsts at level 3, MEM:3090.3M, EPOCH TIME: 1741512776.916589
[03/09 17:32:56    441s] # Found 0 legal fixed insts to color.
[03/09 17:32:56    441s] OPERPROF:     Finished RPlaceColorFixedInsts at level 3, CPU:0.010, REAL:0.002, MEM:3090.3M, EPOCH TIME: 1741512776.918246
[03/09 17:32:56    441s] **WARN: (IMPSP-2041):	Found 33440 fixed insts that could not be colored.
[03/09 17:32:56    441s] Type 'man IMPSP-2041' for more detail.
[03/09 17:32:56    441s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 17:32:56    441s] (I)      Default pattern map key = sha256_default.
[03/09 17:32:56    441s] (I)      Default pattern map key = sha256_default.
[03/09 17:32:56    441s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3090.3M, EPOCH TIME: 1741512776.941869
[03/09 17:32:56    441s] Starting refinePlace ...
[03/09 17:32:56    441s] (I)      Default pattern map key = sha256_default.
[03/09 17:32:56    441s] (I)      Default pattern map key = sha256_default.
[03/09 17:32:56    441s] DDP V2: orientation: 1, pin-track: 1, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/09 17:32:57    441s] ** Cut row section cpu time 0:00:00.0.
[03/09 17:32:57    441s]    Spread Effort: high, pre-route mode, useDDP on.
[03/09 17:32:57    441s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=3090.3MB) @(0:07:22 - 0:07:22).
[03/09 17:32:57    441s] Move report: preRPlace moves 9109 insts, mean move: 0.15 um, max move: 4.13 um 
[03/09 17:32:57    441s] 	Max move on inst (block_reg_reg[12][18]): (134.67, 220.17) --> (131.62, 219.10)
[03/09 17:32:57    441s] 	Length: 26 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFASRHQNx1_ASAP7_75t_SL
[03/09 17:32:57    441s] 	Violation at original loc: Placement Blockage Violation
[03/09 17:32:57    441s] wireLenOptFixPriorityInst 0 inst fixed
[03/09 17:32:57    441s] tweakage running in 8 threads.
[03/09 17:32:57    441s] Placement tweakage begins.
[03/09 17:32:57    441s] wire length = 1.936e+05
[03/09 17:32:57    442s] wire length = 1.888e+05
[03/09 17:32:57    442s] Placement tweakage ends.
[03/09 17:32:57    442s] Move report: tweak moves 454 insts, mean move: 2.12 um, max move: 7.34 um 
[03/09 17:32:57    442s] 	Max move on inst (core_g65111): (145.87, 234.22) --> (138.53, 234.22)
[03/09 17:32:57    442s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.5, real=0:00:00.0, mem=3090.3MB) @(0:07:22 - 0:07:22).
[03/09 17:32:57    442s] 
[03/09 17:32:57    442s] Running Spiral MT with 8 threads  fetchWidth=484 
[03/09 17:32:57    442s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/09 17:32:57    442s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/09 17:32:57    442s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 17:32:57    442s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3090.3MB) @(0:07:22 - 0:07:23).
[03/09 17:32:57    442s] Move report: Detail placement moves 9109 insts, mean move: 0.25 um, max move: 7.25 um 
[03/09 17:32:57    442s] 	Max move on inst (core_g65111): (145.78, 234.22) --> (138.53, 234.22)
[03/09 17:32:57    442s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3090.3MB
[03/09 17:32:57    442s] Statistics of distance of Instance movement in refine placement:
[03/09 17:32:57    442s]   maximum (X+Y) =         7.25 um
[03/09 17:32:57    442s]   inst (core_g65111) with max move: (145.775, 234.216) -> (138.528, 234.216)
[03/09 17:32:57    442s]   mean    (X+Y) =         0.25 um
[03/09 17:32:57    442s] Summary Report:
[03/09 17:32:57    442s] Instances move: 9109 (out of 9109 movable)
[03/09 17:32:57    442s] Instances flipped: 0
[03/09 17:32:57    442s] Mean displacement: 0.25 um
[03/09 17:32:57    442s] Max displacement: 7.25 um (Instance: core_g65111) (145.775, 234.216) -> (138.528, 234.216)
[03/09 17:32:57    442s] 	Length: 10 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI222xp33_ASAP7_75t_SL
[03/09 17:32:57    442s] Total instances moved : 9109
[03/09 17:32:57    442s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.070, REAL:0.618, MEM:3090.3M, EPOCH TIME: 1741512777.559824
[03/09 17:32:57    442s] Total net bbox length = 1.438e+05 (7.910e+04 6.472e+04) (ext = 1.923e+04)
[03/09 17:32:57    442s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3090.3MB
[03/09 17:32:57    442s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=3090.3MB) @(0:07:22 - 0:07:23).
[03/09 17:32:57    442s] *** Finished refinePlace (0:07:23 mem=3090.3M) ***
[03/09 17:32:57    442s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6388.5
[03/09 17:32:57    442s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.100, REAL:0.651, MEM:3090.3M, EPOCH TIME: 1741512777.563086
[03/09 17:32:57    442s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3090.3M, EPOCH TIME: 1741512777.563151
[03/09 17:32:57    442s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.023, MEM:3048.3M, EPOCH TIME: 1741512777.586571
[03/09 17:32:57    442s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.240, REAL:0.756, MEM:3048.3M, EPOCH TIME: 1741512777.586757
[03/09 17:32:57    442s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3048.3M, EPOCH TIME: 1741512777.587428
[03/09 17:32:57    442s] Starting Early Global Route congestion estimation: mem = 3048.3M
[03/09 17:32:57    442s] (I)      ==================== Layers =====================
[03/09 17:32:57    442s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:32:57    442s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 17:32:57    442s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:32:57    442s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 17:32:57    442s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 17:32:57    442s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 17:32:57    442s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 17:32:57    442s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 17:32:57    442s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 17:32:57    442s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 17:32:57    442s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 17:32:57    442s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 17:32:57    442s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 17:32:57    442s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 17:32:57    442s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 17:32:57    442s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 17:32:57    442s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 17:32:57    442s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 17:32:57    442s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 17:32:57    442s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 17:32:57    442s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 17:32:57    442s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 17:32:57    442s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 17:32:57    442s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:32:57    442s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 17:32:57    442s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 17:32:57    442s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 17:32:57    442s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 17:32:57    442s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 17:32:57    442s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:32:57    442s] (I)      Started Import and model ( Curr Mem: 3048.29 MB )
[03/09 17:32:57    442s] (I)      Default pattern map key = sha256_default.
[03/09 17:32:57    442s] (I)      == Non-default Options ==
[03/09 17:32:57    442s] (I)      Estimate vias on DPT layer                         : true
[03/09 17:32:57    442s] (I)      Rerouting rounds                                   : 1
[03/09 17:32:57    442s] (I)      Better NDR handling                                : true
[03/09 17:32:57    442s] (I)      Handle via spacing rule fix                        : true
[03/09 17:32:57    442s] (I)      Handle via spacing rule                            : true
[03/09 17:32:57    442s] (I)      Local connection modeling                          : true
[03/09 17:32:57    442s] (I)      Local connection modeling                          : true
[03/09 17:32:57    442s] (I)      Extra demand for transition vias                   : false
[03/09 17:32:57    442s] (I)      Maximum routing layer                              : 7
[03/09 17:32:57    442s] (I)      Supply scale factor H                              : 0.950000
[03/09 17:32:57    442s] (I)      Supply scale factor V                              : 0.900000
[03/09 17:32:57    442s] (I)      Move term to middle                                : true
[03/09 17:32:57    442s] (I)      Consider pin shapes                                : true
[03/09 17:32:57    442s] (I)      Consider horizontal pin shapes                     : true
[03/09 17:32:57    442s] (I)      Fix pin connection bug                             : true
[03/09 17:32:57    442s] (I)      Improved local wiring                              : true
[03/09 17:32:57    442s] (I)      Model MAR                                          : true
[03/09 17:32:57    442s] (I)      Number of threads                                  : 8
[03/09 17:32:57    442s] (I)      Number of rows per GCell                           : 2
[03/09 17:32:57    442s] (I)      Max num rows per GCell                             : 2
[03/09 17:32:57    442s] (I)      Routing effort level                               : 500
[03/09 17:32:57    442s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 17:32:57    442s] (I)      Local wiring density threshold                     : 0.600000
[03/09 17:32:57    442s] (I)      Use non-blocking free Dbs wires                    : false
[03/09 17:32:57    442s] (I)      Method to set GCell size                           : row
[03/09 17:32:57    442s] (I)      Counted 20170 PG shapes. We will not process PG shapes layer by layer.
[03/09 17:32:57    442s] (I)      Use row-based GCell size
[03/09 17:32:57    442s] (I)      Use row-based GCell align
[03/09 17:32:57    442s] (I)      layer 0 area = 170496
[03/09 17:32:57    442s] (I)      layer 1 area = 170496
[03/09 17:32:57    442s] (I)      layer 2 area = 170496
[03/09 17:32:57    442s] (I)      layer 3 area = 512000
[03/09 17:32:57    442s] (I)      layer 4 area = 512000
[03/09 17:32:57    442s] (I)      layer 5 area = 560000
[03/09 17:32:57    442s] (I)      layer 6 area = 560000
[03/09 17:32:57    442s] (I)      GCell unit size   : 4320
[03/09 17:32:57    442s] (I)      GCell multiplier  : 2
[03/09 17:32:57    442s] (I)      GCell row height  : 4320
[03/09 17:32:57    442s] (I)      Actual row height : 4320
[03/09 17:32:57    442s] (I)      GCell align ref   : 25344 25344
[03/09 17:32:57    442s] (I)      WARNING : missing default track structure on layer 1
[03/09 17:32:57    442s] [NR-eGR] Track table information for default rule: 
[03/09 17:32:57    442s] [NR-eGR] M1 has no routable track
[03/09 17:32:57    442s] [NR-eGR] M2 has non-uniform track structures
[03/09 17:32:57    442s] [NR-eGR] M3 has single uniform track structure
[03/09 17:32:57    442s] [NR-eGR] M4 has single uniform track structure
[03/09 17:32:57    442s] [NR-eGR] M5 has single uniform track structure
[03/09 17:32:57    442s] [NR-eGR] M6 has single uniform track structure
[03/09 17:32:57    442s] [NR-eGR] M7 has single uniform track structure
[03/09 17:32:57    442s] [NR-eGR] M8 has single uniform track structure
[03/09 17:32:57    442s] [NR-eGR] M9 has single uniform track structure
[03/09 17:32:57    442s] [NR-eGR] Pad has single uniform track structure
[03/09 17:32:57    442s] (I)      ============== Default via ===============
[03/09 17:32:57    442s] (I)      +---+------------------+-----------------+
[03/09 17:32:57    442s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 17:32:57    442s] (I)      +---+------------------+-----------------+
[03/09 17:32:57    442s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 17:32:57    442s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 17:32:57    442s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 17:32:57    442s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 17:32:57    442s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 17:32:57    442s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 17:32:57    442s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 17:32:57    442s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 17:32:57    442s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 17:32:57    442s] (I)      +---+------------------+-----------------+
[03/09 17:32:57    442s] [NR-eGR] Read 36046 PG shapes
[03/09 17:32:57    442s] [NR-eGR] Read 0 clock shapes
[03/09 17:32:57    442s] [NR-eGR] Read 0 other shapes
[03/09 17:32:57    442s] [NR-eGR] #Routing Blockages  : 0
[03/09 17:32:57    442s] [NR-eGR] #Instance Blockages : 14636
[03/09 17:32:57    442s] [NR-eGR] #PG Blockages       : 36046
[03/09 17:32:57    442s] [NR-eGR] #Halo Blockages     : 0
[03/09 17:32:57    442s] [NR-eGR] #Boundary Blockages : 0
[03/09 17:32:57    442s] [NR-eGR] #Clock Blockages    : 0
[03/09 17:32:57    442s] [NR-eGR] #Other Blockages    : 0
[03/09 17:32:57    442s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 17:32:57    442s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 17:32:57    442s] [NR-eGR] Read 9156 nets ( ignored 0 )
[03/09 17:32:57    442s] [NR-eGR] #standard cell terms   : 36834
[03/09 17:32:57    442s] [NR-eGR] #moved terms           : 19861
[03/09 17:32:57    442s] [NR-eGR] #off-track terms       : 10287
[03/09 17:32:57    442s] [NR-eGR] #off-cross-track terms : 0
[03/09 17:32:57    442s] (I)      early_global_route_priority property id does not exist.
[03/09 17:32:57    442s] (I)      minStepLength[0]=240
[03/09 17:32:57    442s] (I)      minStepLength[1]=144
[03/09 17:32:57    442s] (I)      minStepLength[2]=48
[03/09 17:32:57    442s] (I)      minStepLength[3]=597
[03/09 17:32:57    442s] (I)      minStepLength[4]=469
[03/09 17:32:57    442s] (I)      minStepLength[5]=229
[03/09 17:32:57    442s] (I)      minStepLength[6]=581
[03/09 17:32:57    442s] (I)      minStepLength2[2]=496
[03/09 17:32:57    442s] (I)      minStepLength2[3]=688
[03/09 17:32:57    442s] (I)      minStepLength2[4]=800
[03/09 17:32:57    442s] (I)      minStepLength2[5]=800
[03/09 17:32:57    442s] (I)      Read Num Blocks=53062  Num Prerouted Wires=0  Num CS=0
[03/09 17:32:57    442s] (I)      Layer 1 (H) : #blockages 31835 : #preroutes 0
[03/09 17:32:57    442s] (I)      Layer 2 (V) : #blockages 18167 : #preroutes 0
[03/09 17:32:57    442s] (I)      Layer 3 (H) : #blockages 2034 : #preroutes 0
[03/09 17:32:57    442s] (I)      Layer 4 (V) : #blockages 472 : #preroutes 0
[03/09 17:32:57    442s] (I)      Layer 5 (H) : #blockages 394 : #preroutes 0
[03/09 17:32:57    442s] (I)      Layer 6 (V) : #blockages 160 : #preroutes 0
[03/09 17:32:57    442s] (I)      Track adjustment: Reducing 86376 tracks (15.00%) for Layer4
[03/09 17:32:57    442s] (I)      Track adjustment: Reducing 76816 tracks (15.00%) for Layer5
[03/09 17:32:57    442s] (I)      Track adjustment: Reducing 63645 tracks (15.00%) for Layer6
[03/09 17:32:57    442s] (I)      Track adjustment: Reducing 63700 tracks (15.00%) for Layer7
[03/09 17:32:57    442s] (I)      Moved 0 terms for better access 
[03/09 17:32:57    442s] (I)      Number of ignored nets                =      0
[03/09 17:32:57    442s] (I)      Number of connected nets              =      0
[03/09 17:32:57    442s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 17:32:57    442s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 17:32:57    442s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 17:32:57    442s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 17:32:57    442s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 17:32:57    442s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 17:32:57    442s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 17:32:57    442s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 17:32:57    442s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 17:32:57    442s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 17:32:57    442s] (I)      Ndr track 0 does not exist
[03/09 17:32:57    442s] (I)      ---------------------Grid Graph Info--------------------
[03/09 17:32:57    442s] (I)      Routing area        : (0, 0) - (1958976, 1951488)
[03/09 17:32:57    442s] (I)      Core area           : (25344, 25344) - (1933632, 1926144)
[03/09 17:32:57    442s] (I)      Site width          :   864  (dbu)
[03/09 17:32:57    442s] (I)      Row height          :  4320  (dbu)
[03/09 17:32:57    442s] (I)      GCell row height    :  4320  (dbu)
[03/09 17:32:57    442s] (I)      GCell width         :  8640  (dbu)
[03/09 17:32:57    442s] (I)      GCell height        :  8640  (dbu)
[03/09 17:32:57    442s] (I)      Grid                :   227   226     7
[03/09 17:32:57    442s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 17:32:57    442s] (I)      Vertical capacity   :     0     0  8640     0  8640     0  8640
[03/09 17:32:57    442s] (I)      Horizontal capacity :     0  8640     0  8640     0  8640     0
[03/09 17:32:57    442s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 17:32:57    442s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 17:32:57    442s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 17:32:57    442s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 17:32:57    442s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 17:32:57    442s] (I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  8.44  8.44
[03/09 17:32:57    442s] (I)      Total num of tracks :     0  3163  3400  2540  2266  1905  1913
[03/09 17:32:57    442s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 17:32:57    442s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 17:32:57    442s] (I)      --------------------------------------------------------
[03/09 17:32:57    442s] 
[03/09 17:32:57    442s] [NR-eGR] ============ Routing rule table ============
[03/09 17:32:57    442s] [NR-eGR] Rule id: 0  Nets: 9156
[03/09 17:32:57    442s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 17:32:57    442s] (I)                    Layer    2    3    4    5     6     7 
[03/09 17:32:57    442s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 17:32:57    442s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 17:32:57    442s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 17:32:57    442s] [NR-eGR] ========================================
[03/09 17:32:57    442s] [NR-eGR] 
[03/09 17:32:57    442s] (I)      =============== Blocked Tracks ===============
[03/09 17:32:57    442s] (I)      +-------+---------+----------+---------------+
[03/09 17:32:57    442s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 17:32:57    442s] (I)      +-------+---------+----------+---------------+
[03/09 17:32:57    442s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 17:32:57    442s] (I)      |     2 |  718001 |   128033 |        17.83% |
[03/09 17:32:57    442s] (I)      |     3 |  768400 |   149184 |        19.41% |
[03/09 17:32:57    442s] (I)      |     4 |  576580 |    52312 |         9.07% |
[03/09 17:32:57    442s] (I)      |     5 |  512116 |     3929 |         0.77% |
[03/09 17:32:57    442s] (I)      |     6 |  432435 |    13773 |         3.18% |
[03/09 17:32:57    442s] (I)      |     7 |  432338 |    13302 |         3.08% |
[03/09 17:32:57    442s] (I)      +-------+---------+----------+---------------+
[03/09 17:32:57    442s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.15 sec, Curr Mem: 3054.67 MB )
[03/09 17:32:57    442s] (I)      Reset routing kernel
[03/09 17:32:57    442s] (I)      Started Global Routing ( Curr Mem: 3054.67 MB )
[03/09 17:32:57    442s] (I)      numLocalWires=0  numGlobalNetBranches=2018  numLocalNetBranches=0
[03/09 17:32:57    442s] (I)      totalPins=36910  totalGlobalPin=33385 (90.45%)
[03/09 17:32:57    443s] (I)      total 2D Cap : 2803068 = (1393230 H, 1409838 V)
[03/09 17:32:57    443s] [NR-eGR] Layer group 1: route 9156 net(s) in layer range [2, 7]
[03/09 17:32:57    443s] (I)      
[03/09 17:32:57    443s] (I)      ============  Phase 1a Route ============
[03/09 17:32:57    443s] (I)      Usage: 84720 = (44968 H, 39752 V) = (3.23% H, 2.82% V) = (9.713e+04um H, 8.586e+04um V)
[03/09 17:32:57    443s] (I)      
[03/09 17:32:57    443s] (I)      ============  Phase 1b Route ============
[03/09 17:32:57    443s] (I)      Usage: 84720 = (44968 H, 39752 V) = (3.23% H, 2.82% V) = (9.713e+04um H, 8.586e+04um V)
[03/09 17:32:57    443s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.829952e+05um
[03/09 17:32:57    443s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/09 17:32:57    443s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/09 17:32:57    443s] (I)      
[03/09 17:32:57    443s] (I)      ============  Phase 1c Route ============
[03/09 17:32:57    443s] (I)      Usage: 84720 = (44968 H, 39752 V) = (3.23% H, 2.82% V) = (9.713e+04um H, 8.586e+04um V)
[03/09 17:32:57    443s] (I)      
[03/09 17:32:57    443s] (I)      ============  Phase 1d Route ============
[03/09 17:32:57    443s] (I)      Usage: 84720 = (44968 H, 39752 V) = (3.23% H, 2.82% V) = (9.713e+04um H, 8.586e+04um V)
[03/09 17:32:57    443s] (I)      
[03/09 17:32:57    443s] (I)      ============  Phase 1e Route ============
[03/09 17:32:57    443s] (I)      Usage: 84720 = (44968 H, 39752 V) = (3.23% H, 2.82% V) = (9.713e+04um H, 8.586e+04um V)
[03/09 17:32:57    443s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.829952e+05um
[03/09 17:32:57    443s] (I)      
[03/09 17:32:57    443s] (I)      ============  Phase 1l Route ============
[03/09 17:32:57    443s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/09 17:32:57    443s] (I)      Layer  2:     597055     39757       257           0      766140    ( 0.00%) 
[03/09 17:32:57    443s] (I)      Layer  3:     615816     36760       171           0      766125    ( 0.00%) 
[03/09 17:32:57    443s] (I)      Layer  4:     436417     25467        10           0      574605    ( 0.00%) 
[03/09 17:32:57    443s] (I)      Layer  5:     430456      9331         4           0      510750    ( 0.00%) 
[03/09 17:32:57    443s] (I)      Layer  6:     355620      5398         0        5957      424997    ( 1.38%) 
[03/09 17:32:57    443s] (I)      Layer  7:     357317       827         0        7526      423419    ( 1.75%) 
[03/09 17:32:57    443s] (I)      Total:       2792681    117540       442       13482     3466035    ( 0.39%) 
[03/09 17:32:57    443s] (I)      
[03/09 17:32:57    443s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/09 17:32:57    443s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/09 17:32:57    443s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/09 17:32:57    443s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/09 17:32:57    443s] [NR-eGR] --------------------------------------------------------------------------------
[03/09 17:32:57    443s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:32:57    443s] [NR-eGR]      M2 ( 2)       161( 0.32%)        15( 0.03%)         2( 0.00%)   ( 0.35%) 
[03/09 17:32:57    443s] [NR-eGR]      M3 ( 3)       105( 0.21%)        15( 0.03%)         0( 0.00%)   ( 0.23%) 
[03/09 17:32:57    443s] [NR-eGR]      M4 ( 4)         6( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/09 17:32:57    443s] [NR-eGR]      M5 ( 5)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/09 17:32:57    443s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:32:57    443s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:32:57    443s] [NR-eGR] --------------------------------------------------------------------------------
[03/09 17:32:57    443s] [NR-eGR]        Total       275( 0.09%)        31( 0.01%)         2( 0.00%)   ( 0.10%) 
[03/09 17:32:57    443s] [NR-eGR] 
[03/09 17:32:57    443s] (I)      Finished Global Routing ( CPU: 0.53 sec, Real: 0.14 sec, Curr Mem: 3054.67 MB )
[03/09 17:32:57    443s] (I)      total 2D Cap : 2617043 = (1342847 H, 1274196 V)
[03/09 17:32:57    443s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/09 17:32:57    443s] Early Global Route congestion estimation runtime: 0.30 seconds, mem = 3054.7M
[03/09 17:32:57    443s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.740, REAL:0.298, MEM:3054.7M, EPOCH TIME: 1741512777.885456
[03/09 17:32:57    443s] OPERPROF: Starting HotSpotCal at level 1, MEM:3054.7M, EPOCH TIME: 1741512777.885509
[03/09 17:32:57    443s] [hotspot] +------------+---------------+---------------+
[03/09 17:32:57    443s] [hotspot] |            |   max hotspot | total hotspot |
[03/09 17:32:57    443s] [hotspot] +------------+---------------+---------------+
[03/09 17:32:57    443s] [hotspot] | normalized |         23.08 |        118.03 |
[03/09 17:32:57    443s] [hotspot] +------------+---------------+---------------+
[03/09 17:32:57    443s] Local HotSpot Analysis: normalized max congestion hotspot area = 23.08, normalized total congestion hotspot area = 118.03 (area is in unit of 4 std-cell row bins)
[03/09 17:32:57    443s] [hotspot] max/total 23.08/118.03, big hotspot (>10) total 39.21
[03/09 17:32:57    443s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/09 17:32:57    443s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:57    443s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/09 17:32:57    443s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:57    443s] [hotspot] |  1  |   277.42   251.50   294.70   277.42 |       17.51   |
[03/09 17:32:57    443s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:57    443s] [hotspot] |  2  |   251.50   173.74   268.78   191.02 |        4.79   |
[03/09 17:32:57    443s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:57    443s] [hotspot] |  3  |   294.70   242.86   311.98   260.14 |        4.46   |
[03/09 17:32:57    443s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:57    443s] [hotspot] |  4  |   260.14   277.42   277.42   294.70 |        4.33   |
[03/09 17:32:57    443s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:57    443s] [hotspot] |  5  |   156.46   260.14   173.74   277.42 |        3.93   |
[03/09 17:32:57    443s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:32:57    443s] Top 5 hotspots total area: 35.02
[03/09 17:32:57    443s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.012, MEM:3054.7M, EPOCH TIME: 1741512777.897419
[03/09 17:32:57    443s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3054.7M, EPOCH TIME: 1741512777.898807
[03/09 17:32:57    443s] Starting Early Global Route wiring: mem = 3054.7M
[03/09 17:32:57    443s] (I)      ============= Track Assignment ============
[03/09 17:32:57    443s] (I)      Started Track Assignment (8T) ( Curr Mem: 3054.66 MB )
[03/09 17:32:57    443s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[03/09 17:32:57    443s] (I)      Run Multi-thread track assignment
[03/09 17:32:57    443s] (I)      Finished Track Assignment (8T) ( CPU: 0.33 sec, Real: 0.05 sec, Curr Mem: 3054.67 MB )
[03/09 17:32:57    443s] (I)      Started Export ( Curr Mem: 3054.67 MB )
[03/09 17:32:58    444s] [NR-eGR]              Length (um)    Vias 
[03/09 17:32:58    444s] [NR-eGR] ---------------------------------
[03/09 17:32:58    444s] [NR-eGR]  M1   (1V)             0   34884 
[03/09 17:32:58    444s] [NR-eGR]  M2   (2H)         41136   51267 
[03/09 17:32:58    444s] [NR-eGR]  M3   (3V)         69131   11478 
[03/09 17:32:58    444s] [NR-eGR]  M4   (4H)         50400    3530 
[03/09 17:32:58    444s] [NR-eGR]  M5   (5V)         18514     736 
[03/09 17:32:58    444s] [NR-eGR]  M6   (6H)         11324     149 
[03/09 17:32:58    444s] [NR-eGR]  M7   (7V)          1794       0 
[03/09 17:32:58    444s] [NR-eGR]  M8   (8H)             0       0 
[03/09 17:32:58    444s] [NR-eGR]  M9   (9V)             0       0 
[03/09 17:32:58    444s] [NR-eGR]  Pad  (10H)            0       0 
[03/09 17:32:58    444s] [NR-eGR] ---------------------------------
[03/09 17:32:58    444s] [NR-eGR]       Total       192299  102044 
[03/09 17:32:58    444s] [NR-eGR] --------------------------------------------------------------------------
[03/09 17:32:58    444s] [NR-eGR] Total half perimeter of net bounding box: 143818um
[03/09 17:32:58    444s] [NR-eGR] Total length: 192299um, number of vias: 102044
[03/09 17:32:58    444s] [NR-eGR] --------------------------------------------------------------------------
[03/09 17:32:58    444s] [NR-eGR] Total eGR-routed clock nets wire length: 6853um, number of vias: 5460
[03/09 17:32:58    444s] [NR-eGR] --------------------------------------------------------------------------
[03/09 17:32:58    444s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.08 sec, Curr Mem: 3054.67 MB )
[03/09 17:32:58    444s] Early Global Route wiring runtime: 0.18 seconds, mem = 3047.7M
[03/09 17:32:58    444s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.550, REAL:0.179, MEM:3047.7M, EPOCH TIME: 1741512778.078205
[03/09 17:32:58    444s] 0 delay mode for cte disabled.
[03/09 17:32:58    444s] SKP cleared!
[03/09 17:32:58    444s] 
[03/09 17:32:58    444s] *** Finished incrementalPlace (cpu=0:03:37, real=0:00:42.0)***
[03/09 17:32:58    444s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2711.6M, EPOCH TIME: 1741512778.109542
[03/09 17:32:58    444s] All LLGs are deleted
[03/09 17:32:58    444s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2711.6M, EPOCH TIME: 1741512778.109666
[03/09 17:32:58    444s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.009, MEM:2711.6M, EPOCH TIME: 1741512778.119111
[03/09 17:32:58    444s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.015, MEM:2690.6M, EPOCH TIME: 1741512778.124758
[03/09 17:32:58    444s] Start to check current routing status for nets...
[03/09 17:32:58    444s] All nets are already routed correctly.
[03/09 17:32:58    444s] End to check current routing status for nets (mem=2690.6M)
[03/09 17:32:58    444s] Extraction called for design 'sha256' of instances=25829 and nets=9240 using extraction engine 'preRoute' .
[03/09 17:32:58    444s] PreRoute RC Extraction called for design sha256.
[03/09 17:32:58    444s] RC Extraction called in multi-corner(1) mode.
[03/09 17:32:58    444s] RCMode: PreRoute
[03/09 17:32:58    444s]       RC Corner Indexes            0   
[03/09 17:32:58    444s] Capacitance Scaling Factor   : 1.00000 
[03/09 17:32:58    444s] Resistance Scaling Factor    : 1.00000 
[03/09 17:32:58    444s] Clock Cap. Scaling Factor    : 1.00000 
[03/09 17:32:58    444s] Clock Res. Scaling Factor    : 1.00000 
[03/09 17:32:58    444s] Shrink Factor                : 1.00000
[03/09 17:32:58    444s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 17:32:58    444s] Using Quantus QRC technology file ...
[03/09 17:32:58    444s] 
[03/09 17:32:58    444s] Trim Metal Layers:
[03/09 17:32:58    444s] LayerId::1 widthSet size::1
[03/09 17:32:58    444s] LayerId::2 widthSet size::1
[03/09 17:32:58    444s] LayerId::3 widthSet size::1
[03/09 17:32:58    444s] LayerId::4 widthSet size::1
[03/09 17:32:58    444s] LayerId::5 widthSet size::1
[03/09 17:32:58    444s] LayerId::6 widthSet size::1
[03/09 17:32:58    444s] LayerId::7 widthSet size::1
[03/09 17:32:58    444s] LayerId::8 widthSet size::1
[03/09 17:32:58    444s] LayerId::9 widthSet size::1
[03/09 17:32:58    444s] LayerId::10 widthSet size::1
[03/09 17:32:58    444s] Updating RC grid for preRoute extraction ...
[03/09 17:32:58    444s] eee: pegSigSF::1.070000
[03/09 17:32:58    444s] Initializing multi-corner resistance tables ...
[03/09 17:32:58    444s] eee: l::1 avDens::0.000871 usedTrk::132.300007 availTrk::151875.000000 sigTrk::132.300007
[03/09 17:32:58    444s] eee: l::2 avDens::0.152823 usedTrk::23290.275874 availTrk::152400.000000 sigTrk::23290.275874
[03/09 17:32:58    444s] eee: l::3 avDens::0.064707 usedTrk::10108.914437 availTrk::156225.000000 sigTrk::10108.914437
[03/09 17:32:58    444s] eee: l::4 avDens::0.087702 usedTrk::6669.723335 availTrk::76050.000000 sigTrk::6669.723335
[03/09 17:32:58    444s] eee: l::5 avDens::0.096656 usedTrk::1734.971159 availTrk::17950.000000 sigTrk::1734.971159
[03/09 17:32:58    444s] eee: l::6 avDens::0.049847 usedTrk::1101.941108 availTrk::22106.250000 sigTrk::1101.941108
[03/09 17:32:58    444s] eee: l::7 avDens::0.024641 usedTrk::247.411713 availTrk::10040.625000 sigTrk::247.411713
[03/09 17:32:58    444s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:32:58    444s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:32:58    444s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:32:58    444s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 17:32:58    444s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274127 ; uaWl: 0.996582 ; uaWlH: 0.423224 ; aWlH: 0.003361 ; Pmax: 0.871000 ; wcR: 0.633100 ; newSi: 0.001600 ; pMod: 80 ; wHLS: 1.590713 ;
[03/09 17:32:58    444s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2690.566M)
[03/09 17:32:58    444s] Compute RC Scale Done ...
[03/09 17:32:58    444s] **optDesign ... cpu = 0:04:19, real = 0:01:03, mem = 1699.1M, totSessionCpu=0:07:25 **
[03/09 17:32:58    444s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/09 17:32:58    444s] #################################################################################
[03/09 17:32:58    444s] # Design Stage: PreRoute
[03/09 17:32:58    444s] # Design Name: sha256
[03/09 17:32:58    444s] # Design Mode: 7nm
[03/09 17:32:58    444s] # Analysis Mode: MMMC Non-OCV 
[03/09 17:32:58    444s] # Parasitics Mode: No SPEF/RCDB 
[03/09 17:32:58    444s] # Signoff Settings: SI Off 
[03/09 17:32:58    444s] #################################################################################
[03/09 17:32:59    445s] Topological Sorting (REAL = 0:00:01.0, MEM = 2678.2M, InitMEM = 2678.2M)
[03/09 17:32:59    445s] Calculate delays in Single mode...
[03/09 17:32:59    445s] Start delay calculation (fullDC) (8 T). (MEM=2678.23)
[03/09 17:32:59    445s] End AAE Lib Interpolated Model. (MEM=2689.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/09 17:32:59    448s] Total number of fetched objects 9200
[03/09 17:32:59    448s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 17:32:59    448s] End delay calculation. (MEM=2993.14 CPU=0:00:02.1 REAL=0:00:00.0)
[03/09 17:32:59    448s] End delay calculation (fullDC). (MEM=2993.14 CPU=0:00:02.6 REAL=0:00:00.0)
[03/09 17:32:59    448s] *** CDM Built up (cpu=0:00:03.6  real=0:00:01.0  mem= 2993.1M) ***
[03/09 17:32:59    448s] *** IncrReplace #1 [finish] : cpu/real = 0:03:41.4/0:00:43.7 (5.1), totSession cpu/real = 0:07:29.0/0:02:07.3 (3.5), mem = 2993.1M
[03/09 17:32:59    448s] 
[03/09 17:32:59    448s] =============================================================================================
[03/09 17:32:59    448s]  Step TAT Report for IncrReplace #1                                             21.13-s100_1
[03/09 17:32:59    448s] =============================================================================================
[03/09 17:32:59    448s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 17:32:59    448s] ---------------------------------------------------------------------------------------------
[03/09 17:32:59    448s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:32:59    448s] [ ExtractRC              ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.1
[03/09 17:32:59    448s] [ FullDelayCalc          ]      1   0:00:00.5  (   1.1 % )     0:00:00.5 /  0:00:02.6    5.2
[03/09 17:32:59    448s] [ MISC                   ]          0:00:43.0  (  98.5 % )     0:00:43.0 /  0:03:38.6    5.1
[03/09 17:32:59    448s] ---------------------------------------------------------------------------------------------
[03/09 17:32:59    448s]  IncrReplace #1 TOTAL               0:00:43.7  ( 100.0 % )     0:00:43.7 /  0:03:41.4    5.1
[03/09 17:32:59    448s] ---------------------------------------------------------------------------------------------
[03/09 17:32:59    448s] 
[03/09 17:33:00    449s] Deleting Lib Analyzer.
[03/09 17:33:00    449s] Begin: GigaOpt DRV Optimization
[03/09 17:33:00    449s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[03/09 17:33:00    449s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:07:29.5/0:02:07.6 (3.5), mem = 3025.1M
[03/09 17:33:00    449s] Info: 1 clock net  excluded from IPO operation.
[03/09 17:33:00    449s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6388.7
[03/09 17:33:00    449s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 17:33:00    449s] ### Creating PhyDesignMc. totSessionCpu=0:07:30 mem=3025.1M
[03/09 17:33:00    449s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/09 17:33:00    449s] OPERPROF: Starting DPlace-Init at level 1, MEM:3025.1M, EPOCH TIME: 1741512780.083375
[03/09 17:33:00    449s] z: 1, totalTracks: 0
[03/09 17:33:00    449s] z: 3, totalTracks: 1
[03/09 17:33:00    449s] z: 5, totalTracks: 1
[03/09 17:33:00    449s] z: 7, totalTracks: 1
[03/09 17:33:00    449s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 17:33:00    449s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:33:00    449s] OPERPROF:   Starting CceInit at level 2, MEM:3025.1M, EPOCH TIME: 1741512780.084487
[03/09 17:33:00    449s] Initializing Route Infrastructure for color support ...
[03/09 17:33:00    449s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:3025.1M, EPOCH TIME: 1741512780.084535
[03/09 17:33:00    449s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:3025.1M, EPOCH TIME: 1741512780.085126
[03/09 17:33:00    449s] Route Infrastructure Initialized for color support successfully.
[03/09 17:33:00    449s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:3025.1M, EPOCH TIME: 1741512780.085175
[03/09 17:33:00    449s] All LLGs are deleted
[03/09 17:33:00    449s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3025.1M, EPOCH TIME: 1741512780.094441
[03/09 17:33:00    449s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3025.1M, EPOCH TIME: 1741512780.094668
[03/09 17:33:00    449s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3025.1M, EPOCH TIME: 1741512780.099493
[03/09 17:33:00    449s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3121.2M, EPOCH TIME: 1741512780.101548
[03/09 17:33:00    449s] Core basic site is asap7sc7p5t
[03/09 17:33:00    449s] z: 1, totalTracks: 0
[03/09 17:33:00    449s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:33:00    449s] z: 3, totalTracks: 1
[03/09 17:33:00    449s] z: 5, totalTracks: 1
[03/09 17:33:00    449s] z: 7, totalTracks: 1
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:33:00    449s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:00    449s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:00    449s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:33:00    449s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:33:00    449s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3121.2M, EPOCH TIME: 1741512780.110816
[03/09 17:33:00    449s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.009, MEM:3153.2M, EPOCH TIME: 1741512780.119842
[03/09 17:33:00    449s] Fast DP-INIT is on for default
[03/09 17:33:00    449s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 17:33:00    449s] z: 9, totalTracks: 1
[03/09 17:33:00    449s] z: 1, totalTracks: 0
[03/09 17:33:00    449s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.027, MEM:3153.2M, EPOCH TIME: 1741512780.128264
[03/09 17:33:00    449s] 
[03/09 17:33:00    449s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:33:00    449s] OPERPROF:     Starting CMU at level 3, MEM:3153.2M, EPOCH TIME: 1741512780.157395
[03/09 17:33:00    449s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3153.2M, EPOCH TIME: 1741512780.158675
[03/09 17:33:00    449s] 
[03/09 17:33:00    449s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:33:00    449s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.063, MEM:3025.1M, EPOCH TIME: 1741512780.162600
[03/09 17:33:00    449s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3025.1M, EPOCH TIME: 1741512780.162656
[03/09 17:33:00    449s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:3025.1M, EPOCH TIME: 1741512780.164405
[03/09 17:33:00    449s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3025.1MB).
[03/09 17:33:00    449s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.083, MEM:3025.1M, EPOCH TIME: 1741512780.166663
[03/09 17:33:00    449s] TotalInstCnt at PhyDesignMc Initialization: 9,109
[03/09 17:33:00    449s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:30 mem=3025.2M
[03/09 17:33:00    449s] ### Creating RouteCongInterface, started
[03/09 17:33:00    449s] 
[03/09 17:33:00    449s] Creating Lib Analyzer ...
[03/09 17:33:00    449s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[03/09 17:33:00    450s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/09 17:33:00    450s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[03/09 17:33:00    450s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[03/09 17:33:00    450s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[03/09 17:33:00    450s] 
[03/09 17:33:00    450s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 17:33:00    450s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:30 mem=3025.2M
[03/09 17:33:00    450s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:31 mem=3025.2M
[03/09 17:33:00    450s] Creating Lib Analyzer, finished. 
[03/09 17:33:00    450s] 
[03/09 17:33:00    450s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[03/09 17:33:00    450s] 
[03/09 17:33:00    450s] #optDebug: {0, 1.000}
[03/09 17:33:00    450s] ### Creating RouteCongInterface, finished
[03/09 17:33:00    450s] {MG  {4 0 1 0.141966}  {6 0 1.4 0.262814} }
[03/09 17:33:00    450s] ### Creating LA Mngr. totSessionCpu=0:07:31 mem=3025.2M
[03/09 17:33:00    450s] ### Creating LA Mngr, finished. totSessionCpu=0:07:31 mem=3025.2M
[03/09 17:33:01    451s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 17:33:01    451s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 17:33:01    451s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 17:33:01    451s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/09 17:33:01    451s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 17:33:01    451s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/09 17:33:01    451s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 17:33:01    451s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 17:33:01    451s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 17:33:01    451s] Info: violation cost 124.750389 (cap = 0.000000, tran = 124.750389, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 17:33:01    451s] |    22|   693|    -0.15|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|    -3.05|       0|       0|       0| 10.01%|          |         |
[03/09 17:33:01    453s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 17:33:01    453s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 17:33:01    453s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 17:33:01    453s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.06|    -1.72|      18|      21|      14| 10.03%| 0:00:00.0|  3409.7M|
[03/09 17:33:01    453s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 17:33:01    453s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 17:33:01    453s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 17:33:01    453s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.06|    -1.72|       0|       0|       0| 10.03%| 0:00:00.0|  3409.7M|
[03/09 17:33:01    453s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 17:33:01    453s] Bottom Preferred Layer:
[03/09 17:33:01    453s] +-----------+------------+----------+
[03/09 17:33:01    453s] |   Layer   |   OPT_LA   |   Rule   |
[03/09 17:33:01    453s] +-----------+------------+----------+
[03/09 17:33:01    453s] | M4 (z=4)  |          9 | default  |
[03/09 17:33:01    453s] +-----------+------------+----------+
[03/09 17:33:01    453s] Via Pillar Rule:
[03/09 17:33:01    453s]     None
[03/09 17:33:01    453s] 
[03/09 17:33:01    453s] *** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:00.0 mem=3409.8M) ***
[03/09 17:33:01    453s] 
[03/09 17:33:01    453s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3409.7M, EPOCH TIME: 1741512781.959020
[03/09 17:33:01    453s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.017, MEM:3351.7M, EPOCH TIME: 1741512781.975666
[03/09 17:33:01    453s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3351.7M, EPOCH TIME: 1741512781.981550
[03/09 17:33:01    453s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3351.7M, EPOCH TIME: 1741512781.981628
[03/09 17:33:01    453s] OPERPROF:     Starting CceInit at level 3, MEM:3351.7M, EPOCH TIME: 1741512781.982853
[03/09 17:33:01    453s] OPERPROF:       Starting RouteInfrastructureColorSupport at level 4, MEM:3351.7M, EPOCH TIME: 1741512781.982899
[03/09 17:33:01    453s] OPERPROF:       Finished RouteInfrastructureColorSupport at level 4, CPU:0.000, REAL:0.001, MEM:3351.7M, EPOCH TIME: 1741512781.983494
[03/09 17:33:01    453s] OPERPROF:     Finished CceInit at level 3, CPU:0.000, REAL:0.001, MEM:3351.7M, EPOCH TIME: 1741512781.983535
[03/09 17:33:01    453s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3351.7M, EPOCH TIME: 1741512781.996431
[03/09 17:33:02    453s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:33:02    453s] OPERPROF:       Starting CMU at level 4, MEM:3447.8M, EPOCH TIME: 1741512782.050668
[03/09 17:33:02    453s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:3479.8M, EPOCH TIME: 1741512782.052662
[03/09 17:33:02    453s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.060, MEM:3351.7M, EPOCH TIME: 1741512782.056527
[03/09 17:33:02    453s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3351.7M, EPOCH TIME: 1741512782.056579
[03/09 17:33:02    453s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.002, MEM:3351.7M, EPOCH TIME: 1741512782.058282
[03/09 17:33:02    453s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.079, MEM:3351.7M, EPOCH TIME: 1741512782.060585
[03/09 17:33:02    453s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.090, REAL:0.079, MEM:3351.7M, EPOCH TIME: 1741512782.060623
[03/09 17:33:02    453s] TDRefine: refinePlace mode is spiral
[03/09 17:33:02    453s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6388.6
[03/09 17:33:02    453s] OPERPROF: Starting RefinePlace at level 1, MEM:3351.7M, EPOCH TIME: 1741512782.060707
[03/09 17:33:02    453s] *** Starting refinePlace (0:07:34 mem=3351.7M) ***
[03/09 17:33:02    453s] Total net bbox length = 1.450e+05 (7.972e+04 6.528e+04) (ext = 1.923e+04)
[03/09 17:33:02    453s] 
[03/09 17:33:02    453s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:33:02    453s] OPERPROF:   Starting RPlaceColorFixedInsts at level 2, MEM:3351.7M, EPOCH TIME: 1741512782.065961
[03/09 17:33:02    453s] # Found 0 legal fixed insts to color.
[03/09 17:33:02    453s] OPERPROF:   Finished RPlaceColorFixedInsts at level 2, CPU:0.000, REAL:0.002, MEM:3351.7M, EPOCH TIME: 1741512782.067616
[03/09 17:33:02    453s] **WARN: (IMPSP-2041):	Found 33440 fixed insts that could not be colored.
[03/09 17:33:02    453s] Type 'man IMPSP-2041' for more detail.
[03/09 17:33:02    453s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 17:33:02    453s] (I)      Default pattern map key = sha256_default.
[03/09 17:33:02    453s] (I)      Default pattern map key = sha256_default.
[03/09 17:33:02    453s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3351.7M, EPOCH TIME: 1741512782.086067
[03/09 17:33:02    453s] Starting refinePlace ...
[03/09 17:33:02    453s] (I)      Default pattern map key = sha256_default.
[03/09 17:33:02    453s] One DDP V2 for no tweak run.
[03/09 17:33:02    453s] (I)      Default pattern map key = sha256_default.
[03/09 17:33:02    453s] DDP V2: orientation: 1, pin-track: 1, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/09 17:33:02    453s] ** Cut row section cpu time 0:00:00.0.
[03/09 17:33:02    453s]    Spread Effort: high, pre-route mode, useDDP on.
[03/09 17:33:02    453s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=3355.0MB) @(0:07:34 - 0:07:34).
[03/09 17:33:02    453s] Move report: preRPlace moves 67 insts, mean move: 0.48 um, max move: 2.38 um 
[03/09 17:33:02    453s] 	Max move on inst (core_g64881): (121.25, 275.26) --> (119.95, 274.18)
[03/09 17:33:02    453s] 	Length: 10 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI222xp33_ASAP7_75t_SL
[03/09 17:33:02    453s] wireLenOptFixPriorityInst 0 inst fixed
[03/09 17:33:02    453s] 
[03/09 17:33:02    453s] Running Spiral MT with 8 threads  fetchWidth=484 
[03/09 17:33:02    454s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/09 17:33:02    454s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/09 17:33:02    454s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 17:33:02    454s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3355.0MB) @(0:07:34 - 0:07:34).
[03/09 17:33:02    454s] Move report: Detail placement moves 67 insts, mean move: 0.48 um, max move: 2.38 um 
[03/09 17:33:02    454s] 	Max move on inst (core_g64881): (121.25, 275.26) --> (119.95, 274.18)
[03/09 17:33:02    454s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3355.0MB
[03/09 17:33:02    454s] Statistics of distance of Instance movement in refine placement:
[03/09 17:33:02    454s]   maximum (X+Y) =         2.38 um
[03/09 17:33:02    454s]   inst (core_g64881) with max move: (121.248, 275.256) -> (119.952, 274.176)
[03/09 17:33:02    454s]   mean    (X+Y) =         0.48 um
[03/09 17:33:02    454s] Summary Report:
[03/09 17:33:02    454s] Instances move: 67 (out of 9148 movable)
[03/09 17:33:02    454s] Instances flipped: 0
[03/09 17:33:02    454s] Mean displacement: 0.48 um
[03/09 17:33:02    454s] Max displacement: 2.38 um (Instance: core_g64881) (121.248, 275.256) -> (119.952, 274.176)
[03/09 17:33:02    454s] 	Length: 10 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI222xp33_ASAP7_75t_SL
[03/09 17:33:02    454s] Total instances moved : 67
[03/09 17:33:02    454s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.510, REAL:0.255, MEM:3355.0M, EPOCH TIME: 1741512782.341257
[03/09 17:33:02    454s] Total net bbox length = 1.450e+05 (7.973e+04 6.528e+04) (ext = 1.923e+04)
[03/09 17:33:02    454s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3355.0MB
[03/09 17:33:02    454s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=3355.0MB) @(0:07:34 - 0:07:34).
[03/09 17:33:02    454s] *** Finished refinePlace (0:07:34 mem=3355.0M) ***
[03/09 17:33:02    454s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6388.6
[03/09 17:33:02    454s] OPERPROF: Finished RefinePlace at level 1, CPU:0.530, REAL:0.284, MEM:3355.0M, EPOCH TIME: 1741512782.344687
[03/09 17:33:02    454s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3355.0M, EPOCH TIME: 1741512782.393153
[03/09 17:33:02    454s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.019, MEM:3355.0M, EPOCH TIME: 1741512782.412526
[03/09 17:33:02    454s] *** maximum move = 2.38 um ***
[03/09 17:33:02    454s] *** Finished re-routing un-routed nets (3355.0M) ***
[03/09 17:33:02    454s] OPERPROF: Starting DPlace-Init at level 1, MEM:3355.0M, EPOCH TIME: 1741512782.431513
[03/09 17:33:02    454s] OPERPROF:   Starting CceInit at level 2, MEM:3355.0M, EPOCH TIME: 1741512782.432742
[03/09 17:33:02    454s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:3355.0M, EPOCH TIME: 1741512782.432787
[03/09 17:33:02    454s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:3355.0M, EPOCH TIME: 1741512782.433425
[03/09 17:33:02    454s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:3355.0M, EPOCH TIME: 1741512782.433466
[03/09 17:33:02    454s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3355.0M, EPOCH TIME: 1741512782.446241
[03/09 17:33:02    454s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:33:02    454s] OPERPROF:     Starting CMU at level 3, MEM:3451.0M, EPOCH TIME: 1741512782.504382
[03/09 17:33:02    454s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3451.0M, EPOCH TIME: 1741512782.505788
[03/09 17:33:02    454s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.064, MEM:3355.0M, EPOCH TIME: 1741512782.509822
[03/09 17:33:02    454s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3355.0M, EPOCH TIME: 1741512782.509875
[03/09 17:33:02    454s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:3355.0M, EPOCH TIME: 1741512782.511613
[03/09 17:33:02    454s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.082, MEM:3355.0M, EPOCH TIME: 1741512782.513961
[03/09 17:33:02    454s] 
[03/09 17:33:02    454s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=3355.0M) ***
[03/09 17:33:02    454s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 17:33:02    454s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 17:33:02    454s] Total-nets :: 9195, Stn-nets :: 0, ratio :: 0 %, Total-len 192301, Stn-len 0
[03/09 17:33:02    454s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3145.6M, EPOCH TIME: 1741512782.681339
[03/09 17:33:02    454s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.033, MEM:2789.0M, EPOCH TIME: 1741512782.714486
[03/09 17:33:02    454s] TotalInstCnt at PhyDesignMc Destruction: 9,148
[03/09 17:33:02    454s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6388.7
[03/09 17:33:02    454s] *** DrvOpt #3 [finish] : cpu/real = 0:00:05.2/0:00:02.7 (2.0), totSession cpu/real = 0:07:34.8/0:02:10.3 (3.5), mem = 2789.0M
[03/09 17:33:02    454s] 
[03/09 17:33:02    454s] =============================================================================================
[03/09 17:33:02    454s]  Step TAT Report for DrvOpt #3                                                  21.13-s100_1
[03/09 17:33:02    454s] =============================================================================================
[03/09 17:33:02    454s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 17:33:02    454s] ---------------------------------------------------------------------------------------------
[03/09 17:33:02    454s] [ SlackTraversorInit     ]      2   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.2    1.1
[03/09 17:33:02    454s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  21.9 % )     0:00:00.6 /  0:00:00.6    1.1
[03/09 17:33:02    454s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:33:02    454s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:00.3    2.0
[03/09 17:33:02    454s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.1 % )     0:00:00.6 /  0:00:00.7    1.1
[03/09 17:33:02    454s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:33:02    454s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:01.8    4.1
[03/09 17:33:02    454s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:33:02    454s] [ OptEval                ]      2   0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.9    5.2
[03/09 17:33:02    454s] [ OptCommit              ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    1.1
[03/09 17:33:02    454s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.5    3.6
[03/09 17:33:02    454s] [ IncrDelayCalc          ]     15   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.4    4.5
[03/09 17:33:02    454s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    6.5
[03/09 17:33:02    454s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    3.0
[03/09 17:33:02    454s] [ RefinePlace            ]      1   0:00:00.6  (  23.7 % )     0:00:00.6 /  0:00:01.1    1.7
[03/09 17:33:02    454s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.4    4.4
[03/09 17:33:02    454s] [ MISC                   ]          0:00:00.6  (  23.0 % )     0:00:00.6 /  0:00:01.0    1.7
[03/09 17:33:02    454s] ---------------------------------------------------------------------------------------------
[03/09 17:33:02    454s]  DrvOpt #3 TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:05.2    2.0
[03/09 17:33:02    454s] ---------------------------------------------------------------------------------------------
[03/09 17:33:02    454s] 
[03/09 17:33:02    454s] End: GigaOpt DRV Optimization
[03/09 17:33:02    454s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2789.0M, EPOCH TIME: 1741512782.730961
[03/09 17:33:02    454s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:33:02    454s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.064, MEM:2789.0M, EPOCH TIME: 1741512782.795087
[03/09 17:33:02    455s] 
------------------------------------------------------------------
     Summary (cpu=0.09min real=0.03min mem=2789.0M)
------------------------------------------------------------------

Setup views included:
 view_tc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.061  | -0.061  | -0.050  |
|           TNS (ns):| -1.715  | -1.483  | -0.232  |
|    Violating Paths:|   50    |   38    |   12    |
|          All Paths:|  3644   |  1804   |  2353   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.026%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:29, real = 0:01:07, mem = 1852.7M, totSessionCpu=0:07:35 **
[03/09 17:33:02    455s] *** Timing NOT met, worst failing slack is -0.061
[03/09 17:33:02    455s] *** Check timing (0:00:00.0)
[03/09 17:33:02    455s] Deleting Lib Analyzer.
[03/09 17:33:02    455s] Begin: GigaOpt Optimization in WNS mode
[03/09 17:33:02    455s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[03/09 17:33:03    455s] Info: 1 clock net  excluded from IPO operation.
[03/09 17:33:03    455s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:07:35.4/0:02:10.6 (3.5), mem = 2789.1M
[03/09 17:33:03    455s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6388.8
[03/09 17:33:03    455s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 17:33:03    455s] ### Creating PhyDesignMc. totSessionCpu=0:07:35 mem=2789.1M
[03/09 17:33:03    455s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/09 17:33:03    455s] OPERPROF: Starting DPlace-Init at level 1, MEM:2789.1M, EPOCH TIME: 1741512783.020839
[03/09 17:33:03    455s] z: 1, totalTracks: 0
[03/09 17:33:03    455s] z: 3, totalTracks: 1
[03/09 17:33:03    455s] z: 5, totalTracks: 1
[03/09 17:33:03    455s] z: 7, totalTracks: 1
[03/09 17:33:03    455s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 17:33:03    455s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:33:03    455s] OPERPROF:   Starting CceInit at level 2, MEM:2789.1M, EPOCH TIME: 1741512783.021923
[03/09 17:33:03    455s] Initializing Route Infrastructure for color support ...
[03/09 17:33:03    455s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2789.1M, EPOCH TIME: 1741512783.021971
[03/09 17:33:03    455s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2789.1M, EPOCH TIME: 1741512783.022557
[03/09 17:33:03    455s] Route Infrastructure Initialized for color support successfully.
[03/09 17:33:03    455s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2789.1M, EPOCH TIME: 1741512783.022601
[03/09 17:33:03    455s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2789.1M, EPOCH TIME: 1741512783.034945
[03/09 17:33:03    455s] z: 1, totalTracks: 0
[03/09 17:33:03    455s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:33:03    455s] z: 3, totalTracks: 1
[03/09 17:33:03    455s] z: 5, totalTracks: 1
[03/09 17:33:03    455s] z: 7, totalTracks: 1
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell INVx6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell BUFx6f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell BUFx6f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:33:03    455s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:03    455s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:03    455s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:33:03    455s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:33:03    455s] z: 9, totalTracks: 1
[03/09 17:33:03    455s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 17:33:03    455s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:33:03    455s] 
[03/09 17:33:03    455s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:33:03    455s] OPERPROF:     Starting CMU at level 3, MEM:2886.6M, EPOCH TIME: 1741512783.087835
[03/09 17:33:03    455s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2886.6M, EPOCH TIME: 1741512783.089148
[03/09 17:33:03    455s] 
[03/09 17:33:03    455s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:33:03    455s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.058, MEM:2790.5M, EPOCH TIME: 1741512783.092953
[03/09 17:33:03    455s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2790.5M, EPOCH TIME: 1741512783.093007
[03/09 17:33:03    455s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:2790.5M, EPOCH TIME: 1741512783.094789
[03/09 17:33:03    455s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2790.5MB).
[03/09 17:33:03    455s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.076, MEM:2790.5M, EPOCH TIME: 1741512783.097044
[03/09 17:33:03    455s] TotalInstCnt at PhyDesignMc Initialization: 9,148
[03/09 17:33:03    455s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:36 mem=2790.5M
[03/09 17:33:03    455s] ### Creating RouteCongInterface, started
[03/09 17:33:03    455s] 
[03/09 17:33:03    455s] Creating Lib Analyzer ...
[03/09 17:33:03    455s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[03/09 17:33:03    455s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/09 17:33:03    455s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[03/09 17:33:03    455s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[03/09 17:33:03    455s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[03/09 17:33:03    455s] 
[03/09 17:33:03    455s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 17:33:03    456s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:36 mem=2790.5M
[03/09 17:33:03    456s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:36 mem=2790.5M
[03/09 17:33:03    456s] Creating Lib Analyzer, finished. 
[03/09 17:33:03    456s] 
[03/09 17:33:03    456s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.8500} {7, 0.122, 0.8500} 
[03/09 17:33:03    456s] 
[03/09 17:33:03    456s] #optDebug: {0, 1.000}
[03/09 17:33:03    456s] ### Creating RouteCongInterface, finished
[03/09 17:33:03    456s] {MG  {4 0 1 0.141966}  {6 0 1.4 0.262814} }
[03/09 17:33:03    456s] ### Creating LA Mngr. totSessionCpu=0:07:36 mem=2790.5M
[03/09 17:33:03    456s] ### Creating LA Mngr, finished. totSessionCpu=0:07:36 mem=2790.5M
[03/09 17:33:04    457s] *info: 1 clock net excluded
[03/09 17:33:04    457s] *info: 37 no-driver nets excluded.
[03/09 17:33:04    457s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.6388.1
[03/09 17:33:04    458s] PathGroup :  reg2reg  TargetSlack : 0.0055 
[03/09 17:33:05    458s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 17:33:05    458s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 17:33:05    458s] ** GigaOpt Optimizer WNS Slack -0.061 TNS Slack -1.715 Density 10.03
[03/09 17:33:05    458s] Optimizer WNS Pass 0
[03/09 17:33:05    458s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.050|-0.232|
|reg2reg   |-0.061|-1.483|
|HEPG      |-0.061|-1.483|
|All Paths |-0.061|-1.715|
+----------+------+------+

[03/09 17:33:05    458s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/09 17:33:05    459s] Info: End MT loop @oiCellDelayCachingJob.
[03/09 17:33:05    459s] Active Path Group: reg2reg  
[03/09 17:33:05    459s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------+
[03/09 17:33:05    459s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
[03/09 17:33:05    459s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------+
[03/09 17:33:05    459s] |  -0.061|   -0.061|  -1.483|   -1.715|   10.03%|   0:00:00.0| 3170.2M|   view_tc|  reg2reg| core_a_reg_reg[29]/D                   |
[03/09 17:33:05    459s] |  -0.037|   -0.050|  -0.636|   -0.868|   10.03%|   0:00:00.0| 3353.9M|   view_tc|  reg2reg| core_a_reg_reg[29]/D                   |
[03/09 17:33:05    460s] |  -0.027|   -0.050|  -0.418|   -0.650|   10.03%|   0:00:00.0| 3397.1M|   view_tc|  reg2reg| core_e_reg_reg[28]/D                   |
[03/09 17:33:05    460s] |  -0.016|   -0.050|  -0.191|   -0.423|   10.03%|   0:00:00.0| 3397.1M|   view_tc|  reg2reg| core_e_reg_reg[28]/D                   |
[03/09 17:33:05    460s] |  -0.011|   -0.050|  -0.116|   -0.348|   10.03%|   0:00:00.0| 3397.1M|   view_tc|  reg2reg| core_e_reg_reg[28]/D                   |
[03/09 17:33:06    461s] |  -0.008|   -0.050|  -0.061|   -0.293|   10.03%|   0:00:01.0| 3455.4M|   view_tc|  reg2reg| core_e_reg_reg[28]/D                   |
[03/09 17:33:06    462s] |  -0.005|   -0.050|  -0.011|   -0.243|   10.03%|   0:00:00.0| 3455.4M|   view_tc|  reg2reg| core_e_reg_reg[28]/D                   |
[03/09 17:33:06    462s] |   0.001|   -0.050|   0.000|   -0.232|   10.03%|   0:00:00.0| 3463.4M|   view_tc|  reg2reg| core_e_reg_reg[28]/D                   |
[03/09 17:33:06    462s] |   0.005|   -0.050|   0.000|   -0.232|   10.03%|   0:00:00.0| 3463.4M|   view_tc|  reg2reg| digest_reg_reg[164]/D                  |
[03/09 17:33:06    463s] |   0.006|   -0.050|   0.000|   -0.232|   10.03%|   0:00:00.0| 3501.5M|   view_tc|  reg2reg| core_e_reg_reg[28]/D                   |
[03/09 17:33:06    463s] |   0.006|   -0.050|   0.000|   -0.232|   10.03%|   0:00:00.0| 3501.5M|   view_tc|  reg2reg| core_e_reg_reg[28]/D                   |
[03/09 17:33:06    463s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------+
[03/09 17:33:06    463s] 
[03/09 17:33:06    463s] *** Finish Core Optimize Step (cpu=0:00:04.5 real=0:00:01.0 mem=3501.5M) ***
[03/09 17:33:06    463s] Active Path Group: default 
[03/09 17:33:06    463s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------+
[03/09 17:33:06    463s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
[03/09 17:33:06    463s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------+
[03/09 17:33:06    463s] |  -0.050|   -0.050|  -0.232|   -0.232|   10.03%|   0:00:00.0| 3501.5M|   view_tc|  default| read_data[2]                           |
[03/09 17:33:07    465s] |   0.004|    0.004|   0.000|    0.000|   10.03%|   0:00:01.0| 3509.5M|   view_tc|  default| read_data[19]                          |
[03/09 17:33:07    465s] |   0.007|    0.006|   0.000|    0.000|   10.03%|   0:00:00.0| 3509.5M|   view_tc|  default| read_data[7]                           |
[03/09 17:33:07    465s] |   0.007|    0.006|   0.000|    0.000|   10.03%|   0:00:00.0| 3509.5M|   view_tc|  default| read_data[7]                           |
[03/09 17:33:07    465s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------+
[03/09 17:33:07    465s] 
[03/09 17:33:07    465s] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=3509.5M) ***
[03/09 17:33:07    465s] 
[03/09 17:33:07    465s] *** Finished Optimize Step Cumulative (cpu=0:00:06.0 real=0:00:02.0 mem=3509.5M) ***
[03/09 17:33:07    465s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.007|0.000|
|reg2reg   |0.006|0.000|
|HEPG      |0.006|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+

[03/09 17:33:07    465s] ** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 10.03
[03/09 17:33:07    465s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.6388.1
[03/09 17:33:07    465s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3509.5M, EPOCH TIME: 1741512787.228608
[03/09 17:33:07    465s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.019, MEM:3429.5M, EPOCH TIME: 1741512787.247754
[03/09 17:33:07    465s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3429.5M, EPOCH TIME: 1741512787.252918
[03/09 17:33:07    465s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3429.5M, EPOCH TIME: 1741512787.252994
[03/09 17:33:07    465s] OPERPROF:     Starting CceInit at level 3, MEM:3429.5M, EPOCH TIME: 1741512787.254277
[03/09 17:33:07    465s] OPERPROF:       Starting RouteInfrastructureColorSupport at level 4, MEM:3429.5M, EPOCH TIME: 1741512787.254322
[03/09 17:33:07    465s] OPERPROF:       Finished RouteInfrastructureColorSupport at level 4, CPU:0.000, REAL:0.001, MEM:3429.5M, EPOCH TIME: 1741512787.254903
[03/09 17:33:07    465s] OPERPROF:     Finished CceInit at level 3, CPU:0.000, REAL:0.001, MEM:3429.5M, EPOCH TIME: 1741512787.254943
[03/09 17:33:07    465s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3429.5M, EPOCH TIME: 1741512787.268232
[03/09 17:33:07    465s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:33:07    465s] OPERPROF:       Starting CMU at level 4, MEM:3525.5M, EPOCH TIME: 1741512787.325836
[03/09 17:33:07    465s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:3525.5M, EPOCH TIME: 1741512787.327256
[03/09 17:33:07    465s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.063, MEM:3429.5M, EPOCH TIME: 1741512787.330882
[03/09 17:33:07    465s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3429.5M, EPOCH TIME: 1741512787.330934
[03/09 17:33:07    465s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.002, MEM:3429.5M, EPOCH TIME: 1741512787.332641
[03/09 17:33:07    465s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.082, MEM:3429.5M, EPOCH TIME: 1741512787.334960
[03/09 17:33:07    465s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.082, MEM:3429.5M, EPOCH TIME: 1741512787.334999
[03/09 17:33:07    465s] TDRefine: refinePlace mode is spiral
[03/09 17:33:07    465s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6388.7
[03/09 17:33:07    465s] OPERPROF: Starting RefinePlace at level 1, MEM:3429.5M, EPOCH TIME: 1741512787.335062
[03/09 17:33:07    465s] *** Starting refinePlace (0:07:45 mem=3429.5M) ***
[03/09 17:33:07    465s] Total net bbox length = 1.453e+05 (7.997e+04 6.532e+04) (ext = 1.935e+04)
[03/09 17:33:07    465s] 
[03/09 17:33:07    465s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:33:07    465s] OPERPROF:   Starting RPlaceColorFixedInsts at level 2, MEM:3429.5M, EPOCH TIME: 1741512787.340734
[03/09 17:33:07    465s] # Found 0 legal fixed insts to color.
[03/09 17:33:07    465s] OPERPROF:   Finished RPlaceColorFixedInsts at level 2, CPU:0.000, REAL:0.002, MEM:3429.5M, EPOCH TIME: 1741512787.342397
[03/09 17:33:07    465s] **WARN: (IMPSP-2041):	Found 33440 fixed insts that could not be colored.
[03/09 17:33:07    465s] Type 'man IMPSP-2041' for more detail.
[03/09 17:33:07    465s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 17:33:07    465s] (I)      Default pattern map key = sha256_default.
[03/09 17:33:07    465s] (I)      Default pattern map key = sha256_default.
[03/09 17:33:07    465s] 
[03/09 17:33:07    465s] Starting Small incrNP...
[03/09 17:33:07    465s] User Input Parameters:
[03/09 17:33:07    465s] - Congestion Driven    : Off
[03/09 17:33:07    465s] - Timing Driven        : Off
[03/09 17:33:07    465s] - Area-Violation Based : Off
[03/09 17:33:07    465s] - Start Rollback Level : -5
[03/09 17:33:07    465s] - Legalized            : On
[03/09 17:33:07    465s] - Window Based         : Off
[03/09 17:33:07    465s] - eDen incr mode       : Off
[03/09 17:33:07    465s] - Small incr mode      : On
[03/09 17:33:07    465s] 
[03/09 17:33:07    465s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3429.5M, EPOCH TIME: 1741512787.365968
[03/09 17:33:07    465s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3429.5M, EPOCH TIME: 1741512787.369931
[03/09 17:33:07    465s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.005, MEM:3429.5M, EPOCH TIME: 1741512787.375322
[03/09 17:33:07    465s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1980 )
[03/09 17:33:07    465s] Density distribution unevenness ratio = 81.462%
[03/09 17:33:07    465s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.009, MEM:3429.5M, EPOCH TIME: 1741512787.375423
[03/09 17:33:07    465s] cost 0.746000, thresh 1.000000
[03/09 17:33:07    465s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3429.5M)
[03/09 17:33:07    465s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/09 17:33:07    465s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3429.5M, EPOCH TIME: 1741512787.376218
[03/09 17:33:07    465s] Starting refinePlace ...
[03/09 17:33:07    465s] (I)      Default pattern map key = sha256_default.
[03/09 17:33:07    465s] One DDP V2 for no tweak run.
[03/09 17:33:07    465s] (I)      Default pattern map key = sha256_default.
[03/09 17:33:07    465s]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 17:33:07    465s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3429.5MB) @(0:07:46 - 0:07:46).
[03/09 17:33:07    465s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 17:33:07    465s] wireLenOptFixPriorityInst 0 inst fixed
[03/09 17:33:07    465s] 
[03/09 17:33:07    465s] Running Spiral MT with 8 threads  fetchWidth=484 
[03/09 17:33:07    465s] Move report: legalization moves 4 insts, mean move: 0.70 um, max move: 1.08 um spiral
[03/09 17:33:07    465s] 	Max move on inst (FE_OCPC150_core_t_ctr_reg_4): (291.46, 268.78) --> (291.46, 267.70)
[03/09 17:33:07    465s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/09 17:33:07    465s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 17:33:07    465s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3432.6MB) @(0:07:46 - 0:07:46).
[03/09 17:33:07    465s] Move report: Detail placement moves 4 insts, mean move: 0.70 um, max move: 1.08 um 
[03/09 17:33:07    465s] 	Max move on inst (FE_OCPC150_core_t_ctr_reg_4): (291.46, 268.78) --> (291.46, 267.70)
[03/09 17:33:07    465s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3432.6MB
[03/09 17:33:07    465s] Statistics of distance of Instance movement in refine placement:
[03/09 17:33:07    465s]   maximum (X+Y) =         1.08 um
[03/09 17:33:07    465s]   inst (FE_OCPC150_core_t_ctr_reg_4) with max move: (291.456, 268.776) -> (291.456, 267.696)
[03/09 17:33:07    465s]   mean    (X+Y) =         0.70 um
[03/09 17:33:07    465s] Summary Report:
[03/09 17:33:07    465s] Instances move: 4 (out of 9152 movable)
[03/09 17:33:07    465s] Instances flipped: 0
[03/09 17:33:07    465s] Mean displacement: 0.70 um
[03/09 17:33:07    465s] Max displacement: 1.08 um (Instance: FE_OCPC150_core_t_ctr_reg_4) (291.456, 268.776) -> (291.456, 267.696)
[03/09 17:33:07    465s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx3_ASAP7_75t_L
[03/09 17:33:07    465s] Total instances moved : 4
[03/09 17:33:07    465s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.350, REAL:0.195, MEM:3432.6M, EPOCH TIME: 1741512787.571551
[03/09 17:33:07    465s] Total net bbox length = 1.453e+05 (7.997e+04 6.532e+04) (ext = 1.935e+04)
[03/09 17:33:07    465s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3432.6MB
[03/09 17:33:07    465s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=3432.6MB) @(0:07:45 - 0:07:46).
[03/09 17:33:07    465s] *** Finished refinePlace (0:07:46 mem=3432.6M) ***
[03/09 17:33:07    465s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6388.7
[03/09 17:33:07    465s] OPERPROF: Finished RefinePlace at level 1, CPU:0.400, REAL:0.240, MEM:3432.6M, EPOCH TIME: 1741512787.574899
[03/09 17:33:07    465s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3432.6M, EPOCH TIME: 1741512787.622165
[03/09 17:33:07    465s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.019, MEM:3429.6M, EPOCH TIME: 1741512787.641360
[03/09 17:33:07    465s] *** maximum move = 1.08 um ***
[03/09 17:33:07    465s] *** Finished re-routing un-routed nets (3429.6M) ***
[03/09 17:33:07    465s] OPERPROF: Starting DPlace-Init at level 1, MEM:3429.6M, EPOCH TIME: 1741512787.661303
[03/09 17:33:07    465s] OPERPROF:   Starting CceInit at level 2, MEM:3429.6M, EPOCH TIME: 1741512787.662575
[03/09 17:33:07    465s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:3429.6M, EPOCH TIME: 1741512787.662620
[03/09 17:33:07    465s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:3429.6M, EPOCH TIME: 1741512787.663220
[03/09 17:33:07    465s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:3429.6M, EPOCH TIME: 1741512787.663262
[03/09 17:33:07    466s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3429.6M, EPOCH TIME: 1741512787.676481
[03/09 17:33:07    466s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:33:07    466s] OPERPROF:     Starting CMU at level 3, MEM:3525.6M, EPOCH TIME: 1741512787.736414
[03/09 17:33:07    466s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3525.6M, EPOCH TIME: 1741512787.737774
[03/09 17:33:07    466s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.065, MEM:3429.6M, EPOCH TIME: 1741512787.741765
[03/09 17:33:07    466s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3429.6M, EPOCH TIME: 1741512787.741821
[03/09 17:33:07    466s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:3429.6M, EPOCH TIME: 1741512787.743522
[03/09 17:33:07    466s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.085, MEM:3429.6M, EPOCH TIME: 1741512787.745882
[03/09 17:33:07    466s] 
[03/09 17:33:07    466s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:00.0 mem=3429.6M) ***
[03/09 17:33:07    466s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.6388.1
[03/09 17:33:07    466s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 17:33:07    466s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 17:33:07    466s] ** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 10.03
[03/09 17:33:07    466s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.007|0.000|
|reg2reg   |0.006|0.000|
|HEPG      |0.006|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+

[03/09 17:33:07    466s] Bottom Preferred Layer:
[03/09 17:33:07    466s] +-----------+------------+----------+
[03/09 17:33:07    466s] |   Layer   |   OPT_LA   |   Rule   |
[03/09 17:33:07    466s] +-----------+------------+----------+
[03/09 17:33:07    466s] | M4 (z=4)  |         19 | default  |
[03/09 17:33:07    466s] | M6 (z=6)  |          2 | default  |
[03/09 17:33:07    466s] +-----------+------------+----------+
[03/09 17:33:07    466s] Via Pillar Rule:
[03/09 17:33:07    466s]     None
[03/09 17:33:07    466s] 
[03/09 17:33:07    466s] *** Finish pre-CTS Setup Fixing (cpu=0:00:09.2 real=0:00:03.0 mem=3429.6M) ***
[03/09 17:33:07    466s] 
[03/09 17:33:07    466s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.6388.1
[03/09 17:33:07    466s] Total-nets :: 9199, Stn-nets :: 44, ratio :: 0.478313 %, Total-len 192362, Stn-len 6011.3
[03/09 17:33:07    466s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3220.1M, EPOCH TIME: 1741512787.933867
[03/09 17:33:07    466s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.043, MEM:2861.6M, EPOCH TIME: 1741512787.976554
[03/09 17:33:07    466s] TotalInstCnt at PhyDesignMc Destruction: 9,152
[03/09 17:33:07    466s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6388.8
[03/09 17:33:07    466s] *** WnsOpt #1 [finish] : cpu/real = 0:00:11.1/0:00:05.0 (2.2), totSession cpu/real = 0:07:46.5/0:02:15.6 (3.4), mem = 2861.6M
[03/09 17:33:07    466s] 
[03/09 17:33:07    466s] =============================================================================================
[03/09 17:33:07    466s]  Step TAT Report for WnsOpt #1                                                  21.13-s100_1
[03/09 17:33:07    466s] =============================================================================================
[03/09 17:33:07    466s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 17:33:07    466s] ---------------------------------------------------------------------------------------------
[03/09 17:33:07    466s] [ SlackTraversorInit     ]      2   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.5    2.0
[03/09 17:33:07    466s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  11.7 % )     0:00:00.6 /  0:00:00.6    1.1
[03/09 17:33:07    466s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:33:07    466s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.3    1.9
[03/09 17:33:07    466s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:00.6 /  0:00:00.7    1.1
[03/09 17:33:07    466s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:33:07    466s] [ TransformInit          ]      1   0:00:00.8  (  16.8 % )     0:00:00.8 /  0:00:00.8    1.0
[03/09 17:33:07    466s] [ OptimizationStep       ]      2   0:00:00.1  (   1.6 % )     0:00:02.0 /  0:00:06.0    3.0
[03/09 17:33:07    466s] [ OptSingleIteration     ]     16   0:00:00.0  (   0.6 % )     0:00:01.9 /  0:00:05.9    3.1
[03/09 17:33:07    466s] [ OptGetWeight           ]     16   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.8
[03/09 17:33:07    466s] [ OptEval                ]     16   0:00:01.1  (  23.0 % )     0:00:01.1 /  0:00:04.0    3.5
[03/09 17:33:07    466s] [ OptCommit              ]     16   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[03/09 17:33:07    466s] [ PostCommitDelayUpdate  ]     16   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.6    2.1
[03/09 17:33:07    466s] [ IncrDelayCalc          ]     68   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.5    2.3
[03/09 17:33:07    466s] [ SetupOptGetWorkingSet  ]     48   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.2    2.1
[03/09 17:33:07    466s] [ SetupOptGetActiveNode  ]     48   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:33:07    466s] [ SetupOptSlackGraph     ]     16   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:33:07    466s] [ RefinePlace            ]      1   0:00:00.6  (  12.0 % )     0:00:00.6 /  0:00:01.0    1.6
[03/09 17:33:07    466s] [ IncrTimingUpdate       ]     22   0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:01.1    3.7
[03/09 17:33:07    466s] [ MISC                   ]          0:00:00.5  (  10.0 % )     0:00:00.5 /  0:00:01.8    3.7
[03/09 17:33:07    466s] ---------------------------------------------------------------------------------------------
[03/09 17:33:07    466s]  WnsOpt #1 TOTAL                    0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:11.1    2.2
[03/09 17:33:07    466s] ---------------------------------------------------------------------------------------------
[03/09 17:33:07    466s] 
[03/09 17:33:07    466s] End: GigaOpt Optimization in WNS mode
[03/09 17:33:07    466s] *** Timing Is met
[03/09 17:33:07    466s] *** Check timing (0:00:00.0)
[03/09 17:33:08    466s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/09 17:33:08    466s] Info: 1 clock net  excluded from IPO operation.
[03/09 17:33:08    466s] ### Creating LA Mngr. totSessionCpu=0:07:47 mem=2859.6M
[03/09 17:33:08    466s] ### Creating LA Mngr, finished. totSessionCpu=0:07:47 mem=2859.6M
[03/09 17:33:08    466s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 17:33:08    466s] ### Creating PhyDesignMc. totSessionCpu=0:07:47 mem=3208.7M
[03/09 17:33:08    466s] OPERPROF: Starting DPlace-Init at level 1, MEM:3208.7M, EPOCH TIME: 1741512788.106107
[03/09 17:33:08    466s] z: 1, totalTracks: 0
[03/09 17:33:08    466s] z: 3, totalTracks: 1
[03/09 17:33:08    466s] z: 5, totalTracks: 1
[03/09 17:33:08    466s] z: 7, totalTracks: 1
[03/09 17:33:08    466s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 17:33:08    466s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:33:08    466s] OPERPROF:   Starting CceInit at level 2, MEM:3208.7M, EPOCH TIME: 1741512788.107171
[03/09 17:33:08    466s] Initializing Route Infrastructure for color support ...
[03/09 17:33:08    466s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:3208.7M, EPOCH TIME: 1741512788.107219
[03/09 17:33:08    466s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:3208.7M, EPOCH TIME: 1741512788.107810
[03/09 17:33:08    466s] Route Infrastructure Initialized for color support successfully.
[03/09 17:33:08    466s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:3208.7M, EPOCH TIME: 1741512788.107854
[03/09 17:33:08    466s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3208.7M, EPOCH TIME: 1741512788.120741
[03/09 17:33:08    466s] z: 1, totalTracks: 0
[03/09 17:33:08    466s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:33:08    466s] z: 3, totalTracks: 1
[03/09 17:33:08    466s] z: 5, totalTracks: 1
[03/09 17:33:08    466s] z: 7, totalTracks: 1
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OR3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell INVx6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell BUFx6f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell BUFx6f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell BUFx4f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell BUFx4f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:33:08    466s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:08    466s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:08    466s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:33:08    466s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:33:08    466s] z: 9, totalTracks: 1
[03/09 17:33:08    466s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 17:33:08    466s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:33:08    466s] 
[03/09 17:33:08    466s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:33:08    466s] OPERPROF:     Starting CMU at level 3, MEM:3336.8M, EPOCH TIME: 1741512788.182765
[03/09 17:33:08    466s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3336.8M, EPOCH TIME: 1741512788.184101
[03/09 17:33:08    466s] 
[03/09 17:33:08    466s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:33:08    466s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:3240.8M, EPOCH TIME: 1741512788.187913
[03/09 17:33:08    466s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3240.8M, EPOCH TIME: 1741512788.187966
[03/09 17:33:08    466s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:3240.8M, EPOCH TIME: 1741512788.189737
[03/09 17:33:08    466s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3240.8MB).
[03/09 17:33:08    466s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.086, MEM:3240.8M, EPOCH TIME: 1741512788.192011
[03/09 17:33:08    466s] TotalInstCnt at PhyDesignMc Initialization: 9,152
[03/09 17:33:08    466s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:47 mem=3240.8M
[03/09 17:33:08    466s] Begin: Area Reclaim Optimization
[03/09 17:33:08    466s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:07:46.9/0:02:15.8 (3.4), mem = 3240.8M
[03/09 17:33:08    466s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6388.9
[03/09 17:33:08    466s] ### Creating RouteCongInterface, started
[03/09 17:33:08    466s] 
[03/09 17:33:08    466s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[03/09 17:33:08    466s] 
[03/09 17:33:08    466s] #optDebug: {0, 1.000}
[03/09 17:33:08    466s] ### Creating RouteCongInterface, finished
[03/09 17:33:08    466s] {MG  {4 0 1 0.141966}  {6 0 1.4 0.262814} }
[03/09 17:33:08    466s] ### Creating LA Mngr. totSessionCpu=0:07:47 mem=3240.8M
[03/09 17:33:08    466s] ### Creating LA Mngr, finished. totSessionCpu=0:07:47 mem=3240.8M
[03/09 17:33:08    467s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 17:33:08    467s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 17:33:08    467s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 10.03
[03/09 17:33:08    467s] +---------+---------+--------+--------+------------+--------+
[03/09 17:33:08    467s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 17:33:08    467s] +---------+---------+--------+--------+------------+--------+
[03/09 17:33:08    467s] |   10.03%|        -|   0.000|   0.000|   0:00:00.0| 3240.8M|
[03/09 17:33:08    467s] #optDebug: <stH: 1.0800 MiSeL: 28.5985>
[03/09 17:33:09    468s] |   10.03%|        7|   0.000|   0.000|   0:00:01.0| 3395.4M|
[03/09 17:33:09    468s] |   10.03%|        4|   0.000|   0.000|   0:00:00.0| 3395.4M|
[03/09 17:33:09    469s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 17:33:09    470s] |   10.03%|       20|   0.000|   0.000|   0:00:00.0| 3397.4M|
[03/09 17:33:10    470s] |   10.02%|        6|   0.000|   0.000|   0:00:01.0| 3397.4M|
[03/09 17:33:10    470s] |   10.02%|        4|   0.000|   0.000|   0:00:00.0| 3397.4M|
[03/09 17:33:10    470s] |   10.02%|        0|   0.000|   0.000|   0:00:00.0| 3397.4M|
[03/09 17:33:10    470s] #optDebug: <stH: 1.0800 MiSeL: 28.5985>
[03/09 17:33:10    470s] #optDebug: RTR_SNLTF <10.0000 1.0800> <10.8000> 
[03/09 17:33:10    471s] |   10.02%|        0|   0.000|   0.000|   0:00:00.0| 3397.4M|
[03/09 17:33:10    471s] +---------+---------+--------+--------+------------+--------+
[03/09 17:33:10    471s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 10.02
[03/09 17:33:10    471s] 
[03/09 17:33:10    471s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 1 Resize = 30 **
[03/09 17:33:10    471s] --------------------------------------------------------------
[03/09 17:33:10    471s] |                                   | Total     | Sequential |
[03/09 17:33:10    471s] --------------------------------------------------------------
[03/09 17:33:10    471s] | Num insts resized                 |      20  |       0    |
[03/09 17:33:10    471s] | Num insts undone                  |       0  |       0    |
[03/09 17:33:10    471s] | Num insts Downsized               |      20  |       0    |
[03/09 17:33:10    471s] | Num insts Samesized               |       0  |       0    |
[03/09 17:33:10    471s] | Num insts Upsized                 |       0  |       0    |
[03/09 17:33:10    471s] | Num multiple commits+uncommits    |      10  |       -    |
[03/09 17:33:10    471s] --------------------------------------------------------------
[03/09 17:33:10    471s] Bottom Preferred Layer:
[03/09 17:33:10    471s] +-----------+------------+----------+
[03/09 17:33:10    471s] |   Layer   |   OPT_LA   |   Rule   |
[03/09 17:33:10    471s] +-----------+------------+----------+
[03/09 17:33:10    471s] | M4 (z=4)  |         14 | default  |
[03/09 17:33:10    471s] | M6 (z=6)  |          1 | default  |
[03/09 17:33:10    471s] +-----------+------------+----------+
[03/09 17:33:10    471s] Via Pillar Rule:
[03/09 17:33:10    471s]     None
[03/09 17:33:10    471s] 
[03/09 17:33:10    471s] Number of times islegalLocAvaiable called = 147 skipped = 0, called in commitmove = 30, skipped in commitmove = 0
[03/09 17:33:10    471s] End: Core Area Reclaim Optimization (cpu = 0:00:04.1) (real = 0:00:02.0) **
[03/09 17:33:10    471s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3397.4M, EPOCH TIME: 1741512790.410928
[03/09 17:33:10    471s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.019, MEM:3397.4M, EPOCH TIME: 1741512790.429734
[03/09 17:33:10    471s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3397.4M, EPOCH TIME: 1741512790.436429
[03/09 17:33:10    471s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3397.4M, EPOCH TIME: 1741512790.436532
[03/09 17:33:10    471s] OPERPROF:     Starting CceInit at level 3, MEM:3397.4M, EPOCH TIME: 1741512790.437255
[03/09 17:33:10    471s] OPERPROF:       Starting RouteInfrastructureColorSupport at level 4, MEM:3397.4M, EPOCH TIME: 1741512790.437301
[03/09 17:33:10    471s] OPERPROF:       Finished RouteInfrastructureColorSupport at level 4, CPU:0.000, REAL:0.001, MEM:3397.4M, EPOCH TIME: 1741512790.438014
[03/09 17:33:10    471s] OPERPROF:     Finished CceInit at level 3, CPU:0.000, REAL:0.001, MEM:3397.4M, EPOCH TIME: 1741512790.438055
[03/09 17:33:10    471s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3397.4M, EPOCH TIME: 1741512790.452243
[03/09 17:33:10    471s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:33:10    471s] OPERPROF:       Starting CMU at level 4, MEM:3493.4M, EPOCH TIME: 1741512790.513722
[03/09 17:33:10    471s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:3493.4M, EPOCH TIME: 1741512790.515060
[03/09 17:33:10    471s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.067, MEM:3397.4M, EPOCH TIME: 1741512790.518881
[03/09 17:33:10    471s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3397.4M, EPOCH TIME: 1741512790.518936
[03/09 17:33:10    471s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.002, MEM:3397.4M, EPOCH TIME: 1741512790.520624
[03/09 17:33:10    471s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.086, MEM:3397.4M, EPOCH TIME: 1741512790.522880
[03/09 17:33:10    471s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.086, MEM:3397.4M, EPOCH TIME: 1741512790.522919
[03/09 17:33:10    471s] TDRefine: refinePlace mode is spiral
[03/09 17:33:10    471s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6388.8
[03/09 17:33:10    471s] OPERPROF: Starting RefinePlace at level 1, MEM:3397.4M, EPOCH TIME: 1741512790.522982
[03/09 17:33:10    471s] *** Starting refinePlace (0:07:51 mem=3397.4M) ***
[03/09 17:33:10    471s] Total net bbox length = 1.453e+05 (7.997e+04 6.532e+04) (ext = 1.935e+04)
[03/09 17:33:10    471s] 
[03/09 17:33:10    471s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:33:10    471s] OPERPROF:   Starting RPlaceColorFixedInsts at level 2, MEM:3397.4M, EPOCH TIME: 1741512790.528459
[03/09 17:33:10    471s] # Found 0 legal fixed insts to color.
[03/09 17:33:10    471s] OPERPROF:   Finished RPlaceColorFixedInsts at level 2, CPU:0.010, REAL:0.002, MEM:3397.4M, EPOCH TIME: 1741512790.530109
[03/09 17:33:10    471s] **WARN: (IMPSP-2041):	Found 33440 fixed insts that could not be colored.
[03/09 17:33:10    471s] Type 'man IMPSP-2041' for more detail.
[03/09 17:33:10    471s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 17:33:10    471s] (I)      Default pattern map key = sha256_default.
[03/09 17:33:10    471s] (I)      Default pattern map key = sha256_default.
[03/09 17:33:10    471s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3397.4M, EPOCH TIME: 1741512790.554264
[03/09 17:33:10    471s] Starting refinePlace ...
[03/09 17:33:10    471s] (I)      Default pattern map key = sha256_default.
[03/09 17:33:10    471s] One DDP V2 for no tweak run.
[03/09 17:33:10    471s] 
[03/09 17:33:10    471s] Running Spiral MT with 8 threads  fetchWidth=484 
[03/09 17:33:10    471s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/09 17:33:10    471s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/09 17:33:10    471s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 17:33:10    471s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3397.4MB) @(0:07:51 - 0:07:52).
[03/09 17:33:10    471s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 17:33:10    471s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3397.4MB
[03/09 17:33:10    471s] Statistics of distance of Instance movement in refine placement:
[03/09 17:33:10    471s]   maximum (X+Y) =         0.00 um
[03/09 17:33:10    471s]   mean    (X+Y) =         0.00 um
[03/09 17:33:10    471s] Summary Report:
[03/09 17:33:10    471s] Instances move: 0 (out of 9147 movable)
[03/09 17:33:10    471s] Instances flipped: 0
[03/09 17:33:10    471s] Mean displacement: 0.00 um
[03/09 17:33:10    471s] Max displacement: 0.00 um 
[03/09 17:33:10    471s] Total instances moved : 0
[03/09 17:33:10    471s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.300, REAL:0.140, MEM:3397.4M, EPOCH TIME: 1741512790.694501
[03/09 17:33:10    471s] Total net bbox length = 1.453e+05 (7.997e+04 6.532e+04) (ext = 1.935e+04)
[03/09 17:33:10    471s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3397.4MB
[03/09 17:33:10    471s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=3397.4MB) @(0:07:51 - 0:07:52).
[03/09 17:33:10    471s] *** Finished refinePlace (0:07:52 mem=3397.4M) ***
[03/09 17:33:10    471s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6388.8
[03/09 17:33:10    471s] OPERPROF: Finished RefinePlace at level 1, CPU:0.330, REAL:0.175, MEM:3397.4M, EPOCH TIME: 1741512790.697935
[03/09 17:33:10    471s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3397.4M, EPOCH TIME: 1741512790.745461
[03/09 17:33:10    471s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.018, MEM:3397.4M, EPOCH TIME: 1741512790.763424
[03/09 17:33:10    471s] *** maximum move = 0.00 um ***
[03/09 17:33:10    471s] *** Finished re-routing un-routed nets (3397.4M) ***
[03/09 17:33:10    471s] OPERPROF: Starting DPlace-Init at level 1, MEM:3397.4M, EPOCH TIME: 1741512790.786668
[03/09 17:33:10    471s] OPERPROF:   Starting CceInit at level 2, MEM:3397.4M, EPOCH TIME: 1741512790.787658
[03/09 17:33:10    471s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:3397.4M, EPOCH TIME: 1741512790.787704
[03/09 17:33:10    471s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:3397.4M, EPOCH TIME: 1741512790.788276
[03/09 17:33:10    471s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:3397.4M, EPOCH TIME: 1741512790.788317
[03/09 17:33:10    471s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3397.4M, EPOCH TIME: 1741512790.801087
[03/09 17:33:10    471s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 17:33:10    471s] OPERPROF:     Starting CMU at level 3, MEM:3493.4M, EPOCH TIME: 1741512790.863360
[03/09 17:33:10    471s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3493.4M, EPOCH TIME: 1741512790.864703
[03/09 17:33:10    471s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:3397.4M, EPOCH TIME: 1741512790.868565
[03/09 17:33:10    471s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3397.4M, EPOCH TIME: 1741512790.868621
[03/09 17:33:10    471s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:3397.4M, EPOCH TIME: 1741512790.870327
[03/09 17:33:10    471s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.086, MEM:3397.4M, EPOCH TIME: 1741512790.872581
[03/09 17:33:10    471s] 
[03/09 17:33:10    471s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=3397.4M) ***
[03/09 17:33:10    471s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6388.9
[03/09 17:33:10    471s] *** AreaOpt #2 [finish] : cpu/real = 0:00:05.0/0:00:02.7 (1.9), totSession cpu/real = 0:07:52.0/0:02:18.5 (3.4), mem = 3397.4M
[03/09 17:33:10    471s] 
[03/09 17:33:10    471s] =============================================================================================
[03/09 17:33:10    471s]  Step TAT Report for AreaOpt #2                                                 21.13-s100_1
[03/09 17:33:10    471s] =============================================================================================
[03/09 17:33:10    471s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 17:33:10    471s] ---------------------------------------------------------------------------------------------
[03/09 17:33:10    471s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.2
[03/09 17:33:10    471s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:33:10    471s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.0    1.0
[03/09 17:33:10    471s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:33:10    471s] [ OptSingleIteration     ]      7   0:00:00.1  (   3.1 % )     0:00:01.2 /  0:00:03.2    2.6
[03/09 17:33:10    471s] [ OptGetWeight           ]    255   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:33:10    471s] [ OptEval                ]    255   0:00:00.3  (  12.1 % )     0:00:00.3 /  0:00:01.0    3.1
[03/09 17:33:10    471s] [ OptCommit              ]    255   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.4
[03/09 17:33:10    471s] [ PostCommitDelayUpdate  ]    255   0:00:00.1  (   2.4 % )     0:00:00.4 /  0:00:00.8    2.0
[03/09 17:33:10    471s] [ IncrDelayCalc          ]    102   0:00:00.4  (  13.0 % )     0:00:00.4 /  0:00:00.7    2.1
[03/09 17:33:10    471s] [ RefinePlace            ]      1   0:00:00.5  (  20.0 % )     0:00:00.5 /  0:00:00.9    1.7
[03/09 17:33:10    471s] [ IncrTimingUpdate       ]     29   0:00:00.4  (  14.2 % )     0:00:00.4 /  0:00:01.3    3.3
[03/09 17:33:10    471s] [ MISC                   ]          0:00:00.8  (  29.1 % )     0:00:00.8 /  0:00:00.8    1.0
[03/09 17:33:10    471s] ---------------------------------------------------------------------------------------------
[03/09 17:33:10    471s]  AreaOpt #2 TOTAL                   0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:05.0    1.9
[03/09 17:33:10    471s] ---------------------------------------------------------------------------------------------
[03/09 17:33:10    471s] 
[03/09 17:33:10    471s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3186.5M, EPOCH TIME: 1741512790.954022
[03/09 17:33:10    472s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.023, MEM:2864.9M, EPOCH TIME: 1741512790.976992
[03/09 17:33:10    472s] TotalInstCnt at PhyDesignMc Destruction: 9,147
[03/09 17:33:10    472s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:02, mem=2864.93M, totSessionCpu=0:07:52).
[03/09 17:33:11    472s] **INFO: Flow update: Design timing is met.
[03/09 17:33:11    472s] Begin: GigaOpt postEco DRV Optimization
[03/09 17:33:11    472s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[03/09 17:33:11    472s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:07:52.1/0:02:18.7 (3.4), mem = 2864.9M
[03/09 17:33:11    472s] Info: 1 clock net  excluded from IPO operation.
[03/09 17:33:11    472s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6388.10
[03/09 17:33:11    472s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 17:33:11    472s] ### Creating PhyDesignMc. totSessionCpu=0:07:52 mem=2864.9M
[03/09 17:33:11    472s] OPERPROF: Starting DPlace-Init at level 1, MEM:2864.9M, EPOCH TIME: 1741512791.112278
[03/09 17:33:11    472s] z: 1, totalTracks: 0
[03/09 17:33:11    472s] z: 3, totalTracks: 1
[03/09 17:33:11    472s] z: 5, totalTracks: 1
[03/09 17:33:11    472s] z: 7, totalTracks: 1
[03/09 17:33:11    472s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 17:33:11    472s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:33:11    472s] OPERPROF:   Starting CceInit at level 2, MEM:2864.9M, EPOCH TIME: 1741512791.113346
[03/09 17:33:11    472s] Initializing Route Infrastructure for color support ...
[03/09 17:33:11    472s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2864.9M, EPOCH TIME: 1741512791.113393
[03/09 17:33:11    472s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2864.9M, EPOCH TIME: 1741512791.113982
[03/09 17:33:11    472s] Route Infrastructure Initialized for color support successfully.
[03/09 17:33:11    472s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2864.9M, EPOCH TIME: 1741512791.114026
[03/09 17:33:11    472s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2864.9M, EPOCH TIME: 1741512791.126906
[03/09 17:33:11    472s] z: 1, totalTracks: 0
[03/09 17:33:11    472s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:33:11    472s] z: 3, totalTracks: 1
[03/09 17:33:11    472s] z: 5, totalTracks: 1
[03/09 17:33:11    472s] z: 7, totalTracks: 1
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell INVx6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:33:11    472s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:11    472s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:11    472s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:33:11    472s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:33:11    472s] z: 9, totalTracks: 1
[03/09 17:33:11    472s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 17:33:11    472s] **WARN: (EMS-27):	Message (IMPSP-376) has exceeded the current message display limit of 20.
[03/09 17:33:11    472s] To increase the message display limit, refer to the product command reference manual.
[03/09 17:33:11    472s] 
[03/09 17:33:11    472s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:33:11    472s] OPERPROF:     Starting CMU at level 3, MEM:2961.0M, EPOCH TIME: 1741512791.188290
[03/09 17:33:11    472s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2961.0M, EPOCH TIME: 1741512791.189599
[03/09 17:33:11    472s] 
[03/09 17:33:11    472s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:33:11    472s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.066, MEM:2864.9M, EPOCH TIME: 1741512791.193352
[03/09 17:33:11    472s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2864.9M, EPOCH TIME: 1741512791.193405
[03/09 17:33:11    472s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:2864.9M, EPOCH TIME: 1741512791.195195
[03/09 17:33:11    472s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2864.9MB).
[03/09 17:33:11    472s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.085, MEM:2864.9M, EPOCH TIME: 1741512791.197519
[03/09 17:33:11    472s] TotalInstCnt at PhyDesignMc Initialization: 9,147
[03/09 17:33:11    472s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:52 mem=2864.9M
[03/09 17:33:11    472s] ### Creating RouteCongInterface, started
[03/09 17:33:11    472s] 
[03/09 17:33:11    472s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[03/09 17:33:11    472s] 
[03/09 17:33:11    472s] #optDebug: {0, 1.000}
[03/09 17:33:11    472s] ### Creating RouteCongInterface, finished
[03/09 17:33:11    472s] {MG  {4 0 1 0.141966}  {6 0 1.4 0.262814} }
[03/09 17:33:11    472s] ### Creating LA Mngr. totSessionCpu=0:07:52 mem=2864.9M
[03/09 17:33:11    472s] ### Creating LA Mngr, finished. totSessionCpu=0:07:52 mem=2864.9M
[03/09 17:33:11    473s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 17:33:11    473s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 17:33:11    473s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 17:33:11    473s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/09 17:33:11    473s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 17:33:11    473s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/09 17:33:11    473s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 17:33:11    473s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 17:33:11    473s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 17:33:11    473s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 17:33:11    473s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 10.02%|          |         |
[03/09 17:33:11    473s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 17:33:11    473s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 17:33:11    473s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 17:33:11    473s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 10.02%| 0:00:00.0|  3244.6M|
[03/09 17:33:11    473s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 17:33:11    473s] Bottom Preferred Layer:
[03/09 17:33:11    473s] +-----------+------------+----------+
[03/09 17:33:11    473s] |   Layer   |   OPT_LA   |   Rule   |
[03/09 17:33:11    473s] +-----------+------------+----------+
[03/09 17:33:11    473s] | M4 (z=4)  |         14 | default  |
[03/09 17:33:11    473s] | M6 (z=6)  |          1 | default  |
[03/09 17:33:11    473s] +-----------+------------+----------+
[03/09 17:33:11    473s] Via Pillar Rule:
[03/09 17:33:11    473s]     None
[03/09 17:33:11    473s] 
[03/09 17:33:11    473s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3244.6M) ***
[03/09 17:33:11    473s] 
[03/09 17:33:11    473s] Total-nets :: 9194, Stn-nets :: 52, ratio :: 0.565586 %, Total-len 192290, Stn-len 7530.3
[03/09 17:33:11    473s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3035.2M, EPOCH TIME: 1741512791.963588
[03/09 17:33:11    473s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.015, MEM:2865.6M, EPOCH TIME: 1741512791.978287
[03/09 17:33:11    473s] TotalInstCnt at PhyDesignMc Destruction: 9,147
[03/09 17:33:11    473s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6388.10
[03/09 17:33:11    473s] *** DrvOpt #4 [finish] : cpu/real = 0:00:01.6/0:00:00.9 (1.7), totSession cpu/real = 0:07:53.7/0:02:19.6 (3.4), mem = 2865.6M
[03/09 17:33:11    473s] 
[03/09 17:33:11    473s] =============================================================================================
[03/09 17:33:11    473s]  Step TAT Report for DrvOpt #4                                                  21.13-s100_1
[03/09 17:33:11    473s] =============================================================================================
[03/09 17:33:11    473s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 17:33:11    473s] ---------------------------------------------------------------------------------------------
[03/09 17:33:11    473s] [ SlackTraversorInit     ]      1   0:00:00.1  (   8.4 % )     0:00:00.1 /  0:00:00.1    1.1
[03/09 17:33:11    473s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:33:11    473s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  17.1 % )     0:00:00.2 /  0:00:00.3    1.8
[03/09 17:33:11    473s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    1.1
[03/09 17:33:11    473s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:33:11    473s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    5.3
[03/09 17:33:11    473s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    5.0
[03/09 17:33:11    473s] [ MISC                   ]          0:00:00.6  (  65.2 % )     0:00:00.6 /  0:00:01.0    1.7
[03/09 17:33:11    473s] ---------------------------------------------------------------------------------------------
[03/09 17:33:11    473s]  DrvOpt #4 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.6    1.7
[03/09 17:33:11    473s] ---------------------------------------------------------------------------------------------
[03/09 17:33:11    473s] 
[03/09 17:33:11    473s] End: GigaOpt postEco DRV Optimization
[03/09 17:33:11    473s] **INFO: Flow update: Design timing is met.
[03/09 17:33:11    473s] Running refinePlace -preserveRouting true -hardFence false
[03/09 17:33:11    473s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2865.6M, EPOCH TIME: 1741512791.986870
[03/09 17:33:11    473s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2865.6M, EPOCH TIME: 1741512791.986929
[03/09 17:33:11    473s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2865.6M, EPOCH TIME: 1741512791.986996
[03/09 17:33:11    473s] z: 1, totalTracks: 0
[03/09 17:33:11    473s] z: 3, totalTracks: 1
[03/09 17:33:11    473s] z: 5, totalTracks: 1
[03/09 17:33:11    473s] z: 7, totalTracks: 1
[03/09 17:33:11    473s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 17:33:11    473s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:33:11    473s] OPERPROF:       Starting CceInit at level 4, MEM:2865.6M, EPOCH TIME: 1741512791.987698
[03/09 17:33:11    473s] Initializing Route Infrastructure for color support ...
[03/09 17:33:11    473s] OPERPROF:         Starting RouteInfrastructureColorSupport at level 5, MEM:2865.6M, EPOCH TIME: 1741512791.987745
[03/09 17:33:11    473s] OPERPROF:         Finished RouteInfrastructureColorSupport at level 5, CPU:0.000, REAL:0.001, MEM:2865.6M, EPOCH TIME: 1741512791.988358
[03/09 17:33:11    473s] Route Infrastructure Initialized for color support successfully.
[03/09 17:33:11    473s] OPERPROF:       Finished CceInit at level 4, CPU:0.000, REAL:0.001, MEM:2865.6M, EPOCH TIME: 1741512791.988402
[03/09 17:33:12    473s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2865.6M, EPOCH TIME: 1741512792.002202
[03/09 17:33:12    473s] z: 1, totalTracks: 0
[03/09 17:33:12    473s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:33:12    473s] z: 3, totalTracks: 1
[03/09 17:33:12    473s] z: 5, totalTracks: 1
[03/09 17:33:12    473s] z: 7, totalTracks: 1
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell INVx6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:33:12    473s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:12    473s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:12    473s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:33:12    473s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:33:12    473s] z: 9, totalTracks: 1
[03/09 17:33:12    473s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 17:33:12    473s] 
[03/09 17:33:12    473s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:33:12    473s] OPERPROF:         Starting CMU at level 5, MEM:2961.7M, EPOCH TIME: 1741512792.064260
[03/09 17:33:12    473s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2961.7M, EPOCH TIME: 1741512792.065594
[03/09 17:33:12    473s] 
[03/09 17:33:12    473s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 17:33:12    473s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.080, REAL:0.067, MEM:2865.6M, EPOCH TIME: 1741512792.069410
[03/09 17:33:12    473s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2865.6M, EPOCH TIME: 1741512792.069464
[03/09 17:33:12    473s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.002, MEM:2865.6M, EPOCH TIME: 1741512792.071262
[03/09 17:33:12    473s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2865.6MB).
[03/09 17:33:12    473s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.090, REAL:0.087, MEM:2865.6M, EPOCH TIME: 1741512792.073673
[03/09 17:33:12    473s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.090, REAL:0.087, MEM:2865.6M, EPOCH TIME: 1741512792.073711
[03/09 17:33:12    473s] TDRefine: refinePlace mode is spiral
[03/09 17:33:12    473s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6388.9
[03/09 17:33:12    473s] OPERPROF:   Starting RefinePlace at level 2, MEM:2865.6M, EPOCH TIME: 1741512792.073771
[03/09 17:33:12    473s] *** Starting refinePlace (0:07:54 mem=2865.6M) ***
[03/09 17:33:12    473s] Total net bbox length = 1.453e+05 (7.997e+04 6.532e+04) (ext = 1.935e+04)
[03/09 17:33:12    473s] 
[03/09 17:33:12    473s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:33:12    473s] OPERPROF:     Starting RPlaceColorFixedInsts at level 3, MEM:2865.6M, EPOCH TIME: 1741512792.079157
[03/09 17:33:12    473s] # Found 0 legal fixed insts to color.
[03/09 17:33:12    473s] OPERPROF:     Finished RPlaceColorFixedInsts at level 3, CPU:0.000, REAL:0.002, MEM:2865.6M, EPOCH TIME: 1741512792.080799
[03/09 17:33:12    473s] **WARN: (IMPSP-2041):	Found 33440 fixed insts that could not be colored.
[03/09 17:33:12    473s] Type 'man IMPSP-2041' for more detail.
[03/09 17:33:12    473s] (I)      Default pattern map key = sha256_default.
[03/09 17:33:12    473s] (I)      Default pattern map key = sha256_default.
[03/09 17:33:12    473s] 
[03/09 17:33:12    473s] Starting Small incrNP...
[03/09 17:33:12    473s] User Input Parameters:
[03/09 17:33:12    473s] - Congestion Driven    : Off
[03/09 17:33:12    473s] - Timing Driven        : Off
[03/09 17:33:12    473s] - Area-Violation Based : Off
[03/09 17:33:12    473s] - Start Rollback Level : -5
[03/09 17:33:12    473s] - Legalized            : On
[03/09 17:33:12    473s] - Window Based         : Off
[03/09 17:33:12    473s] - eDen incr mode       : Off
[03/09 17:33:12    473s] - Small incr mode      : On
[03/09 17:33:12    473s] 
[03/09 17:33:12    473s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2865.6M, EPOCH TIME: 1741512792.104991
[03/09 17:33:12    473s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2865.6M, EPOCH TIME: 1741512792.108994
[03/09 17:33:12    473s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.005, MEM:2865.6M, EPOCH TIME: 1741512792.114445
[03/09 17:33:12    473s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1980 )
[03/09 17:33:12    473s] Density distribution unevenness ratio = 81.464%
[03/09 17:33:12    473s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.020, REAL:0.010, MEM:2865.6M, EPOCH TIME: 1741512792.114578
[03/09 17:33:12    473s] cost 0.746000, thresh 1.000000
[03/09 17:33:12    473s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2865.6M)
[03/09 17:33:12    473s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/09 17:33:12    473s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2865.6M, EPOCH TIME: 1741512792.115395
[03/09 17:33:12    473s] Starting refinePlace ...
[03/09 17:33:12    473s] (I)      Default pattern map key = sha256_default.
[03/09 17:33:12    473s] One DDP V2 for no tweak run.
[03/09 17:33:12    473s] (I)      Default pattern map key = sha256_default.
[03/09 17:33:12    473s]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 17:33:12    473s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2866.9MB) @(0:07:54 - 0:07:54).
[03/09 17:33:12    473s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 17:33:12    473s] wireLenOptFixPriorityInst 0 inst fixed
[03/09 17:33:12    473s] 
[03/09 17:33:12    473s] Running Spiral MT with 8 threads  fetchWidth=484 
[03/09 17:33:12    474s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/09 17:33:12    474s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/09 17:33:12    474s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 17:33:12    474s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2866.9MB) @(0:07:54 - 0:07:54).
[03/09 17:33:12    474s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 17:33:12    474s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2866.9MB
[03/09 17:33:12    474s] Statistics of distance of Instance movement in refine placement:
[03/09 17:33:12    474s]   maximum (X+Y) =         0.00 um
[03/09 17:33:12    474s]   mean    (X+Y) =         0.00 um
[03/09 17:33:12    474s] Summary Report:
[03/09 17:33:12    474s] Instances move: 0 (out of 9147 movable)
[03/09 17:33:12    474s] Instances flipped: 0
[03/09 17:33:12    474s] Mean displacement: 0.00 um
[03/09 17:33:12    474s] Max displacement: 0.00 um 
[03/09 17:33:12    474s] Total instances moved : 0
[03/09 17:33:12    474s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.360, REAL:0.197, MEM:2866.9M, EPOCH TIME: 1741512792.312682
[03/09 17:33:12    474s] Total net bbox length = 1.453e+05 (7.997e+04 6.532e+04) (ext = 1.935e+04)
[03/09 17:33:12    474s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2866.9MB
[03/09 17:33:12    474s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2866.9MB) @(0:07:54 - 0:07:54).
[03/09 17:33:12    474s] *** Finished refinePlace (0:07:54 mem=2866.9M) ***
[03/09 17:33:12    474s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6388.9
[03/09 17:33:12    474s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.410, REAL:0.242, MEM:2866.9M, EPOCH TIME: 1741512792.316041
[03/09 17:33:12    474s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2866.9M, EPOCH TIME: 1741512792.316088
[03/09 17:33:12    474s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.018, MEM:2866.9M, EPOCH TIME: 1741512792.334385
[03/09 17:33:12    474s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.540, REAL:0.348, MEM:2866.9M, EPOCH TIME: 1741512792.334561
[03/09 17:33:12    474s] **INFO: Flow update: Design timing is met.
[03/09 17:33:12    474s] **INFO: Flow update: Design timing is met.
[03/09 17:33:12    474s] **INFO: Flow update: Design timing is met.
[03/09 17:33:12    474s] Register exp ratio and priority group on 15 nets on 9238 nets : 
[03/09 17:33:12    474s] z=4 : 14 nets
[03/09 17:33:12    474s] z=6 : 1 nets
[03/09 17:33:12    474s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 17:33:12    474s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 17:33:12    474s] 
[03/09 17:33:12    474s] Active setup views:
[03/09 17:33:12    474s]  view_tc
[03/09 17:33:12    474s]   Dominating endpoints: 0
[03/09 17:33:12    474s]   Dominating TNS: -0.000
[03/09 17:33:12    474s] 
[03/09 17:33:12    474s] Extraction called for design 'sha256' of instances=25867 and nets=9278 using extraction engine 'preRoute' .
[03/09 17:33:12    474s] PreRoute RC Extraction called for design sha256.
[03/09 17:33:12    474s] RC Extraction called in multi-corner(1) mode.
[03/09 17:33:12    474s] RCMode: PreRoute
[03/09 17:33:12    474s]       RC Corner Indexes            0   
[03/09 17:33:12    474s] Capacitance Scaling Factor   : 1.00000 
[03/09 17:33:12    474s] Resistance Scaling Factor    : 1.00000 
[03/09 17:33:12    474s] Clock Cap. Scaling Factor    : 1.00000 
[03/09 17:33:12    474s] Clock Res. Scaling Factor    : 1.00000 
[03/09 17:33:12    474s] Shrink Factor                : 1.00000
[03/09 17:33:12    474s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 17:33:12    474s] Using Quantus QRC technology file ...
[03/09 17:33:12    474s] RC Grid backup saved.
[03/09 17:33:12    474s] 
[03/09 17:33:12    474s] Trim Metal Layers:
[03/09 17:33:12    474s] LayerId::1 widthSet size::1
[03/09 17:33:12    474s] LayerId::2 widthSet size::1
[03/09 17:33:12    474s] LayerId::3 widthSet size::1
[03/09 17:33:12    474s] LayerId::4 widthSet size::1
[03/09 17:33:12    474s] LayerId::5 widthSet size::1
[03/09 17:33:12    474s] LayerId::6 widthSet size::1
[03/09 17:33:12    474s] LayerId::7 widthSet size::1
[03/09 17:33:12    474s] LayerId::8 widthSet size::1
[03/09 17:33:12    474s] LayerId::9 widthSet size::1
[03/09 17:33:12    474s] LayerId::10 widthSet size::1
[03/09 17:33:12    474s] Skipped RC grid update for preRoute extraction.
[03/09 17:33:12    474s] eee: pegSigSF::1.070000
[03/09 17:33:12    474s] Initializing multi-corner resistance tables ...
[03/09 17:33:12    474s] eee: l::1 avDens::0.000871 usedTrk::132.300007 availTrk::151875.000000 sigTrk::132.300007
[03/09 17:33:12    474s] eee: l::2 avDens::0.152823 usedTrk::23290.275874 availTrk::152400.000000 sigTrk::23290.275874
[03/09 17:33:12    474s] eee: l::3 avDens::0.064707 usedTrk::10108.914437 availTrk::156225.000000 sigTrk::10108.914437
[03/09 17:33:12    474s] eee: l::4 avDens::0.087702 usedTrk::6669.723335 availTrk::76050.000000 sigTrk::6669.723335
[03/09 17:33:12    474s] eee: l::5 avDens::0.096656 usedTrk::1734.971159 availTrk::17950.000000 sigTrk::1734.971159
[03/09 17:33:12    474s] eee: l::6 avDens::0.049847 usedTrk::1101.941108 availTrk::22106.250000 sigTrk::1101.941108
[03/09 17:33:12    474s] eee: l::7 avDens::0.024641 usedTrk::247.411713 availTrk::10040.625000 sigTrk::247.411713
[03/09 17:33:12    474s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:33:12    474s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:33:12    474s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:33:12    474s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 17:33:12    474s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.274127 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.871000 ; wcR: 0.633100 ; newSi: 0.001600 ; pMod: 80 ; wHLS: 1.590713 ;
[03/09 17:33:12    474s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2799.090M)
[03/09 17:33:12    474s] Skewing Data Summary (End_of_FINAL)
[03/09 17:33:13    475s] --------------------------------------------------
[03/09 17:33:13    475s]  Total skewed count:0
[03/09 17:33:13    475s] --------------------------------------------------
[03/09 17:33:13    475s] Starting delay calculation for Setup views
[03/09 17:33:13    475s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/09 17:33:13    475s] #################################################################################
[03/09 17:33:13    475s] # Design Stage: PreRoute
[03/09 17:33:13    475s] # Design Name: sha256
[03/09 17:33:13    475s] # Design Mode: 7nm
[03/09 17:33:13    475s] # Analysis Mode: MMMC Non-OCV 
[03/09 17:33:13    475s] # Parasitics Mode: No SPEF/RCDB 
[03/09 17:33:13    475s] # Signoff Settings: SI Off 
[03/09 17:33:13    475s] #################################################################################
[03/09 17:33:13    475s] Topological Sorting (REAL = 0:00:00.0, MEM = 2805.8M, InitMEM = 2805.8M)
[03/09 17:33:13    476s] Calculate delays in Single mode...
[03/09 17:33:13    476s] Start delay calculation (fullDC) (8 T). (MEM=2805.79)
[03/09 17:33:13    476s] End AAE Lib Interpolated Model. (MEM=2817.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/09 17:33:13    478s] Total number of fetched objects 9238
[03/09 17:33:13    478s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 17:33:13    478s] End delay calculation. (MEM=3166.86 CPU=0:00:02.1 REAL=0:00:00.0)
[03/09 17:33:13    478s] End delay calculation (fullDC). (MEM=3166.86 CPU=0:00:02.6 REAL=0:00:00.0)
[03/09 17:33:13    478s] *** CDM Built up (cpu=0:00:03.3  real=0:00:00.0  mem= 3166.9M) ***
[03/09 17:33:14    479s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:01.0 totSessionCpu=0:07:59 mem=3166.9M)
[03/09 17:33:14    479s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3166.86 MB )
[03/09 17:33:14    479s] [PSP]    Running Early Global Route on this N7 design with N7 settings
[03/09 17:33:14    479s] (I)      ==================== Layers =====================
[03/09 17:33:14    479s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:33:14    479s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 17:33:14    479s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:33:14    479s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 17:33:14    479s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 17:33:14    479s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 17:33:14    479s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 17:33:14    479s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 17:33:14    479s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 17:33:14    479s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 17:33:14    479s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 17:33:14    479s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 17:33:14    479s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 17:33:14    479s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 17:33:14    479s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 17:33:14    479s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 17:33:14    479s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 17:33:14    479s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 17:33:14    479s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 17:33:14    479s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 17:33:14    479s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 17:33:14    479s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 17:33:14    479s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 17:33:14    479s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:33:14    479s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 17:33:14    479s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 17:33:14    479s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 17:33:14    479s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 17:33:14    479s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 17:33:14    479s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 17:33:14    479s] (I)      Started Import and model ( Curr Mem: 3166.86 MB )
[03/09 17:33:14    479s] (I)      Default pattern map key = sha256_default.
[03/09 17:33:14    479s] (I)      == Non-default Options ==
[03/09 17:33:14    479s] (I)      Estimate vias on DPT layer                         : true
[03/09 17:33:14    479s] (I)      Rerouting rounds                                   : 1
[03/09 17:33:14    479s] (I)      Better NDR handling                                : true
[03/09 17:33:14    479s] (I)      Handle via spacing rule fix                        : true
[03/09 17:33:14    479s] (I)      Handle via spacing rule                            : true
[03/09 17:33:14    479s] (I)      Local connection modeling                          : true
[03/09 17:33:14    479s] (I)      Local connection modeling                          : true
[03/09 17:33:14    479s] (I)      Extra demand for transition vias                   : false
[03/09 17:33:14    479s] (I)      Build term to term wires                           : false
[03/09 17:33:14    479s] (I)      Maximum routing layer                              : 7
[03/09 17:33:14    479s] (I)      Supply scale factor H                              : 0.950000
[03/09 17:33:14    479s] (I)      Supply scale factor V                              : 0.900000
[03/09 17:33:14    479s] (I)      Move term to middle                                : true
[03/09 17:33:14    479s] (I)      Consider pin shapes                                : true
[03/09 17:33:14    479s] (I)      Consider horizontal pin shapes                     : true
[03/09 17:33:14    479s] (I)      Fix pin connection bug                             : true
[03/09 17:33:14    479s] (I)      Improved local wiring                              : true
[03/09 17:33:14    479s] (I)      Model MAR                                          : true
[03/09 17:33:14    479s] (I)      Number of threads                                  : 8
[03/09 17:33:14    479s] (I)      Number of rows per GCell                           : 2
[03/09 17:33:14    479s] (I)      Max num rows per GCell                             : 2
[03/09 17:33:14    479s] (I)      Routing effort level                               : 500
[03/09 17:33:14    479s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 17:33:14    479s] (I)      Local wiring density threshold                     : 0.600000
[03/09 17:33:14    479s] (I)      Method to set GCell size                           : row
[03/09 17:33:14    479s] (I)      Counted 20170 PG shapes. We will not process PG shapes layer by layer.
[03/09 17:33:14    479s] (I)      Use row-based GCell size
[03/09 17:33:14    479s] (I)      Use row-based GCell align
[03/09 17:33:14    479s] (I)      layer 0 area = 170496
[03/09 17:33:14    479s] (I)      layer 1 area = 170496
[03/09 17:33:14    479s] (I)      layer 2 area = 170496
[03/09 17:33:14    479s] (I)      layer 3 area = 512000
[03/09 17:33:14    479s] (I)      layer 4 area = 512000
[03/09 17:33:14    479s] (I)      layer 5 area = 560000
[03/09 17:33:14    479s] (I)      layer 6 area = 560000
[03/09 17:33:14    479s] (I)      GCell unit size   : 4320
[03/09 17:33:14    479s] (I)      GCell multiplier  : 2
[03/09 17:33:14    479s] (I)      GCell row height  : 4320
[03/09 17:33:14    479s] (I)      Actual row height : 4320
[03/09 17:33:14    479s] (I)      GCell align ref   : 25344 25344
[03/09 17:33:14    479s] (I)      WARNING : missing default track structure on layer 1
[03/09 17:33:14    479s] [NR-eGR] Track table information for default rule: 
[03/09 17:33:14    479s] [NR-eGR] M1 has no routable track
[03/09 17:33:14    479s] [NR-eGR] M2 has non-uniform track structures
[03/09 17:33:14    479s] [NR-eGR] M3 has single uniform track structure
[03/09 17:33:14    479s] [NR-eGR] M4 has single uniform track structure
[03/09 17:33:14    479s] [NR-eGR] M5 has single uniform track structure
[03/09 17:33:14    479s] [NR-eGR] M6 has single uniform track structure
[03/09 17:33:14    479s] [NR-eGR] M7 has single uniform track structure
[03/09 17:33:14    479s] [NR-eGR] M8 has single uniform track structure
[03/09 17:33:14    479s] [NR-eGR] M9 has single uniform track structure
[03/09 17:33:14    479s] [NR-eGR] Pad has single uniform track structure
[03/09 17:33:14    479s] (I)      ============== Default via ===============
[03/09 17:33:14    479s] (I)      +---+------------------+-----------------+
[03/09 17:33:14    479s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 17:33:14    479s] (I)      +---+------------------+-----------------+
[03/09 17:33:14    479s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 17:33:14    479s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 17:33:14    479s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 17:33:14    479s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 17:33:14    479s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 17:33:14    479s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 17:33:14    479s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 17:33:14    479s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 17:33:14    479s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 17:33:14    479s] (I)      +---+------------------+-----------------+
[03/09 17:33:14    479s] [NR-eGR] Read 36046 PG shapes
[03/09 17:33:14    479s] [NR-eGR] Read 0 clock shapes
[03/09 17:33:14    479s] [NR-eGR] Read 0 other shapes
[03/09 17:33:14    479s] [NR-eGR] #Routing Blockages  : 0
[03/09 17:33:14    479s] [NR-eGR] #Instance Blockages : 14636
[03/09 17:33:14    479s] [NR-eGR] #PG Blockages       : 36046
[03/09 17:33:14    479s] [NR-eGR] #Halo Blockages     : 0
[03/09 17:33:14    479s] [NR-eGR] #Boundary Blockages : 0
[03/09 17:33:14    479s] [NR-eGR] #Clock Blockages    : 0
[03/09 17:33:14    479s] [NR-eGR] #Other Blockages    : 0
[03/09 17:33:14    479s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 17:33:14    479s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 17:33:14    479s] [NR-eGR] Read 9194 nets ( ignored 0 )
[03/09 17:33:14    479s] [NR-eGR] #standard cell terms   : 36910
[03/09 17:33:14    479s] [NR-eGR] #moved terms           : 19931
[03/09 17:33:14    479s] [NR-eGR] #off-track terms       : 10318
[03/09 17:33:14    479s] [NR-eGR] #off-cross-track terms : 0
[03/09 17:33:14    479s] (I)      early_global_route_priority property id does not exist.
[03/09 17:33:14    479s] (I)      minStepLength[0]=240
[03/09 17:33:14    479s] (I)      minStepLength[1]=144
[03/09 17:33:14    479s] (I)      minStepLength[2]=48
[03/09 17:33:14    479s] (I)      minStepLength[3]=597
[03/09 17:33:14    479s] (I)      minStepLength[4]=469
[03/09 17:33:14    479s] (I)      minStepLength[5]=229
[03/09 17:33:14    479s] (I)      minStepLength[6]=581
[03/09 17:33:14    479s] (I)      minStepLength2[2]=496
[03/09 17:33:14    479s] (I)      minStepLength2[3]=688
[03/09 17:33:14    479s] (I)      minStepLength2[4]=800
[03/09 17:33:14    479s] (I)      minStepLength2[5]=800
[03/09 17:33:14    479s] (I)      Read Num Blocks=53062  Num Prerouted Wires=0  Num CS=0
[03/09 17:33:14    479s] (I)      Layer 1 (H) : #blockages 31835 : #preroutes 0
[03/09 17:33:14    479s] (I)      Layer 2 (V) : #blockages 18167 : #preroutes 0
[03/09 17:33:14    479s] (I)      Layer 3 (H) : #blockages 2034 : #preroutes 0
[03/09 17:33:14    479s] (I)      Layer 4 (V) : #blockages 472 : #preroutes 0
[03/09 17:33:14    479s] (I)      Layer 5 (H) : #blockages 394 : #preroutes 0
[03/09 17:33:14    479s] (I)      Layer 6 (V) : #blockages 160 : #preroutes 0
[03/09 17:33:14    479s] (I)      Track adjustment: Reducing 86376 tracks (15.00%) for Layer4
[03/09 17:33:14    479s] (I)      Track adjustment: Reducing 76816 tracks (15.00%) for Layer5
[03/09 17:33:14    479s] (I)      Track adjustment: Reducing 63645 tracks (15.00%) for Layer6
[03/09 17:33:14    479s] (I)      Track adjustment: Reducing 63700 tracks (15.00%) for Layer7
[03/09 17:33:14    479s] (I)      Moved 0 terms for better access 
[03/09 17:33:14    479s] (I)      Number of ignored nets                =      0
[03/09 17:33:14    479s] (I)      Number of connected nets              =      0
[03/09 17:33:14    479s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 17:33:14    479s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 17:33:14    479s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 17:33:14    479s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 17:33:14    479s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 17:33:14    479s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 17:33:14    479s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 17:33:14    479s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 17:33:14    479s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 17:33:14    479s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 17:33:14    479s] (I)      Ndr track 0 does not exist
[03/09 17:33:14    479s] (I)      ---------------------Grid Graph Info--------------------
[03/09 17:33:14    479s] (I)      Routing area        : (0, 0) - (1958976, 1951488)
[03/09 17:33:14    479s] (I)      Core area           : (25344, 25344) - (1933632, 1926144)
[03/09 17:33:14    479s] (I)      Site width          :   864  (dbu)
[03/09 17:33:14    479s] (I)      Row height          :  4320  (dbu)
[03/09 17:33:14    479s] (I)      GCell row height    :  4320  (dbu)
[03/09 17:33:14    479s] (I)      GCell width         :  8640  (dbu)
[03/09 17:33:14    479s] (I)      GCell height        :  8640  (dbu)
[03/09 17:33:14    479s] (I)      Grid                :   227   226     7
[03/09 17:33:14    479s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 17:33:14    479s] (I)      Vertical capacity   :     0     0  8640     0  8640     0  8640
[03/09 17:33:14    479s] (I)      Horizontal capacity :     0  8640     0  8640     0  8640     0
[03/09 17:33:14    479s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 17:33:14    479s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 17:33:14    479s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 17:33:14    479s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 17:33:14    479s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 17:33:14    479s] (I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  8.44  8.44
[03/09 17:33:14    479s] (I)      Total num of tracks :     0  3163  3400  2540  2266  1905  1913
[03/09 17:33:14    479s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 17:33:14    479s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 17:33:14    479s] (I)      --------------------------------------------------------
[03/09 17:33:14    479s] 
[03/09 17:33:14    479s] [NR-eGR] ============ Routing rule table ============
[03/09 17:33:14    479s] [NR-eGR] Rule id: 0  Nets: 9194
[03/09 17:33:14    479s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 17:33:14    479s] (I)                    Layer    2    3    4    5     6     7 
[03/09 17:33:14    479s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 17:33:14    479s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 17:33:14    479s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 17:33:14    479s] [NR-eGR] ========================================
[03/09 17:33:14    479s] [NR-eGR] 
[03/09 17:33:14    479s] (I)      =============== Blocked Tracks ===============
[03/09 17:33:14    479s] (I)      +-------+---------+----------+---------------+
[03/09 17:33:14    479s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 17:33:14    479s] (I)      +-------+---------+----------+---------------+
[03/09 17:33:14    479s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 17:33:14    479s] (I)      |     2 |  718001 |   128033 |        17.83% |
[03/09 17:33:14    479s] (I)      |     3 |  768400 |   149184 |        19.41% |
[03/09 17:33:14    479s] (I)      |     4 |  576580 |    52312 |         9.07% |
[03/09 17:33:14    479s] (I)      |     5 |  512116 |     3929 |         0.77% |
[03/09 17:33:14    479s] (I)      |     6 |  432435 |    13773 |         3.18% |
[03/09 17:33:14    479s] (I)      |     7 |  432338 |    13302 |         3.08% |
[03/09 17:33:14    479s] (I)      +-------+---------+----------+---------------+
[03/09 17:33:14    479s] (I)      Finished Import and model ( CPU: 0.21 sec, Real: 0.15 sec, Curr Mem: 3198.87 MB )
[03/09 17:33:14    479s] (I)      Reset routing kernel
[03/09 17:33:14    479s] (I)      Started Global Routing ( Curr Mem: 3198.87 MB )
[03/09 17:33:14    479s] (I)      numLocalWires=0  numGlobalNetBranches=2028  numLocalNetBranches=0
[03/09 17:33:14    479s] (I)      totalPins=36986  totalGlobalPin=33431 (90.39%)
[03/09 17:33:14    479s] (I)      total 2D Cap : 1586092 = (795470 H, 790622 V)
[03/09 17:33:14    479s] [NR-eGR] Layer group 1: route 15 net(s) in layer range [4, 7]
[03/09 17:33:14    479s] (I)      
[03/09 17:33:14    479s] (I)      ============  Phase 1a Route ============
[03/09 17:33:14    479s] (I)      Usage: 2791 = (1320 H, 1471 V) = (0.17% H, 0.19% V) = (2.851e+03um H, 3.177e+03um V)
[03/09 17:33:14    479s] (I)      
[03/09 17:33:14    479s] (I)      ============  Phase 1b Route ============
[03/09 17:33:14    479s] (I)      Usage: 2791 = (1320 H, 1471 V) = (0.17% H, 0.19% V) = (2.851e+03um H, 3.177e+03um V)
[03/09 17:33:14    479s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.028560e+03um
[03/09 17:33:14    479s] (I)      
[03/09 17:33:14    479s] (I)      ============  Phase 1c Route ============
[03/09 17:33:14    479s] (I)      Usage: 2791 = (1320 H, 1471 V) = (0.17% H, 0.19% V) = (2.851e+03um H, 3.177e+03um V)
[03/09 17:33:14    479s] (I)      
[03/09 17:33:14    479s] (I)      ============  Phase 1d Route ============
[03/09 17:33:14    479s] (I)      Usage: 2791 = (1320 H, 1471 V) = (0.17% H, 0.19% V) = (2.851e+03um H, 3.177e+03um V)
[03/09 17:33:14    479s] (I)      
[03/09 17:33:14    479s] (I)      ============  Phase 1e Route ============
[03/09 17:33:14    479s] (I)      Usage: 2791 = (1320 H, 1471 V) = (0.17% H, 0.19% V) = (2.851e+03um H, 3.177e+03um V)
[03/09 17:33:14    479s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.028560e+03um
[03/09 17:33:14    479s] (I)      
[03/09 17:33:14    479s] (I)      ============  Phase 1l Route ============
[03/09 17:33:14    479s] (I)      total 2D Cap : 2803067 = (1393229 H, 1409838 V)
[03/09 17:33:14    479s] [NR-eGR] Layer group 2: route 9179 net(s) in layer range [2, 7]
[03/09 17:33:14    479s] (I)      
[03/09 17:33:14    479s] (I)      ============  Phase 1a Route ============
[03/09 17:33:14    479s] (I)      Usage: 84870 = (45064 H, 39806 V) = (3.23% H, 2.82% V) = (9.734e+04um H, 8.598e+04um V)
[03/09 17:33:14    479s] (I)      
[03/09 17:33:14    479s] (I)      ============  Phase 1b Route ============
[03/09 17:33:14    479s] (I)      Usage: 84870 = (45064 H, 39806 V) = (3.23% H, 2.82% V) = (9.734e+04um H, 8.598e+04um V)
[03/09 17:33:14    479s] (I)      Overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 1.833192e+05um
[03/09 17:33:14    479s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[03/09 17:33:14    479s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/09 17:33:14    479s] (I)      
[03/09 17:33:14    479s] (I)      ============  Phase 1c Route ============
[03/09 17:33:14    479s] (I)      Usage: 84870 = (45064 H, 39806 V) = (3.23% H, 2.82% V) = (9.734e+04um H, 8.598e+04um V)
[03/09 17:33:14    479s] (I)      
[03/09 17:33:14    479s] (I)      ============  Phase 1d Route ============
[03/09 17:33:14    479s] (I)      Usage: 84870 = (45064 H, 39806 V) = (3.23% H, 2.82% V) = (9.734e+04um H, 8.598e+04um V)
[03/09 17:33:14    479s] (I)      
[03/09 17:33:14    479s] (I)      ============  Phase 1e Route ============
[03/09 17:33:14    479s] (I)      Usage: 84870 = (45064 H, 39806 V) = (3.23% H, 2.82% V) = (9.734e+04um H, 8.598e+04um V)
[03/09 17:33:14    479s] [NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 1.833192e+05um
[03/09 17:33:14    479s] (I)      
[03/09 17:33:14    479s] (I)      ============  Phase 1l Route ============
[03/09 17:33:14    480s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/09 17:33:14    480s] (I)      Layer  2:     597056     39681       245           0      766140    ( 0.00%) 
[03/09 17:33:14    480s] (I)      Layer  3:     615816     36498       172           0      766125    ( 0.00%) 
[03/09 17:33:14    480s] (I)      Layer  4:     436417     25630        14           0      574605    ( 0.00%) 
[03/09 17:33:14    480s] (I)      Layer  5:     430456     10197         3           0      510750    ( 0.00%) 
[03/09 17:33:14    480s] (I)      Layer  6:     355620      5975         0        5957      424997    ( 1.38%) 
[03/09 17:33:14    480s] (I)      Layer  7:     357317       892         0        7526      423419    ( 1.75%) 
[03/09 17:33:14    480s] (I)      Total:       2792682    118873       434       13482     3466035    ( 0.39%) 
[03/09 17:33:14    480s] (I)      
[03/09 17:33:14    480s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/09 17:33:14    480s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/09 17:33:14    480s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/09 17:33:14    480s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/09 17:33:14    480s] [NR-eGR] --------------------------------------------------------------------------------
[03/09 17:33:14    480s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:33:14    480s] [NR-eGR]      M2 ( 2)       143( 0.28%)        18( 0.04%)         2( 0.00%)   ( 0.32%) 
[03/09 17:33:14    480s] [NR-eGR]      M3 ( 3)       112( 0.22%)         9( 0.02%)         1( 0.00%)   ( 0.24%) 
[03/09 17:33:14    480s] [NR-eGR]      M4 ( 4)        11( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/09 17:33:14    480s] [NR-eGR]      M5 ( 5)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:33:14    480s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:33:14    480s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 17:33:14    480s] [NR-eGR] --------------------------------------------------------------------------------
[03/09 17:33:14    480s] [NR-eGR]        Total       268( 0.09%)        27( 0.01%)         3( 0.00%)   ( 0.10%) 
[03/09 17:33:14    480s] [NR-eGR] 
[03/09 17:33:14    480s] (I)      Finished Global Routing ( CPU: 0.55 sec, Real: 0.16 sec, Curr Mem: 3198.87 MB )
[03/09 17:33:14    480s] (I)      total 2D Cap : 2617043 = (1342847 H, 1274196 V)
[03/09 17:33:14    480s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/09 17:33:14    480s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.77 sec, Real: 0.32 sec, Curr Mem: 3198.87 MB )
[03/09 17:33:14    480s] (I)      ===================================== Runtime Summary ======================================
[03/09 17:33:14    480s] (I)       Step                                         %       Start      Finish      Real       CPU 
[03/09 17:33:14    480s] (I)      --------------------------------------------------------------------------------------------
[03/09 17:33:14    480s] (I)       Early Global Route kernel              100.00%  103.84 sec  104.16 sec  0.32 sec  0.77 sec 
[03/09 17:33:14    480s] (I)       +-Import and model                      46.11%  103.84 sec  103.99 sec  0.15 sec  0.21 sec 
[03/09 17:33:14    480s] (I)       | +-Create place DB                     13.30%  103.84 sec  103.88 sec  0.04 sec  0.05 sec 
[03/09 17:33:14    480s] (I)       | | +-Import place data                 13.27%  103.84 sec  103.88 sec  0.04 sec  0.05 sec 
[03/09 17:33:14    480s] (I)       | | | +-Read instances and placement     5.57%  103.84 sec  103.86 sec  0.02 sec  0.03 sec 
[03/09 17:33:14    480s] (I)       | | | +-Read nets                        7.59%  103.86 sec  103.88 sec  0.02 sec  0.02 sec 
[03/09 17:33:14    480s] (I)       | +-Create route DB                     30.23%  103.88 sec  103.98 sec  0.10 sec  0.15 sec 
[03/09 17:33:14    480s] (I)       | | +-Import route data (8T)            30.08%  103.88 sec  103.98 sec  0.10 sec  0.15 sec 
[03/09 17:33:14    480s] (I)       | | | +-Read blockages ( Layer 2-7 )     2.53%  103.88 sec  103.89 sec  0.01 sec  0.01 sec 
[03/09 17:33:14    480s] (I)       | | | | +-Read routing blockages         0.00%  103.88 sec  103.88 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | | | +-Read instance blockages        1.05%  103.89 sec  103.89 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | | | +-Read PG blockages              1.22%  103.89 sec  103.89 sec  0.00 sec  0.01 sec 
[03/09 17:33:14    480s] (I)       | | | | +-Read clock blockages           0.00%  103.89 sec  103.89 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | | | +-Read other blockages           0.00%  103.89 sec  103.89 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | | | +-Read halo blockages            0.05%  103.89 sec  103.89 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | | | +-Read boundary cut boxes        0.00%  103.89 sec  103.89 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | | +-Read blackboxes                  0.00%  103.89 sec  103.89 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | | +-Read prerouted                   3.30%  103.89 sec  103.90 sec  0.01 sec  0.01 sec 
[03/09 17:33:14    480s] (I)       | | | +-Read unlegalized nets            1.08%  103.90 sec  103.91 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | | +-Read nets                        1.12%  103.91 sec  103.91 sec  0.00 sec  0.01 sec 
[03/09 17:33:14    480s] (I)       | | | +-Move terms to pin center (8T)    3.30%  103.91 sec  103.92 sec  0.01 sec  0.04 sec 
[03/09 17:33:14    480s] (I)       | | | +-Set up via pillars               0.03%  103.92 sec  103.92 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | | +-Initialize 3D grid graph         0.22%  103.92 sec  103.93 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | | +-Model blockage capacity         14.63%  103.93 sec  103.97 sec  0.05 sec  0.04 sec 
[03/09 17:33:14    480s] (I)       | | | | +-Initialize 3D capacity        13.97%  103.93 sec  103.97 sec  0.04 sec  0.04 sec 
[03/09 17:33:14    480s] (I)       | | | +-Move terms for access (8T)       1.11%  103.97 sec  103.98 sec  0.00 sec  0.03 sec 
[03/09 17:33:14    480s] (I)       | +-Read aux data                        0.00%  103.98 sec  103.98 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | +-Others data preparation              0.23%  103.98 sec  103.98 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | +-Create route kernel                  1.48%  103.98 sec  103.98 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       +-Global Routing                        48.96%  103.99 sec  104.14 sec  0.16 sec  0.55 sec 
[03/09 17:33:14    480s] (I)       | +-Initialization                       2.58%  103.99 sec  104.00 sec  0.01 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | +-Net group 1                          3.71%  104.00 sec  104.01 sec  0.01 sec  0.01 sec 
[03/09 17:33:14    480s] (I)       | | +-Generate topology (8T)             0.48%  104.00 sec  104.00 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | +-Phase 1a                           0.76%  104.00 sec  104.00 sec  0.00 sec  0.01 sec 
[03/09 17:33:14    480s] (I)       | | | +-Pattern routing (8T)             0.72%  104.00 sec  104.00 sec  0.00 sec  0.01 sec 
[03/09 17:33:14    480s] (I)       | | +-Phase 1b                           0.04%  104.00 sec  104.00 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | +-Phase 1c                           0.00%  104.00 sec  104.00 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | +-Phase 1d                           0.00%  104.00 sec  104.00 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | +-Phase 1e                           0.08%  104.00 sec  104.00 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | | +-Route legalization               0.00%  104.00 sec  104.00 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | +-Phase 1l                           1.13%  104.00 sec  104.01 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | | +-Layer assignment (8T)            1.10%  104.00 sec  104.01 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | +-Net group 2                         40.34%  104.01 sec  104.14 sec  0.13 sec  0.52 sec 
[03/09 17:33:14    480s] (I)       | | +-Generate topology (8T)             2.56%  104.01 sec  104.02 sec  0.01 sec  0.03 sec 
[03/09 17:33:14    480s] (I)       | | +-Phase 1a                          13.92%  104.02 sec  104.07 sec  0.04 sec  0.19 sec 
[03/09 17:33:14    480s] (I)       | | | +-Pattern routing (8T)            12.68%  104.02 sec  104.06 sec  0.04 sec  0.19 sec 
[03/09 17:33:14    480s] (I)       | | | +-Add via demand to 2D             1.02%  104.06 sec  104.07 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | +-Phase 1b                           0.06%  104.07 sec  104.07 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | +-Phase 1c                           0.00%  104.07 sec  104.07 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | +-Phase 1d                           0.00%  104.07 sec  104.07 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | +-Phase 1e                           0.08%  104.07 sec  104.07 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | | +-Route legalization               0.00%  104.07 sec  104.07 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       | | +-Phase 1l                          21.98%  104.07 sec  104.14 sec  0.07 sec  0.30 sec 
[03/09 17:33:14    480s] (I)       | | | +-Layer assignment (8T)           20.87%  104.07 sec  104.14 sec  0.07 sec  0.29 sec 
[03/09 17:33:14    480s] (I)       | +-Clean cong LA                        0.00%  104.14 sec  104.14 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)       +-Export 3D cong map                     3.31%  104.14 sec  104.15 sec  0.01 sec  0.01 sec 
[03/09 17:33:14    480s] (I)       | +-Export 2D cong map                   1.07%  104.15 sec  104.15 sec  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)      ===================== Summary by functions =====================
[03/09 17:33:14    480s] (I)       Lv  Step                                 %      Real       CPU 
[03/09 17:33:14    480s] (I)      ----------------------------------------------------------------
[03/09 17:33:14    480s] (I)        0  Early Global Route kernel      100.00%  0.32 sec  0.77 sec 
[03/09 17:33:14    480s] (I)        1  Global Routing                  48.96%  0.16 sec  0.55 sec 
[03/09 17:33:14    480s] (I)        1  Import and model                46.11%  0.15 sec  0.21 sec 
[03/09 17:33:14    480s] (I)        1  Export 3D cong map               3.31%  0.01 sec  0.01 sec 
[03/09 17:33:14    480s] (I)        2  Net group 2                     40.34%  0.13 sec  0.52 sec 
[03/09 17:33:14    480s] (I)        2  Create route DB                 30.23%  0.10 sec  0.15 sec 
[03/09 17:33:14    480s] (I)        2  Create place DB                 13.30%  0.04 sec  0.05 sec 
[03/09 17:33:14    480s] (I)        2  Net group 1                      3.71%  0.01 sec  0.01 sec 
[03/09 17:33:14    480s] (I)        2  Initialization                   2.58%  0.01 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        2  Create route kernel              1.48%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        2  Export 2D cong map               1.07%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        2  Others data preparation          0.23%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        3  Import route data (8T)          30.08%  0.10 sec  0.15 sec 
[03/09 17:33:14    480s] (I)        3  Phase 1l                        23.11%  0.07 sec  0.30 sec 
[03/09 17:33:14    480s] (I)        3  Phase 1a                        14.68%  0.05 sec  0.20 sec 
[03/09 17:33:14    480s] (I)        3  Import place data               13.27%  0.04 sec  0.05 sec 
[03/09 17:33:14    480s] (I)        3  Generate topology (8T)           3.05%  0.01 sec  0.03 sec 
[03/09 17:33:14    480s] (I)        3  Phase 1e                         0.16%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        3  Phase 1b                         0.10%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        4  Layer assignment (8T)           21.97%  0.07 sec  0.29 sec 
[03/09 17:33:14    480s] (I)        4  Model blockage capacity         14.63%  0.05 sec  0.04 sec 
[03/09 17:33:14    480s] (I)        4  Pattern routing (8T)            13.40%  0.04 sec  0.20 sec 
[03/09 17:33:14    480s] (I)        4  Read nets                        8.71%  0.03 sec  0.03 sec 
[03/09 17:33:14    480s] (I)        4  Read instances and placement     5.57%  0.02 sec  0.03 sec 
[03/09 17:33:14    480s] (I)        4  Read prerouted                   3.30%  0.01 sec  0.01 sec 
[03/09 17:33:14    480s] (I)        4  Move terms to pin center (8T)    3.30%  0.01 sec  0.04 sec 
[03/09 17:33:14    480s] (I)        4  Read blockages ( Layer 2-7 )     2.53%  0.01 sec  0.01 sec 
[03/09 17:33:14    480s] (I)        4  Move terms for access (8T)       1.11%  0.00 sec  0.03 sec 
[03/09 17:33:14    480s] (I)        4  Read unlegalized nets            1.08%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        4  Add via demand to 2D             1.02%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        4  Initialize 3D grid graph         0.22%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        4  Set up via pillars               0.03%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        5  Initialize 3D capacity          13.97%  0.04 sec  0.04 sec 
[03/09 17:33:14    480s] (I)        5  Read PG blockages                1.22%  0.00 sec  0.01 sec 
[03/09 17:33:14    480s] (I)        5  Read instance blockages          1.05%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        5  Read halo blockages              0.05%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[03/09 17:33:14    480s] OPERPROF: Starting HotSpotCal at level 1, MEM:3198.9M, EPOCH TIME: 1741512794.398020
[03/09 17:33:14    480s] [hotspot] +------------+---------------+---------------+
[03/09 17:33:14    480s] [hotspot] |            |   max hotspot | total hotspot |
[03/09 17:33:14    480s] [hotspot] +------------+---------------+---------------+
[03/09 17:33:14    480s] [hotspot] | normalized |         23.08 |        118.03 |
[03/09 17:33:14    480s] [hotspot] +------------+---------------+---------------+
[03/09 17:33:14    480s] Local HotSpot Analysis: normalized max congestion hotspot area = 23.08, normalized total congestion hotspot area = 118.03 (area is in unit of 4 std-cell row bins)
[03/09 17:33:14    480s] [hotspot] max/total 23.08/118.03, big hotspot (>10) total 39.21
[03/09 17:33:14    480s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/09 17:33:14    480s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:33:14    480s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/09 17:33:14    480s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:33:14    480s] [hotspot] |  1  |   277.42   251.50   294.70   277.42 |       17.51   |
[03/09 17:33:14    480s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:33:14    480s] [hotspot] |  2  |   251.50   173.74   268.78   191.02 |        4.79   |
[03/09 17:33:14    480s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:33:14    480s] [hotspot] |  3  |   294.70   242.86   311.98   260.14 |        4.46   |
[03/09 17:33:14    480s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:33:14    480s] [hotspot] |  4  |   260.14   277.42   277.42   294.70 |        4.33   |
[03/09 17:33:14    480s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:33:14    480s] [hotspot] |  5  |   156.46   260.14   173.74   277.42 |        3.93   |
[03/09 17:33:14    480s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:33:14    480s] Top 5 hotspots total area: 35.02
[03/09 17:33:14    480s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:3198.9M, EPOCH TIME: 1741512794.409997
[03/09 17:33:14    480s] [hotspot] Hotspot report including placement blocked areas
[03/09 17:33:14    480s] OPERPROF: Starting HotSpotCal at level 1, MEM:3198.9M, EPOCH TIME: 1741512794.410198
[03/09 17:33:14    480s] [hotspot] +------------+---------------+---------------+
[03/09 17:33:14    480s] [hotspot] |            |   max hotspot | total hotspot |
[03/09 17:33:14    480s] [hotspot] +------------+---------------+---------------+
[03/09 17:33:14    480s] [hotspot] | normalized |         23.08 |        118.03 |
[03/09 17:33:14    480s] [hotspot] +------------+---------------+---------------+
[03/09 17:33:14    480s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 23.08, normalized total congestion hotspot area = 118.03 (area is in unit of 4 std-cell row bins)
[03/09 17:33:14    480s] [hotspot] max/total 23.08/118.03, big hotspot (>10) total 39.21
[03/09 17:33:14    480s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/09 17:33:14    480s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:33:14    480s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/09 17:33:14    480s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:33:14    480s] [hotspot] |  1  |   277.42   251.50   294.70   277.42 |       17.51   |
[03/09 17:33:14    480s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:33:14    480s] [hotspot] |  2  |   251.50   173.74   268.78   191.02 |        4.79   |
[03/09 17:33:14    480s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:33:14    480s] [hotspot] |  3  |   294.70   242.86   311.98   260.14 |        4.46   |
[03/09 17:33:14    480s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:33:14    480s] [hotspot] |  4  |   260.14   277.42   277.42   294.70 |        4.33   |
[03/09 17:33:14    480s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:33:14    480s] [hotspot] |  5  |   156.46   260.14   173.74   277.42 |        3.93   |
[03/09 17:33:14    480s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 17:33:14    480s] Top 5 hotspots total area: 35.02
[03/09 17:33:14    480s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.011, MEM:3198.9M, EPOCH TIME: 1741512794.420790
[03/09 17:33:14    480s] Reported timing to dir ./timingReports
[03/09 17:33:14    480s] **optDesign ... cpu = 0:04:54, real = 0:01:19, mem = 1884.6M, totSessionCpu=0:08:00 **
[03/09 17:33:14    480s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2818.9M, EPOCH TIME: 1741512794.445013
[03/09 17:33:14    480s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.060, MEM:2818.9M, EPOCH TIME: 1741512794.505215
[03/09 17:33:16    481s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_tc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3644   |  1804   |  2353   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.024%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:55, real = 0:01:21, mem = 1885.6M, totSessionCpu=0:08:01 **
[03/09 17:33:16    481s] 
[03/09 17:33:16    481s] TimeStamp Deleting Cell Server Begin ...
[03/09 17:33:16    481s] Deleting Lib Analyzer.
[03/09 17:33:16    481s] 
[03/09 17:33:16    481s] TimeStamp Deleting Cell Server End ...
[03/09 17:33:16    481s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/09 17:33:16    481s] Type 'man IMPOPT-3195' for more detail.
[03/09 17:33:16    481s] *** Finished optDesign ***
[03/09 17:33:16    481s] 
[03/09 17:33:16    481s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:04 real=  0:01:26)
[03/09 17:33:16    481s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.1 real=0:00:01.9)
[03/09 17:33:16    481s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.7 real=0:00:02.4)
[03/09 17:33:16    481s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:21.4 real=0:00:09.0)
[03/09 17:33:16    481s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:03:37 real=0:00:42.6)
[03/09 17:33:16    481s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:11.2 real=0:00:05.0)
[03/09 17:33:16    481s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.1 real=0:00:01.3)
[03/09 17:33:16    481s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/09 17:33:16    481s] clean pInstBBox. size 0
[03/09 17:33:16    481s] All LLGs are deleted
[03/09 17:33:16    481s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2819.5M, EPOCH TIME: 1741512796.268699
[03/09 17:33:16    481s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:2819.5M, EPOCH TIME: 1741512796.271994
[03/09 17:33:16    481s] Disable CTE adjustment.
[03/09 17:33:16    481s] Info: pop threads available for lower-level modules during optimization.
[03/09 17:33:16    481s] #optDebug: fT-D <X 1 0 0 0>
[03/09 17:33:16    481s] VSMManager cleared!
[03/09 17:33:16    481s] **place_opt_design ... cpu = 0:07:25, real = 0:01:57, mem = 2760.5M **
[03/09 17:33:16    481s] *** Finished GigaPlace ***
[03/09 17:33:16    481s] 
[03/09 17:33:16    481s] *** Summary of all messages that are not suppressed in this session:
[03/09 17:33:16    481s] Severity  ID               Count  Summary                                  
[03/09 17:33:16    481s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/09 17:33:16    481s] WARNING   IMPSP-376           23  Library has same-mask rule, but tracks h...
[03/09 17:33:16    481s] WARNING   IMPSP-2041           9  Found %d fixed insts that could not be c...
[03/09 17:33:16    481s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/09 17:33:16    481s] *** Message Summary: 36 warning(s), 0 error(s)
[03/09 17:33:16    481s] 
[03/09 17:33:16    481s] *** place_opt_design #1 [finish] : cpu/real = 0:07:24.8/0:01:56.4 (3.8), totSession cpu/real = 0:08:01.3/0:02:23.9 (3.3), mem = 2760.5M
[03/09 17:33:16    481s] 
[03/09 17:33:16    481s] =============================================================================================
[03/09 17:33:16    481s]  Final TAT Report for place_opt_design #1                                       21.13-s100_1
[03/09 17:33:16    481s] =============================================================================================
[03/09 17:33:16    481s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 17:33:16    481s] ---------------------------------------------------------------------------------------------
[03/09 17:33:16    481s] [ InitOpt                ]      1   0:00:02.0  (   1.7 % )     0:00:05.3 /  0:00:09.0    1.7
[03/09 17:33:16    481s] [ WnsOpt                 ]      1   0:00:04.4  (   3.7 % )     0:00:05.0 /  0:00:11.1    2.2
[03/09 17:33:16    481s] [ GlobalOpt              ]      1   0:00:02.3  (   2.0 % )     0:00:02.3 /  0:00:03.7    1.6
[03/09 17:33:16    481s] [ DrvOpt                 ]      4   0:00:07.1  (   6.1 % )     0:00:07.7 /  0:00:15.9    2.1
[03/09 17:33:16    481s] [ SimplifyNetlist        ]      1   0:00:01.9  (   1.6 % )     0:00:01.9 /  0:00:02.1    1.1
[03/09 17:33:16    481s] [ SkewPreCTSReport       ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.8    2.5
[03/09 17:33:16    481s] [ AreaOpt                ]      2   0:00:08.0  (   6.9 % )     0:00:08.5 /  0:00:20.7    2.4
[03/09 17:33:16    481s] [ ViewPruning            ]      8   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.3    1.1
[03/09 17:33:16    481s] [ OptSummaryReport       ]      3   0:00:00.3  (   0.3 % )     0:00:04.7 /  0:00:06.9    1.5
[03/09 17:33:16    481s] [ DrvReport              ]      3   0:00:01.6  (   1.4 % )     0:00:01.6 /  0:00:00.9    0.6
[03/09 17:33:16    481s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    1.2
[03/09 17:33:16    481s] [ SlackTraversorInit     ]      5   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.7    1.5
[03/09 17:33:16    481s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 17:33:16    481s] [ PlacerInterfaceInit    ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.6    1.9
[03/09 17:33:16    481s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/09 17:33:16    481s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    2.4
[03/09 17:33:16    481s] [ GlobalPlace            ]      1   0:00:35.1  (  30.1 % )     0:00:35.1 /  0:02:29.1    4.3
[03/09 17:33:16    481s] [ IncrReplace            ]      1   0:00:43.0  (  37.0 % )     0:00:43.7 /  0:03:41.4    5.1
[03/09 17:33:16    481s] [ RefinePlace            ]      4   0:00:02.1  (   1.8 % )     0:00:02.1 /  0:00:03.5    1.6
[03/09 17:33:16    481s] [ EarlyGlobalRoute       ]      2   0:00:00.8  (   0.7 % )     0:00:00.8 /  0:00:02.1    2.7
[03/09 17:33:16    481s] [ ExtractRC              ]      3   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.5    1.1
[03/09 17:33:16    481s] [ TimingUpdate           ]      5   0:00:00.2  (   0.2 % )     0:00:03.4 /  0:00:08.9    2.6
[03/09 17:33:16    481s] [ FullDelayCalc          ]      3   0:00:03.7  (   3.2 % )     0:00:03.7 /  0:00:10.5    2.8
[03/09 17:33:16    481s] [ TimingReport           ]      3   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.5    3.0
[03/09 17:33:16    481s] [ GenerateReports        ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.9
[03/09 17:33:16    481s] [ MISC                   ]          0:00:01.5  (   1.3 % )     0:00:01.5 /  0:00:02.1    1.3
[03/09 17:33:16    481s] ---------------------------------------------------------------------------------------------
[03/09 17:33:16    481s]  place_opt_design #1 TOTAL          0:01:56.4  ( 100.0 % )     0:01:56.4 /  0:07:24.8    3.8
[03/09 17:33:16    481s] ---------------------------------------------------------------------------------------------
[03/09 17:33:16    481s] 
[03/09 17:33:16    481s] <CMD> setLayerPreference node_net -isVisible 0
[03/09 17:33:16    481s] <CMD> setLayerPreference clock -isVisible 1
[03/09 17:33:16    481s] <CMD> saveDesign placement
[03/09 17:33:16    481s] #% Begin save design ... (date=03/09 17:33:16, mem=1813.3M)
[03/09 17:33:16    481s] % Begin Save ccopt configuration ... (date=03/09 17:33:16, mem=1813.3M)
[03/09 17:33:16    481s] % End Save ccopt configuration ... (date=03/09 17:33:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1813.5M, current mem=1813.5M)
[03/09 17:33:16    481s] % Begin Save netlist data ... (date=03/09 17:33:16, mem=1813.5M)
[03/09 17:33:16    481s] Writing Binary DB to placement.dat.tmp/vbin/sha256.v.bin in multi-threaded mode...
[03/09 17:33:16    481s] % End Save netlist data ... (date=03/09 17:33:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1814.7M, current mem=1814.7M)
[03/09 17:33:16    481s] Saving symbol-table file in separate thread ...
[03/09 17:33:16    481s] Saving congestion map file in separate thread ...
[03/09 17:33:16    481s] Saving congestion map file placement.dat.tmp/sha256.route.congmap.gz ...
[03/09 17:33:16    481s] % Begin Save AAE data ... (date=03/09 17:33:16, mem=1815.1M)
[03/09 17:33:16    481s] Saving AAE Data ...
[03/09 17:33:16    481s] % End Save AAE data ... (date=03/09 17:33:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1815.1M, current mem=1815.1M)
[03/09 17:33:16    481s] Saving preference file placement.dat.tmp/gui.pref.tcl ...
[03/09 17:33:16    481s] Saving mode setting ...
[03/09 17:33:16    481s] Saving global file ...
[03/09 17:33:16    481s] Saving Drc markers ...
[03/09 17:33:17    481s] ... 882 markers are saved ...
[03/09 17:33:17    481s] ... 0 geometry drc markers are saved ...
[03/09 17:33:17    481s] ... 0 antenna drc markers are saved ...
[03/09 17:33:17    481s] Saving special route data file in separate thread ...
[03/09 17:33:17    481s] Saving PG file in separate thread ...
[03/09 17:33:17    481s] Saving placement file in separate thread ...
[03/09 17:33:17    481s] Saving route file in separate thread ...
[03/09 17:33:17    481s] Saving property file in separate thread ...
[03/09 17:33:17    481s] Saving PG file placement.dat.tmp/sha256.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Sun Mar  9 17:33:17 2025)
[03/09 17:33:17    481s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/09 17:33:17    481s] Saving property file placement.dat.tmp/sha256.prop
[03/09 17:33:17    481s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2827.6M) ***
[03/09 17:33:17    481s] Save Adaptive View Pruning View Names to Binary file
[03/09 17:33:17    481s] TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
[03/09 17:33:17    481s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2819.6M) ***
[03/09 17:33:17    481s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2819.6M) ***
[03/09 17:33:17    481s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:33:17    481s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:33:17    481s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2803.6M) ***
[03/09 17:33:17    481s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:33:17    481s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:33:17    481s] Saving rc congestion map placement.dat.tmp/sha256.congmap.gz ...
[03/09 17:33:17    481s] Saving preRoute extracted patterns in file 'placement.dat.tmp/sha256.techData.gz' ...
[03/09 17:33:17    481s] Saving preRoute extraction data in directory 'placement.dat.tmp/extraction/' ...
[03/09 17:33:17    481s] Checksum of RCGrid density data::120
[03/09 17:33:17    481s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:33:17    481s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:33:17    481s] % Begin Save power constraints data ... (date=03/09 17:33:17, mem=1816.9M)
[03/09 17:33:17    481s] % End Save power constraints data ... (date=03/09 17:33:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1816.9M, current mem=1816.9M)
[03/09 17:33:18    482s] Generated self-contained design placement.dat.tmp
[03/09 17:33:18    482s] #% End save design ... (date=03/09 17:33:18, total cpu=0:00:00.8, real=0:00:02.0, peak res=1818.1M, current mem=1818.1M)
[03/09 17:33:18    482s] *** Message Summary: 0 warning(s), 0 error(s)
[03/09 17:33:18    482s] 
[03/09 17:33:18    482s] <CMD> routeDesign
[03/09 17:33:18    482s] #% Begin routeDesign (date=03/09 17:33:18, mem=1818.1M)
[03/09 17:33:18    482s] ### Time Record (routeDesign) is installed.
[03/09 17:33:18    482s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1818.13 (MB), peak = 2211.60 (MB)
[03/09 17:33:18    482s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[03/09 17:33:18    482s] #**INFO: setDesignMode -flowEffort standard
[03/09 17:33:18    482s] #**INFO: setDesignMode -powerEffort none
[03/09 17:33:18    482s] **INFO: User settings:
[03/09 17:33:18    482s] setNanoRouteMode -extractThirdPartyCompatible  false
[03/09 17:33:18    482s] setNanoRouteMode -grouteExpTdStdDelay          5.5
[03/09 17:33:18    482s] setDesignMode -bottomRoutingLayer              2
[03/09 17:33:18    482s] setDesignMode -node                            N7
[03/09 17:33:18    482s] setDesignMode -process                         7
[03/09 17:33:18    482s] setDesignMode -topRoutingLayer                 7
[03/09 17:33:18    482s] setExtractRCMode -coupling_c_th                3
[03/09 17:33:18    482s] setExtractRCMode -engine                       preRoute
[03/09 17:33:18    482s] setExtractRCMode -relative_c_th                0.03
[03/09 17:33:18    482s] setExtractRCMode -total_c_th                   5
[03/09 17:33:18    482s] setDelayCalMode -enable_high_fanout            true
[03/09 17:33:18    482s] setDelayCalMode -engine                        aae
[03/09 17:33:18    482s] setDelayCalMode -ignoreNetLoad                 false
[03/09 17:33:18    482s] setDelayCalMode -socv_accuracy_mode            low
[03/09 17:33:18    482s] setSIMode -separate_delta_delay_on_data        true
[03/09 17:33:18    482s] 
[03/09 17:33:18    482s] #**INFO: multi-cut via swapping will be performed after routing.
[03/09 17:33:18    482s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/09 17:33:18    482s] OPERPROF: Starting checkPlace at level 1, MEM:2780.7M, EPOCH TIME: 1741512798.439911
[03/09 17:33:18    482s] z: 1, totalTracks: 0
[03/09 17:33:18    482s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:33:18    482s] z: 3, totalTracks: 1
[03/09 17:33:18    482s] z: 5, totalTracks: 1
[03/09 17:33:18    482s] z: 7, totalTracks: 1
[03/09 17:33:18    482s] #spOpts: N=7 dpt autoPA fgc alignH mxdDpt=1 pa7n fill1_ok mergeVia=T cut2cut 
[03/09 17:33:18    482s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 17:33:18    482s] OPERPROF:   Starting CceInit at level 2, MEM:2780.7M, EPOCH TIME: 1741512798.441733
[03/09 17:33:18    482s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.000, MEM:2780.7M, EPOCH TIME: 1741512798.441783
[03/09 17:33:18    482s] OPERPROF:   Starting FgcInit at level 2, MEM:2780.7M, EPOCH TIME: 1741512798.441821
[03/09 17:33:18    482s] OPERPROF:   Finished FgcInit at level 2, CPU:0.000, REAL:0.002, MEM:2780.7M, EPOCH TIME: 1741512798.443761
[03/09 17:33:18    482s] All LLGs are deleted
[03/09 17:33:18    482s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2780.7M, EPOCH TIME: 1741512798.453417
[03/09 17:33:18    482s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2780.7M, EPOCH TIME: 1741512798.453660
[03/09 17:33:18    482s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2780.7M, EPOCH TIME: 1741512798.454328
[03/09 17:33:18    482s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2908.8M, EPOCH TIME: 1741512798.457197
[03/09 17:33:18    482s] Core basic site is asap7sc7p5t
[03/09 17:33:18    482s] z: 1, totalTracks: 0
[03/09 17:33:18    482s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 17:33:18    482s] z: 3, totalTracks: 1
[03/09 17:33:18    482s] z: 5, totalTracks: 1
[03/09 17:33:18    482s] z: 7, totalTracks: 1
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell INVx6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 17:33:18    482s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 17:33:18    482s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 17:33:18    482s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 17:33:18    482s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 17:33:18    482s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2908.8M, EPOCH TIME: 1741512798.461036
[03/09 17:33:18    482s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:2916.8M, EPOCH TIME: 1741512798.466357
[03/09 17:33:18    482s] SiteArray: non-trimmed site array dimensions = 440 x 2208
[03/09 17:33:18    482s] SiteArray: use 4,055,040 bytes
[03/09 17:33:18    482s] SiteArray: current memory after site array memory allocation 2916.8M
[03/09 17:33:18    482s] SiteArray: FP blocked sites are writable
[03/09 17:33:18    482s] z: 9, totalTracks: 1
[03/09 17:33:18    482s] z: 1, totalTracks: 0
[03/09 17:33:18    482s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.022, MEM:2884.7M, EPOCH TIME: 1741512798.479331
[03/09 17:33:18    482s] 
[03/09 17:33:18    482s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 17:33:18    482s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.034, MEM:2788.7M, EPOCH TIME: 1741512798.488201
[03/09 17:33:18    482s] Begin checking placement ... (start mem=2780.7M, init mem=2788.7M)
[03/09 17:33:18    482s] Begin checking exclusive groups violation ...
[03/09 17:33:18    482s] There are 0 groups to check, max #box is 0, total #box is 0
[03/09 17:33:18    482s] Finished checking exclusive groups violations. Found 0 Vio.
[03/09 17:33:18    482s] 
[03/09 17:33:18    482s] Running CheckPlace using 8 threads!...
[03/09 17:33:18    482s] 
[03/09 17:33:18    482s] ...checkPlace MT is done!
[03/09 17:33:18    482s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2788.7M, EPOCH TIME: 1741512798.583933
[03/09 17:33:18    482s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:2788.7M, EPOCH TIME: 1741512798.590901
[03/09 17:33:18    482s] *info: Placed = 25867          (Fixed = 16720)
[03/09 17:33:18    482s] *info: Unplaced = 0           
[03/09 17:33:18    482s] Placement Density:10.02%(21937/218835)
[03/09 17:33:18    482s] Placement Density (including fixed std cells):13.12%(29738/226636)
[03/09 17:33:18    482s] All LLGs are deleted
[03/09 17:33:18    482s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2788.7M, EPOCH TIME: 1741512798.598482
[03/09 17:33:18    482s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.013, MEM:2788.7M, EPOCH TIME: 1741512798.611903
[03/09 17:33:18    482s] OPERPROF:   Starting FgcCleanup at level 2, MEM:2772.7M, EPOCH TIME: 1741512798.613290
[03/09 17:33:18    482s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:2772.7M, EPOCH TIME: 1741512798.613343
[03/09 17:33:18    482s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2772.7M)
[03/09 17:33:18    482s] OPERPROF: Finished checkPlace at level 1, CPU:0.380, REAL:0.174, MEM:2772.7M, EPOCH TIME: 1741512798.613506
[03/09 17:33:18    482s] Turning off fast DC mode.
[03/09 17:33:18    482s] 
[03/09 17:33:18    482s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/09 17:33:18    482s] *** Changed status on (0) nets in Clock.
[03/09 17:33:18    482s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2763.2M) ***
[03/09 17:33:18    482s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[03/09 17:33:18    482s] % Begin globalDetailRoute (date=03/09 17:33:18, mem=1709.9M)
[03/09 17:33:18    482s] 
[03/09 17:33:18    482s] globalDetailRoute
[03/09 17:33:18    482s] 
[03/09 17:33:18    482s] #Start globalDetailRoute on Sun Mar  9 17:33:18 2025
[03/09 17:33:18    482s] #
[03/09 17:33:18    482s] ### Time Record (globalDetailRoute) is installed.
[03/09 17:33:18    482s] ### Time Record (Pre Callback) is installed.
[03/09 17:33:18    482s] ### Time Record (Pre Callback) is uninstalled.
[03/09 17:33:18    482s] ### Time Record (DB Import) is installed.
[03/09 17:33:18    482s] ### Time Record (Timing Data Generation) is installed.
[03/09 17:33:18    482s] #Generating timing data, please wait...
[03/09 17:33:18    482s] #9238 total nets, 9194 already routed, 9194 will ignore in trialRoute
[03/09 17:33:18    482s] ### run_trial_route starts on Sun Mar  9 17:33:18 2025 with memory = 1710.05 (MB), peak = 2211.60 (MB)
[03/09 17:33:18    482s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB
[03/09 17:33:18    482s] ### dump_timing_file starts on Sun Mar  9 17:33:18 2025 with memory = 1715.36 (MB), peak = 2211.60 (MB)
[03/09 17:33:19    482s] ### extractRC starts on Sun Mar  9 17:33:19 2025 with memory = 1708.05 (MB), peak = 2211.60 (MB)
[03/09 17:33:19    483s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 17:33:19    483s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB
[03/09 17:33:19    483s] ### view view_tc is active and enabled.
[03/09 17:33:19    483s] 0 out of 1 active views are pruned
[03/09 17:33:19    483s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.72 (MB), peak = 2211.60 (MB)
[03/09 17:33:19    483s] ### generate_timing_data starts on Sun Mar  9 17:33:19 2025 with memory = 1701.73 (MB), peak = 2211.60 (MB)
[03/09 17:33:19    483s] #Reporting timing...
[03/09 17:33:19    483s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[03/09 17:33:19    484s] ### report_timing starts on Sun Mar  9 17:33:19 2025 with memory = 1852.45 (MB), peak = 2211.60 (MB)
[03/09 17:33:22    488s] ### report_timing cpu:00:00:04, real:00:00:03, mem:1.8 GB, peak:2.2 GB --1.53 [8]--
[03/09 17:33:22    488s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1.000, clk period 0.700 (ns)
[03/09 17:33:22    488s] #Stage 1: cpu time = 00:00:05, elapsed time = 00:00:03, memory = 1858.79 (MB), peak = 2211.60 (MB)
[03/09 17:33:22    488s] #Library Standard Delay: 5.50ps
[03/09 17:33:22    488s] #Slack threshold: 11.00ps
[03/09 17:33:22    488s] ### generate_net_cdm_timing starts on Sun Mar  9 17:33:22 2025 with memory = 1858.79 (MB), peak = 2211.60 (MB)
[03/09 17:33:22    488s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.2 GB --2.19 [8]--
[03/09 17:33:22    488s] #*** Analyzed 61 timing critical paths, and collected 40.
[03/09 17:33:22    489s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1859.64 (MB), peak = 2211.60 (MB)
[03/09 17:33:22    489s] ### Use bna from skp: 0
[03/09 17:33:22    489s] 
[03/09 17:33:22    489s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/09 17:33:22    489s] TLC MultiMap info (StdDelay):
[03/09 17:33:22    489s]   : delay_tc + tc + 1 + no RcCorner := 3.9ps
[03/09 17:33:22    489s]   : delay_tc + tc + 1 + rc_typ_25 := 5.5ps
[03/09 17:33:22    489s]  Setting StdDelay to: 5.5ps
[03/09 17:33:22    489s] 
[03/09 17:33:22    489s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/09 17:33:22    489s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 17:33:23    489s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1883.58 (MB), peak = 2211.60 (MB)
[03/09 17:33:23    489s] #Default setup view is reset to view_tc.
[03/09 17:33:23    489s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1883.59 (MB), peak = 2211.60 (MB)
[03/09 17:33:23    489s] ### generate_timing_data cpu:00:00:07, real:00:00:04, mem:1.8 GB, peak:2.2 GB --1.56 [8]--
[03/09 17:33:23    489s] #Current view: view_tc 
[03/09 17:33:23    489s] #Current enabled view: view_tc 
[03/09 17:33:23    490s] #Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:05, memory = 1883.20 (MB), peak = 2211.60 (MB)
[03/09 17:33:23    490s] ### dump_timing_file cpu:00:00:08, real:00:00:05, mem:1.8 GB, peak:2.2 GB --1.63 [8]--
[03/09 17:33:23    490s] #Done generating timing data.
[03/09 17:33:23    490s] ### Time Record (Timing Data Generation) is uninstalled.
[03/09 17:33:23    490s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[03/09 17:33:23    490s] ### Net info: total nets: 9278
[03/09 17:33:23    490s] ### Net info: dirty nets: 52
[03/09 17:33:23    490s] ### Net info: marked as disconnected nets: 0
[03/09 17:33:23    490s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/09 17:33:23    491s] #num needed restored net=0
[03/09 17:33:23    491s] #need_extraction net=0 (total=9278)
[03/09 17:33:23    491s] ### Net info: fully routed nets: 0
[03/09 17:33:23    491s] ### Net info: trivial (< 2 pins) nets: 84
[03/09 17:33:23    491s] ### Net info: unrouted nets: 9194
[03/09 17:33:23    491s] ### Net info: re-extraction nets: 0
[03/09 17:33:23    491s] ### Net info: ignored nets: 0
[03/09 17:33:23    491s] ### Net info: skip routing nets: 0
[03/09 17:33:23    491s] ### import design signature (8): route=1768673948 fixed_route=1768673948 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1769733205 dirty_area=0 del_dirty_area=0 cell=2061273967 placement=659236281 pin_access=1 inst_pattern=1
[03/09 17:33:23    491s] ### Time Record (DB Import) is uninstalled.
[03/09 17:33:23    491s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[03/09 17:33:23    491s] #RTESIG:78da95974d8fd330108639f32b2cef1e8ad416cf78fc912b88230b5ab15cab40dc6e4493
[03/09 17:33:23    491s] #       a27c20edbf670ad26aa942ed89724a9ebc7e3d19cfd837b75f3fdc2b8db005bb19c1981d
[03/09 17:33:23    491s] #       a8bb7b44c3f7c60099b7083b7ef5f04ebfbeb9fdf4f98b756a1ae6a456df4ea7e35a354f
[03/09 17:33:23    491s] #       7dddb5df5593f6f57c9cd498a6a9ed0f6ffec22e0ae058297d17b45a8dd3c04fd76a1ed3
[03/09 17:33:23    491s] #       70c180330245a420a15d5046adda7e4a873464696f94aee7e9c486533f7779de297d36f3
[03/09 17:33:23    491s] #       6282992f2a54fbfa3816dab786647814fab104a2011c08826f1d49ed04492ad8e8a5fa51
[03/09 17:33:23    491s] #       923c64ac24384412f3e441444b434951a41f3973c61fedcf1d8b77bbd41cca47726084de
[03/09 17:33:23    491s] #       1c486a88f395543f90443ff02afe0802f520f5234a3beff1b90a4d69e8ebe169fd3f9485
[03/09 17:33:23    491s] #       75c7cfdbf7f374bdca06a8041e2a12d1f1a24c2d8c5f45c93f07235a4c60c2bf7e97da0c
[03/09 17:33:23    491s] #       5f12494092e195082799192e8cb1b88f318e127544afccd638c3975aed8fa77a5a0e2172
[03/09 17:33:23    491s] #       abd68fede131d3d1d1950a469bcd1cb08492c95bd6c4729cb87c652d101a452f349719ab
[03/09 17:33:23    491s] #       366878de263b6fe2f5e58a40eeb8b07505a08f0a8b142f1ac32253610143058ccb32ce52
[03/09 17:33:23    491s] #       01e3f30c47ca9544caf990170b319f148ecb9eee52d3ce5d6e875b102b6f45f526049064
[03/09 17:33:23    491s] #       7908be68e54610b988bc2e3416374288e77dcc38d57d530fcdf32e7bd1c8796fdd9ffa74
[03/09 17:33:23    491s] #       9daaacd2bfca7b37542869437c64b2223c66f31de17cc8b8fe179881021d2a60787ff027
[03/09 17:33:23    491s] #       8fcb4f28e75653fecdabdfa4d594ac
[03/09 17:33:23    491s] #
[03/09 17:33:24    491s] ### Time Record (Data Preparation) is installed.
[03/09 17:33:24    491s] #RTESIG:78da95974d8fd330108639f32b2cef1e8ad4168f3dfeba8238b2a015cbb50ac4ed463429
[03/09 17:33:24    491s] #       4a1ca4fdf74c415a2d55a83d514fe993d7af27f3e1dcdc7efd702fa4862d98cd044aed40
[03/09 17:33:24    491s] #       dcdd6bade8b75180eaad861dfdf5f04ebebeb9fdf4f98bb1228f7312ab6fa7d3712ddaa7
[03/09 17:33:24    491s] #       a1e9bbefa24dfb663e6631a59cbbe1f0e62f6c03030e51c83b2fc56aca23dd5d8b794ae3
[03/09 17:33:24    491s] #       0503563114357a0e6dbd5062d50d391dd258a49d12b299f3890ca761eecbbc15f26ce6c5
[03/09 17:33:24    491s] #       060b4f442df6cd71aab46f14f2f0c0f46310580b586004df58e4daf19c5430c171f50327
[03/09 17:33:24    491s] #       7950194e701039e6d1018be68612034b3f50e64c3fba9f3b12ef77a93dd4af644131bd59
[03/09 17:33:24    491s] #       e0f410eb2257df2347df53157f0486bae7fa61a59d73fab90be5340ecdf8b4fe1f4ac2b2
[03/09 17:33:24    491s] #       a7fbddfb395fefb21e22c34344161d2edad4c2fa3170de3928563181f2fffa5d1a337471
[03/09 17:33:24    491s] #       2441230f8f2c1c7966a83186ea3946b8e6a86bed84da2aabe812abfdf1d4e4e5106a1ad5
[03/09 17:33:24    491s] #       f2b13b3c1626bab6b582c11433070c6acee60d69ea7a1ca97d152da056025f682e33466c
[03/09 17:33:24    491s] #       b4a27dabe2be91eacb56813471616b2b401784ae52bc180c8b4cd4150c5630b6c8588315
[03/09 17:33:24    491s] #       8c2b3314295b1329eb7c59cc877252586a7bb24f6d37f7a5136e45ac9c61f51bef8193e5
[03/09 17:33:24    491s] #       debbaaca0dc07211a82ea4ae1e8410cee798293743db8cedf3297bd1c8f96c3d9c86749d
[03/09 17:33:24    491s] #       8a46c85ff5b31ba2a289f9e7cd16021135675ed1b79561e1a158181ace5f23d75d120315
[03/09 17:33:24    491s] #       3a58c12c84a5b087f34caa7fe6d56f0892a161
[03/09 17:33:24    491s] #
[03/09 17:33:24    491s] ### Time Record (Data Preparation) is uninstalled.
[03/09 17:33:24    491s] ### Time Record (Global Routing) is installed.
[03/09 17:33:24    491s] ### Time Record (Global Routing) is uninstalled.
[03/09 17:33:24    491s] ### Time Record (Data Preparation) is installed.
[03/09 17:33:24    491s] #Start routing data preparation on Sun Mar  9 17:33:24 2025
[03/09 17:33:24    491s] #
[03/09 17:33:24    491s] #Minimum voltage of a net in the design = 0.000.
[03/09 17:33:24    491s] #Maximum voltage of a net in the design = 0.700.
[03/09 17:33:24    491s] #Voltage range [0.000 - 0.700] has 9275 nets.
[03/09 17:33:24    491s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/09 17:33:24    491s] #Voltage range [0.700 - 0.700] has 1 net.
[03/09 17:33:24    491s] #Build and mark too close pins for the same net.
[03/09 17:33:24    491s] ### Time Record (Cell Pin Access) is installed.
[03/09 17:33:24    491s] #Rebuild pin access data for design.
[03/09 17:33:24    491s] #Initial pin access analysis.
[03/09 17:33:24    491s] #Detail pin access analysis.
[03/09 17:33:24    491s] ### Time Record (Cell Pin Access) is uninstalled.
[03/09 17:33:24    491s] #WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
[03/09 17:33:24    491s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[03/09 17:33:24    491s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[03/09 17:33:24    491s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[03/09 17:33:24    491s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[03/09 17:33:24    491s] # M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
[03/09 17:33:24    491s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[03/09 17:33:24    491s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[03/09 17:33:24    491s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[03/09 17:33:24    491s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[03/09 17:33:24    491s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[03/09 17:33:24    491s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[03/09 17:33:24    491s] # Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
[03/09 17:33:24    491s] #WARNING (NRDB-2322) There are no valid layer for shielding.
[03/09 17:33:24    491s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1902.48 (MB), peak = 2211.60 (MB)
[03/09 17:33:24    491s] #Regenerating Ggrids automatically.
[03/09 17:33:24    491s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[03/09 17:33:24    491s] #Using automatically generated G-grids.
[03/09 17:33:24    491s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/09 17:33:24    491s] #Done routing data preparation.
[03/09 17:33:24    491s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1906.11 (MB), peak = 2211.60 (MB)
[03/09 17:33:24    491s] ### Time Record (Data Preparation) is uninstalled.
[03/09 17:33:24    491s] #Start instance access analysis using 8 threads...
[03/09 17:33:24    491s] #Set layer M2 to be advanced pin access layer.
[03/09 17:33:24    491s] ### Time Record (Instance Pin Access) is installed.
[03/09 17:33:24    492s] #0 instance pins are hard to access
[03/09 17:33:24    492s] #Instance access analysis statistics:
[03/09 17:33:24    492s] #Cpu time = 00:00:00
[03/09 17:33:24    492s] #Elapsed time = 00:00:00
[03/09 17:33:24    492s] #Increased memory = -4.62 (MB)
[03/09 17:33:24    492s] #Total memory = 1901.49 (MB)
[03/09 17:33:24    492s] #Peak memory = 2211.60 (MB)
[03/09 17:33:24    492s] ### Time Record (Instance Pin Access) is uninstalled.
[03/09 17:33:24    492s] #
[03/09 17:33:24    492s] #Summary of active signal nets routing constraints set by OPT:
[03/09 17:33:24    492s] #	preferred routing layers      : 15
[03/09 17:33:24    492s] #	(M4)14 (M6)1 
[03/09 17:33:24    492s] #	preferred routing layer effort: 0
[03/09 17:33:24    492s] #	preferred extra space         : 0
[03/09 17:33:24    492s] #	preferred multi-cut via       : 0
[03/09 17:33:24    492s] #	avoid detour                  : 0
[03/09 17:33:24    492s] #	expansion ratio               : 15
[03/09 17:33:24    492s] #	net priority                  : 15
[03/09 17:33:24    492s] #	s2s control                   : 0
[03/09 17:33:24    492s] #	avoid chaining                : 0
[03/09 17:33:24    492s] #	inst-based stacking via       : 0
[03/09 17:33:24    492s] #
[03/09 17:33:24    492s] #Summary of active signal nets routing constraints set by USER:
[03/09 17:33:24    492s] #	preferred routing layers      : 0
[03/09 17:33:24    492s] #	preferred routing layer effort     : 0
[03/09 17:33:24    492s] #	preferred extra space              : 0
[03/09 17:33:24    492s] #	preferred multi-cut via            : 0
[03/09 17:33:24    492s] #	avoid detour                       : 0
[03/09 17:33:24    492s] #	net weight                         : 0
[03/09 17:33:24    492s] #	avoid chaining                     : 0
[03/09 17:33:24    492s] #	cell-based stacking via (required) : 0
[03/09 17:33:24    492s] #	cell-based stacking via (optional) : 0
[03/09 17:33:24    492s] #
[03/09 17:33:24    492s] #Start timing driven prevention iteration...
[03/09 17:33:24    492s] ### td_prevention_read_timing_data starts on Sun Mar  9 17:33:24 2025 with memory = 1901.50 (MB), peak = 2211.60 (MB)
[03/09 17:33:24    492s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:24    492s] #Setup timing driven global route constraints on 70 nets
[03/09 17:33:24    492s] #    Honor OPT layer assignment for 15 nets.
[03/09 17:33:24    492s] #    Honor USER layer assignment for 0 nets.
[03/09 17:33:24    492s] #    Remove OPT layer assignment for 0 nets.
[03/09 17:33:24    492s] #    Remove USER layer assignment for 0 nets.
[03/09 17:33:24    492s] #layer   M2: Res =   16.9556 (ohm/um), Cap =   0.04858 (ff/um), RC =    0.8237
[03/09 17:33:24    492s] #layer   M3: Res =   16.9556 (ohm/um), Cap = 0.0472049 (ff/um), RC =  0.800385
[03/09 17:33:24    492s] #layer   M4: Res =   11.7444 (ohm/um), Cap = 0.0426554 (ff/um), RC =  0.500964
[03/09 17:33:24    492s] #layer   M5: Res =   10.2737 (ohm/um), Cap = 0.0494472 (ff/um), RC =  0.508004
[03/09 17:33:24    492s] #layer   M6: Res =   7.25985 (ohm/um), Cap = 0.0491309 (ff/um), RC =  0.356683
[03/09 17:33:24    492s] #layer   M7: Res =   6.77064 (ohm/um), Cap = 0.0554216 (ff/um), RC =   0.37524
[03/09 17:33:24    492s] #Metal stack 1: M2 (2) - M3 (3)
[03/09 17:33:24    492s] #Metal stack 2: M4 (4) - M7 (7)
[03/09 17:33:24    492s] #Prevention stack gain threshold: Min=0.2 ps, 1-stack=5.5 ps
[03/09 17:33:27    494s] #3 nets (306.512 um) assigned to layer M4
[03/09 17:33:27    494s] #0 inserted nodes are removed
[03/09 17:33:27    494s] ### Time Record (Data Preparation) is installed.
[03/09 17:33:27    494s] ### Time Record (Data Preparation) is uninstalled.
[03/09 17:33:27    494s] #    Honor OPT extra spacing for 0 nets.
[03/09 17:33:27    494s] #    Honor USER extra spacing for 0 nets.
[03/09 17:33:27    494s] #    Remove OPT extra spacing for 0 nets.
[03/09 17:33:27    494s] #    Remove USER extra spacing for 0 nets.
[03/09 17:33:27    494s] #45 critical nets are selected for extra spacing.
[03/09 17:33:27    494s] #    Honor OPT detour control for 0 nets.
[03/09 17:33:27    494s] #    Honor USER detour control for 0 nets.
[03/09 17:33:27    494s] #    Remove OPT detour control for 0 nets.
[03/09 17:33:27    494s] #    Remove USER detour control for 0 nets.
[03/09 17:33:27    494s] #48 critical nets are selected for detour control.
[03/09 17:33:27    494s] #
[03/09 17:33:27    494s] #----------------------------------------------------
[03/09 17:33:27    494s] # Summary of active signal nets routing constraints
[03/09 17:33:27    494s] #+--------------------------+-----------+
[03/09 17:33:27    494s] #| Avoid Detour             |        48 |
[03/09 17:33:27    494s] #| Max Expansion Ratio      |        15 |
[03/09 17:33:27    494s] #| Prefer Extra Space       |        45 |
[03/09 17:33:27    494s] #| Preferred Layer Effort   |        18 |
[03/09 17:33:27    494s] #+--------------------------+-----------+
[03/09 17:33:27    494s] #  Bottom Preferred Layer
[03/09 17:33:27    494s] #+----------------+----------+-----------+
[03/09 17:33:27    494s] #|      Layer     | OPT_LA   | TDGR_PREV |
[03/09 17:33:27    494s] #+----------------+----------+-----------+
[03/09 17:33:27    494s] #| M4 (4)         |       14 |         3 |
[03/09 17:33:27    494s] #| M6 (6)         |        1 |         0 |
[03/09 17:33:27    494s] #+----------------+----------+-----------+
[03/09 17:33:27    494s] #
[03/09 17:33:27    494s] #----------------------------------------------------
[03/09 17:33:27    494s] #Done timing-driven prevention
[03/09 17:33:27    494s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1913.46 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    494s] #Total number of trivial nets (e.g. < 2 pins) = 84 (skipped).
[03/09 17:33:27    494s] #Total number of routable nets = 9194.
[03/09 17:33:27    494s] #Total number of nets in the design = 9278.
[03/09 17:33:27    494s] #9194 routable nets do not have any wires.
[03/09 17:33:27    494s] #9194 nets will be global routed.
[03/09 17:33:27    494s] #63 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 17:33:27    494s] #Using multithreading with 8 threads.
[03/09 17:33:27    494s] ### Time Record (Data Preparation) is installed.
[03/09 17:33:27    494s] #
[03/09 17:33:27    494s] #Finished routing data preparation on Sun Mar  9 17:33:27 2025
[03/09 17:33:27    494s] #
[03/09 17:33:27    494s] #Cpu time = 00:00:00
[03/09 17:33:27    494s] #Elapsed time = 00:00:00
[03/09 17:33:27    494s] #Increased memory = 0.02 (MB)
[03/09 17:33:27    494s] #Total memory = 1913.77 (MB)
[03/09 17:33:27    494s] #Peak memory = 2211.60 (MB)
[03/09 17:33:27    494s] #
[03/09 17:33:27    494s] ### Time Record (Data Preparation) is uninstalled.
[03/09 17:33:27    494s] ### Time Record (Global Routing) is installed.
[03/09 17:33:27    494s] #
[03/09 17:33:27    494s] #Start global routing on Sun Mar  9 17:33:27 2025
[03/09 17:33:27    494s] #
[03/09 17:33:27    494s] #
[03/09 17:33:27    494s] #Start global routing initialization on Sun Mar  9 17:33:27 2025
[03/09 17:33:27    494s] #
[03/09 17:33:27    494s] #Number of eco nets is 0
[03/09 17:33:27    494s] #
[03/09 17:33:27    494s] #Start global routing data preparation on Sun Mar  9 17:33:27 2025
[03/09 17:33:27    494s] #
[03/09 17:33:27    494s] ### build_merged_routing_blockage_rect_list starts on Sun Mar  9 17:33:27 2025 with memory = 1913.78 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    494s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:27    494s] #Start routing resource analysis on Sun Mar  9 17:33:27 2025
[03/09 17:33:27    494s] #
[03/09 17:33:27    494s] ### init_is_bin_blocked starts on Sun Mar  9 17:33:27 2025 with memory = 1913.78 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    494s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:27    494s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Mar  9 17:33:27 2025 with memory = 1919.47 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --5.89 [8]--
[03/09 17:33:27    495s] ### adjust_flow_cap starts on Sun Mar  9 17:33:27 2025 with memory = 1922.73 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.57 [8]--
[03/09 17:33:27    495s] ### adjust_flow_per_partial_route_obs starts on Sun Mar  9 17:33:27 2025 with memory = 1923.97 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:27    495s] ### set_via_blocked starts on Sun Mar  9 17:33:27 2025 with memory = 1923.97 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.61 [8]--
[03/09 17:33:27    495s] ### copy_flow starts on Sun Mar  9 17:33:27 2025 with memory = 1923.97 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --3.11 [8]--
[03/09 17:33:27    495s] #Routing resource analysis is done on Sun Mar  9 17:33:27 2025
[03/09 17:33:27    495s] #
[03/09 17:33:27    495s] ### report_flow_cap starts on Sun Mar  9 17:33:27 2025 with memory = 1919.60 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] #  Resource Analysis:
[03/09 17:33:27    495s] #
[03/09 17:33:27    495s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/09 17:33:27    495s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/09 17:33:27    495s] #  --------------------------------------------------------------
[03/09 17:33:27    495s] #  M2             H        2628         535       51302     0.22%
[03/09 17:33:27    495s] #  M3             V        2736         664       51302    16.16%
[03/09 17:33:27    495s] #  M4             H        2253         231       51302     0.00%
[03/09 17:33:27    495s] #  M5             V        2247          19       51302     0.17%
[03/09 17:33:27    495s] #  M6             H        1088          42       51302     3.19%
[03/09 17:33:27    495s] #  M7             V        1104          30       51302     2.62%
[03/09 17:33:27    495s] #  --------------------------------------------------------------
[03/09 17:33:27    495s] #  Total                  12057       8.81%      307812     3.73%
[03/09 17:33:27    495s] #
[03/09 17:33:27    495s] #  45 nets (0.49%) with 1 preferred extra spacing.
[03/09 17:33:27    495s] #
[03/09 17:33:27    495s] #
[03/09 17:33:27    495s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.26 [8]--
[03/09 17:33:27    495s] ### analyze_m2_tracks starts on Sun Mar  9 17:33:27 2025 with memory = 1919.60 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:27    495s] ### report_initial_resource starts on Sun Mar  9 17:33:27 2025 with memory = 1919.60 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:27    495s] ### mark_pg_pins_accessibility starts on Sun Mar  9 17:33:27 2025 with memory = 1919.60 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:27    495s] ### set_net_region starts on Sun Mar  9 17:33:27 2025 with memory = 1919.60 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:27    495s] #
[03/09 17:33:27    495s] #Global routing data preparation is done on Sun Mar  9 17:33:27 2025
[03/09 17:33:27    495s] #
[03/09 17:33:27    495s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1919.60 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] #
[03/09 17:33:27    495s] ### prepare_level starts on Sun Mar  9 17:33:27 2025 with memory = 1919.61 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### init level 1 starts on Sun Mar  9 17:33:27 2025 with memory = 1919.61 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:27    495s] ### Level 1 hgrid = 227 X 226
[03/09 17:33:27    495s] ### init level 2 starts on Sun Mar  9 17:33:27 2025 with memory = 1919.61 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.12 [8]--
[03/09 17:33:27    495s] ### Level 2 hgrid = 57 X 57  (large_net only)
[03/09 17:33:27    495s] ### init level 3 starts on Sun Mar  9 17:33:27 2025 with memory = 1920.60 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.42 [8]--
[03/09 17:33:27    495s] ### Level 3 hgrid = 15 X 15  (large_net only)
[03/09 17:33:27    495s] ### prepare_level_flow starts on Sun Mar  9 17:33:27 2025 with memory = 1920.60 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### init_flow_edge starts on Sun Mar  9 17:33:27 2025 with memory = 1920.60 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --3.11 [8]--
[03/09 17:33:27    495s] ### init_flow_edge starts on Sun Mar  9 17:33:27 2025 with memory = 1920.60 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.70 [8]--
[03/09 17:33:27    495s] ### init_flow_edge starts on Sun Mar  9 17:33:27 2025 with memory = 1920.60 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.31 [8]--
[03/09 17:33:27    495s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.29 [8]--
[03/09 17:33:27    495s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.06 [8]--
[03/09 17:33:27    495s] #
[03/09 17:33:27    495s] #Global routing initialization is done on Sun Mar  9 17:33:27 2025
[03/09 17:33:27    495s] #
[03/09 17:33:27    495s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1920.60 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] #
[03/09 17:33:27    495s] ### routing large nets 
[03/09 17:33:27    495s] #start global routing iteration 1...
[03/09 17:33:27    495s] ### init_flow_edge starts on Sun Mar  9 17:33:27 2025 with memory = 1920.62 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    495s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.25 [8]--
[03/09 17:33:27    495s] ### routing at level 3 (topmost level) iter 0
[03/09 17:33:27    495s] ### Uniform Hboxes (4x4)
[03/09 17:33:27    495s] ### routing at level 2 iter 0 for 0 hboxes
[03/09 17:33:27    495s] ### Uniform Hboxes (14x14)
[03/09 17:33:27    495s] ### routing at level 1 iter 0 for 0 hboxes
[03/09 17:33:27    496s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1932.40 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    496s] #
[03/09 17:33:27    496s] #Route nets in 1/2 round...
[03/09 17:33:27    496s] #start global routing iteration 2...
[03/09 17:33:27    496s] ### init_flow_edge starts on Sun Mar  9 17:33:27 2025 with memory = 1932.42 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    496s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.39 [8]--
[03/09 17:33:27    496s] ### cal_flow starts on Sun Mar  9 17:33:27 2025 with memory = 1932.84 (MB), peak = 2211.60 (MB)
[03/09 17:33:27    496s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:27    496s] ### routing at level 1 (topmost level) iter 0
[03/09 17:33:28    496s] ### measure_qor starts on Sun Mar  9 17:33:28 2025 with memory = 1935.49 (MB), peak = 2211.60 (MB)
[03/09 17:33:28    496s] ### measure_congestion starts on Sun Mar  9 17:33:28 2025 with memory = 1935.50 (MB), peak = 2211.60 (MB)
[03/09 17:33:28    496s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:28    496s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.54 [8]--
[03/09 17:33:28    496s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1934.01 (MB), peak = 2211.60 (MB)
[03/09 17:33:28    496s] #
[03/09 17:33:28    496s] #start global routing iteration 3...
[03/09 17:33:28    496s] ### routing at level 1 (topmost level) iter 1
[03/09 17:33:28    496s] ### measure_qor starts on Sun Mar  9 17:33:28 2025 with memory = 1934.52 (MB), peak = 2211.60 (MB)
[03/09 17:33:28    496s] ### measure_congestion starts on Sun Mar  9 17:33:28 2025 with memory = 1934.52 (MB), peak = 2211.60 (MB)
[03/09 17:33:28    496s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:28    496s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.49 [8]--
[03/09 17:33:28    496s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1934.01 (MB), peak = 2211.60 (MB)
[03/09 17:33:28    496s] #
[03/09 17:33:28    496s] #Route nets in 2/2 round...
[03/09 17:33:28    496s] #start global routing iteration 4...
[03/09 17:33:28    496s] ### init_flow_edge starts on Sun Mar  9 17:33:28 2025 with memory = 1934.01 (MB), peak = 2211.60 (MB)
[03/09 17:33:28    496s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.68 [8]--
[03/09 17:33:28    496s] ### cal_flow starts on Sun Mar  9 17:33:28 2025 with memory = 1934.09 (MB), peak = 2211.60 (MB)
[03/09 17:33:28    496s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:28    496s] ### routing at level 1 (topmost level) iter 0
[03/09 17:33:41    509s] ### measure_qor starts on Sun Mar  9 17:33:41 2025 with memory = 1945.94 (MB), peak = 2211.60 (MB)
[03/09 17:33:41    509s] ### measure_congestion starts on Sun Mar  9 17:33:41 2025 with memory = 1945.94 (MB), peak = 2211.60 (MB)
[03/09 17:33:41    509s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:41    509s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.44 [8]--
[03/09 17:33:41    509s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1940.93 (MB), peak = 2211.60 (MB)
[03/09 17:33:41    509s] #
[03/09 17:33:41    509s] #start global routing iteration 5...
[03/09 17:33:41    509s] ### routing at level 1 (topmost level) iter 1
[03/09 17:33:46    514s] ### measure_qor starts on Sun Mar  9 17:33:46 2025 with memory = 1946.81 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    514s] ### measure_congestion starts on Sun Mar  9 17:33:46 2025 with memory = 1946.81 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    514s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:46    514s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.38 [8]--
[03/09 17:33:46    514s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1943.75 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    514s] #
[03/09 17:33:46    514s] ### route_end starts on Sun Mar  9 17:33:46 2025 with memory = 1943.75 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    514s] #
[03/09 17:33:46    514s] #Total number of trivial nets (e.g. < 2 pins) = 84 (skipped).
[03/09 17:33:46    514s] #Total number of routable nets = 9194.
[03/09 17:33:46    514s] #Total number of nets in the design = 9278.
[03/09 17:33:46    514s] #
[03/09 17:33:46    514s] #9194 routable nets have routed wires.
[03/09 17:33:46    514s] #63 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 17:33:46    514s] #
[03/09 17:33:46    514s] #Routed nets constraints summary:
[03/09 17:33:46    514s] #----------------------------------------------------------------------------------------------
[03/09 17:33:46    514s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
[03/09 17:33:46    514s] #----------------------------------------------------------------------------------------------
[03/09 17:33:46    514s] #      Default                 45           18                15              3            9131  
[03/09 17:33:46    514s] #----------------------------------------------------------------------------------------------
[03/09 17:33:46    514s] #        Total                 45           18                15              3            9131  
[03/09 17:33:46    514s] #----------------------------------------------------------------------------------------------
[03/09 17:33:46    514s] #
[03/09 17:33:46    514s] #Routing constraints summary of the whole design:
[03/09 17:33:46    514s] #----------------------------------------------------------------------------------------------
[03/09 17:33:46    514s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
[03/09 17:33:46    514s] #----------------------------------------------------------------------------------------------
[03/09 17:33:46    514s] #      Default                 45           18                15              3            9131  
[03/09 17:33:46    514s] #----------------------------------------------------------------------------------------------
[03/09 17:33:46    514s] #        Total                 45           18                15              3            9131  
[03/09 17:33:46    514s] #----------------------------------------------------------------------------------------------
[03/09 17:33:46    514s] #
[03/09 17:33:46    514s] ### adjust_flow_per_partial_route_obs starts on Sun Mar  9 17:33:46 2025 with memory = 1943.89 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    514s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.02 [8]--
[03/09 17:33:46    514s] ### cal_base_flow starts on Sun Mar  9 17:33:46 2025 with memory = 1943.89 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    514s] ### init_flow_edge starts on Sun Mar  9 17:33:46 2025 with memory = 1943.89 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    514s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.37 [8]--
[03/09 17:33:46    514s] ### cal_flow starts on Sun Mar  9 17:33:46 2025 with memory = 1943.89 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    514s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:46    514s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.08 [8]--
[03/09 17:33:46    514s] ### report_overcon starts on Sun Mar  9 17:33:46 2025 with memory = 1943.89 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    514s] #
[03/09 17:33:46    514s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/09 17:33:46    514s] #
[03/09 17:33:46    514s] #                 OverCon       OverCon          
[03/09 17:33:46    514s] #                  #Gcell        #Gcell    %Gcell
[03/09 17:33:46    514s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[03/09 17:33:46    514s] #  ------------------------------------------------------------
[03/09 17:33:46    514s] #  M2           54(0.11%)      9(0.02%)   (0.12%)     0.22  
[03/09 17:33:46    514s] #  M3            0(0.00%)      0(0.00%)   (0.00%)     0.06  
[03/09 17:33:46    514s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.08  
[03/09 17:33:46    514s] #  M5            0(0.00%)      0(0.00%)   (0.00%)     0.06  
[03/09 17:33:46    514s] #  M6            0(0.00%)      0(0.00%)   (0.00%)     0.05  
[03/09 17:33:46    514s] #  M7            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/09 17:33:46    514s] #  ------------------------------------------------------------
[03/09 17:33:46    514s] #     Total     54(0.02%)      9(0.00%)   (0.02%)
[03/09 17:33:46    514s] #
[03/09 17:33:46    514s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/09 17:33:46    514s] #  Overflow after GR: 0.02% H + 0.00% V
[03/09 17:33:46    514s] #
[03/09 17:33:46    514s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --0.95 [8]--
[03/09 17:33:46    514s] ### cal_base_flow starts on Sun Mar  9 17:33:46 2025 with memory = 1943.90 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    514s] ### init_flow_edge starts on Sun Mar  9 17:33:46 2025 with memory = 1943.90 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    514s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.69 [8]--
[03/09 17:33:46    514s] ### cal_flow starts on Sun Mar  9 17:33:46 2025 with memory = 1943.90 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    514s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:46    514s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.09 [8]--
[03/09 17:33:46    514s] ### generate_cong_map_content starts on Sun Mar  9 17:33:46 2025 with memory = 1943.90 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    514s] ### Sync with Inovus CongMap starts on Sun Mar  9 17:33:46 2025 with memory = 1944.69 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    514s] #Hotspot report including placement blocked areas
[03/09 17:33:46    514s] OPERPROF: Starting HotSpotCal at level 1, MEM:2959.2M, EPOCH TIME: 1741512826.581257
[03/09 17:33:46    514s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/09 17:33:46    514s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[03/09 17:33:46    514s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/09 17:33:46    514s] [hotspot] |   M1(V)    |      10368.78 |      10770.89 |     8.64     4.32   479.52   479.52 |
[03/09 17:33:46    514s] [hotspot] |   M2(H)    |          0.00 |          0.00 |   (none)                            |
[03/09 17:33:46    514s] [hotspot] |   M3(V)    |          0.00 |          0.00 |   (none)                            |
[03/09 17:33:46    514s] [hotspot] |   M4(H)    |          0.00 |          0.00 |   (none)                            |
[03/09 17:33:46    514s] [hotspot] |   M5(V)    |          0.00 |          0.00 |   (none)                            |
[03/09 17:33:46    514s] [hotspot] |   M6(H)    |         49.33 |         49.33 |   483.84     4.32   489.75    12.96 |
[03/09 17:33:46    514s] [hotspot] |   M7(V)    |          0.00 |          0.00 |   (none)                            |
[03/09 17:33:46    514s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/09 17:33:46    514s] [hotspot] |   worst    | (M1) 10368.78 | (M1) 10770.89 |                                     |
[03/09 17:33:46    514s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/09 17:33:46    514s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[03/09 17:33:46    514s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/09 17:33:46    514s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/09 17:33:46    514s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/09 17:33:46    514s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/09 17:33:46    514s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.110, REAL:0.068, MEM:2959.2M, EPOCH TIME: 1741512826.648893
[03/09 17:33:46    514s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.67 [8]--
[03/09 17:33:46    514s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.71 [8]--
[03/09 17:33:46    514s] ### update starts on Sun Mar  9 17:33:46 2025 with memory = 1944.48 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    514s] #Complete Global Routing.
[03/09 17:33:46    514s] #Total number of nets with non-default rule or having extra spacing = 45
[03/09 17:33:46    514s] #Total wire length = 193022 um.
[03/09 17:33:46    514s] #Total half perimeter of net bounding box = 155716 um.
[03/09 17:33:46    514s] #Total wire length on LAYER M1 = 0 um.
[03/09 17:33:46    514s] #Total wire length on LAYER M2 = 27094 um.
[03/09 17:33:46    514s] #Total wire length on LAYER M3 = 38407 um.
[03/09 17:33:46    514s] #Total wire length on LAYER M4 = 63713 um.
[03/09 17:33:46    514s] #Total wire length on LAYER M5 = 46740 um.
[03/09 17:33:46    514s] #Total wire length on LAYER M6 = 14975 um.
[03/09 17:33:46    514s] #Total wire length on LAYER M7 = 2093 um.
[03/09 17:33:46    514s] #Total wire length on LAYER M8 = 0 um.
[03/09 17:33:46    514s] #Total wire length on LAYER M9 = 0 um.
[03/09 17:33:46    514s] #Total wire length on LAYER Pad = 0 um.
[03/09 17:33:46    514s] #Total number of vias = 79099
[03/09 17:33:46    514s] #Up-Via Summary (total 79099):
[03/09 17:33:46    514s] #           
[03/09 17:33:46    514s] #-----------------------
[03/09 17:33:46    514s] # M1              34056
[03/09 17:33:46    514s] # M2              27256
[03/09 17:33:46    514s] # M3              10776
[03/09 17:33:46    514s] # M4               6027
[03/09 17:33:46    514s] # M5                808
[03/09 17:33:46    514s] # M6                176
[03/09 17:33:46    514s] #-----------------------
[03/09 17:33:46    514s] #                 79099 
[03/09 17:33:46    514s] #
[03/09 17:33:46    514s] #Total number of involved regular nets 2645
[03/09 17:33:46    514s] #Maximum src to sink distance  639.9
[03/09 17:33:46    514s] #Average of max src_to_sink distance  35.5
[03/09 17:33:46    514s] #Average of ave src_to_sink distance  24.2
[03/09 17:33:46    514s] #Total number of involved priority nets 15
[03/09 17:33:46    514s] #Maximum src to sink distance for priority net 376.6
[03/09 17:33:46    514s] #Average of max src_to_sink distance for priority net 202.5
[03/09 17:33:46    514s] #Average of ave src_to_sink distance for priority net 122.9
[03/09 17:33:46    514s] ### update cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.99 [8]--
[03/09 17:33:46    514s] ### report_overcon starts on Sun Mar  9 17:33:46 2025 with memory = 1948.30 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    514s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:33:46    514s] ### report_overcon starts on Sun Mar  9 17:33:46 2025 with memory = 1948.30 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    515s] #Max overcon = 2 tracks.
[03/09 17:33:46    515s] #Total overcon = 0.02%.
[03/09 17:33:46    515s] #Worst layer Gcell overcon rate = 0.00%.
[03/09 17:33:46    515s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --0.99 [8]--
[03/09 17:33:46    515s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.40 [8]--
[03/09 17:33:46    515s] ### global_route design signature (15): route=1626317607 net_attr=2141430191
[03/09 17:33:46    515s] #
[03/09 17:33:46    515s] #Global routing statistics:
[03/09 17:33:46    515s] #Cpu time = 00:00:20
[03/09 17:33:46    515s] #Elapsed time = 00:00:20
[03/09 17:33:46    515s] #Increased memory = 29.02 (MB)
[03/09 17:33:46    515s] #Total memory = 1942.79 (MB)
[03/09 17:33:46    515s] #Peak memory = 2211.60 (MB)
[03/09 17:33:46    515s] #
[03/09 17:33:46    515s] #Finished global routing on Sun Mar  9 17:33:46 2025
[03/09 17:33:46    515s] #
[03/09 17:33:46    515s] #
[03/09 17:33:46    515s] ### Time Record (Global Routing) is uninstalled.
[03/09 17:33:46    515s] ### Time Record (Data Preparation) is installed.
[03/09 17:33:46    515s] ### Time Record (Data Preparation) is uninstalled.
[03/09 17:33:46    515s] ### track-assign external-init starts on Sun Mar  9 17:33:46 2025 with memory = 1934.47 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    515s] ### Time Record (Track Assignment) is installed.
[03/09 17:33:46    515s] ### Time Record (Track Assignment) is uninstalled.
[03/09 17:33:46    515s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.70 [8]--
[03/09 17:33:46    515s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1934.47 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    515s] ### track-assign engine-init starts on Sun Mar  9 17:33:46 2025 with memory = 1934.48 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    515s] ### Time Record (Track Assignment) is installed.
[03/09 17:33:46    515s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.98 [8]--
[03/09 17:33:46    515s] ### track-assign core-engine starts on Sun Mar  9 17:33:46 2025 with memory = 1934.57 (MB), peak = 2211.60 (MB)
[03/09 17:33:46    515s] #Start Track Assignment.
[03/09 17:33:47    516s] #Done with 19099 horizontal wires in 7 hboxes and 19965 vertical wires in 7 hboxes.
[03/09 17:33:48    517s] #Done with 3812 horizontal wires in 7 hboxes and 2790 vertical wires in 7 hboxes.
[03/09 17:33:48    517s] #Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
[03/09 17:33:48    517s] #
[03/09 17:33:48    517s] #Track assignment summary:
[03/09 17:33:48    517s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/09 17:33:48    517s] #------------------------------------------------------------------------
[03/09 17:33:48    517s] # M2         26693.50 	  0.14%  	  0.00% 	  0.06%
[03/09 17:33:48    517s] # M3         37658.90 	  0.04%  	  0.00% 	  0.00%
[03/09 17:33:48    517s] # M4         63651.75 	  0.01%  	  0.00% 	  0.00%
[03/09 17:33:48    517s] # M5         46823.29 	  0.01%  	  0.00% 	  0.00%
[03/09 17:33:48    517s] # M6         15003.46 	  0.00%  	  0.00% 	  0.00%
[03/09 17:33:48    517s] # M7          2095.54 	  0.00%  	  0.00% 	  0.00%
[03/09 17:33:48    517s] #------------------------------------------------------------------------
[03/09 17:33:48    517s] # All      191926.44  	  0.03% 	  0.00% 	  0.00%
[03/09 17:33:48    517s] #Complete Track Assignment.
[03/09 17:33:48    518s] #Total number of nets with non-default rule or having extra spacing = 45
[03/09 17:33:48    518s] #Total wire length = 190609 um.
[03/09 17:33:48    518s] #Total half perimeter of net bounding box = 155716 um.
[03/09 17:33:48    518s] #Total wire length on LAYER M1 = 0 um.
[03/09 17:33:48    518s] #Total wire length on LAYER M2 = 26209 um.
[03/09 17:33:48    518s] #Total wire length on LAYER M3 = 37266 um.
[03/09 17:33:48    518s] #Total wire length on LAYER M4 = 63365 um.
[03/09 17:33:48    518s] #Total wire length on LAYER M5 = 46727 um.
[03/09 17:33:48    518s] #Total wire length on LAYER M6 = 14957 um.
[03/09 17:33:48    518s] #Total wire length on LAYER M7 = 2085 um.
[03/09 17:33:48    518s] #Total wire length on LAYER M8 = 0 um.
[03/09 17:33:48    518s] #Total wire length on LAYER M9 = 0 um.
[03/09 17:33:48    518s] #Total wire length on LAYER Pad = 0 um.
[03/09 17:33:48    518s] #Total number of vias = 79099
[03/09 17:33:48    518s] #Up-Via Summary (total 79099):
[03/09 17:33:48    518s] #           
[03/09 17:33:48    518s] #-----------------------
[03/09 17:33:48    518s] # M1              34056
[03/09 17:33:48    518s] # M2              27256
[03/09 17:33:48    518s] # M3              10776
[03/09 17:33:48    518s] # M4               6027
[03/09 17:33:48    518s] # M5                808
[03/09 17:33:48    518s] # M6                176
[03/09 17:33:48    518s] #-----------------------
[03/09 17:33:48    518s] #                 79099 
[03/09 17:33:48    518s] #
[03/09 17:33:48    518s] ### track_assign design signature (18): route=461068991
[03/09 17:33:48    518s] ### track-assign core-engine cpu:00:00:03, real:00:00:02, mem:1.9 GB, peak:2.2 GB --1.45 [8]--
[03/09 17:33:48    518s] ### Time Record (Track Assignment) is uninstalled.
[03/09 17:33:48    518s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1934.88 (MB), peak = 2211.60 (MB)
[03/09 17:33:48    518s] #
[03/09 17:33:48    518s] #number of short segments in preferred routing layers
[03/09 17:33:48    518s] #	M4        M5        M6        M7        Total 
[03/09 17:33:48    518s] #	180       198       9         6         393       
[03/09 17:33:48    518s] #
[03/09 17:33:48    518s] #Start post global route fixing for timing critical nets ...
[03/09 17:33:48    518s] #
[03/09 17:33:48    518s] ### update_timing_after_routing starts on Sun Mar  9 17:33:48 2025 with memory = 1935.10 (MB), peak = 2211.60 (MB)
[03/09 17:33:48    518s] ### Time Record (Timing Data Generation) is installed.
[03/09 17:33:48    518s] #* Updating design timing data...
[03/09 17:33:48    518s] #Extracting RC...
[03/09 17:33:48    518s] Un-suppress "**WARN ..." messages.
[03/09 17:33:48    518s] #
[03/09 17:33:48    518s] #Start tQuantus RC extraction...
[03/09 17:33:48    518s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[03/09 17:33:48    518s] #Extract in track assign mode
[03/09 17:33:48    518s] #Start building rc corner(s)...
[03/09 17:33:48    518s] #Number of RC Corner = 1
[03/09 17:33:48    518s] #Corner rc_typ_25 /users/course/2025S/VLSIPDA202501/g113062640/HW1/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
[03/09 17:33:48    518s] #LISD -> M1 (1)
[03/09 17:33:48    518s] #M1 -> M2 (2)
[03/09 17:33:48    518s] #M2 -> M3 (3)
[03/09 17:33:48    518s] #M3 -> M4 (4)
[03/09 17:33:48    518s] #M4 -> M5 (5)
[03/09 17:33:48    518s] #M5 -> M6 (6)
[03/09 17:33:48    518s] #M6 -> M7 (7)
[03/09 17:33:48    518s] #M7 -> M8 (8)
[03/09 17:33:48    518s] #M8 -> M9 (9)
[03/09 17:33:48    518s] #M9 -> Pad (10)
[03/09 17:33:49    518s] #SADV_On
[03/09 17:33:49    518s] # Corner(s) : 
[03/09 17:33:49    518s] #rc_typ_25 [25.00]
[03/09 17:33:49    518s] # Corner id: 0
[03/09 17:33:49    518s] # Layout Scale: 1.000000
[03/09 17:33:49    518s] # Has Metal Fill model: yes
[03/09 17:33:49    518s] # Temperature was set
[03/09 17:33:49    518s] # Temperature : 25.000000
[03/09 17:33:49    518s] # Ref. Temp   : 25.000000
[03/09 17:33:49    518s] #
[03/09 17:33:49    518s] #layer[1] tech width 288 != ict width 400.0
[03/09 17:33:49    518s] #
[03/09 17:33:49    518s] #layer[1] tech spc 288 != ict spc 464.0
[03/09 17:33:49    518s] #
[03/09 17:33:49    518s] #layer[4] tech width 384 != ict width 288.0
[03/09 17:33:49    518s] #
[03/09 17:33:49    518s] #layer[4] tech spc 384 != ict spc 288.0
[03/09 17:33:49    518s] #
[03/09 17:33:49    518s] #layer[6] tech width 512 != ict width 384.0
[03/09 17:33:49    518s] #
[03/09 17:33:49    518s] #layer[7] tech spc 384 != ict spc 512.0
[03/09 17:33:49    518s] #
[03/09 17:33:49    518s] #layer[8] tech width 640 != ict width 512.0
[03/09 17:33:49    518s] #
[03/09 17:33:49    518s] #layer[8] tech spc 640 != ict spc 512.0
[03/09 17:33:49    518s] #
[03/09 17:33:49    518s] #layer[10] tech width 32000 != ict width 640.0
[03/09 17:33:49    518s] #
[03/09 17:33:49    518s] #layer[10] tech spc 32000 != ict spc 640.0
[03/09 17:33:49    518s] #total pattern=220 [10, 605]
[03/09 17:33:49    518s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/09 17:33:49    518s] #found CAPMODEL /users/course/2025S/VLSIPDA202501/g113062640/HW1/qrc/qrcTechFile_typ03_scaled4xV06
[03/09 17:33:49    518s] #found RESMODEL /users/course/2025S/VLSIPDA202501/g113062640/HW1/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
[03/09 17:33:49    518s] #number model r/c [1,1] [10,605] read
[03/09 17:33:50    518s] #0 rcmodel(s) requires rebuild
[03/09 17:33:50    518s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1930.83 (MB), peak = 2211.60 (MB)
[03/09 17:33:51    519s] #Finish check_net_pin_list step Enter extract
[03/09 17:33:51    519s] #Start init net ripin tree building
[03/09 17:33:51    519s] #Finish init net ripin tree building
[03/09 17:33:51    519s] #Cpu time = 00:00:00
[03/09 17:33:51    519s] #Elapsed time = 00:00:00
[03/09 17:33:51    519s] #Increased memory = 0.03 (MB)
[03/09 17:33:51    519s] #Total memory = 1935.07 (MB)
[03/09 17:33:51    519s] #Peak memory = 2211.60 (MB)
[03/09 17:33:51    519s] #Using multithreading with 8 threads.
[03/09 17:33:51    519s] #begin processing metal fill model file
[03/09 17:33:51    519s] #end processing metal fill model file
[03/09 17:33:51    519s] ### track-assign external-init starts on Sun Mar  9 17:33:51 2025 with memory = 1935.09 (MB), peak = 2211.60 (MB)
[03/09 17:33:51    519s] ### Time Record (Track Assignment) is installed.
[03/09 17:33:51    519s] ### Time Record (Track Assignment) is uninstalled.
[03/09 17:33:51    519s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.59 [8]--
[03/09 17:33:51    519s] ### track-assign engine-init starts on Sun Mar  9 17:33:51 2025 with memory = 1935.11 (MB), peak = 2211.60 (MB)
[03/09 17:33:51    519s] ### Time Record (Track Assignment) is installed.
[03/09 17:33:51    519s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.78 [8]--
[03/09 17:33:51    519s] #
[03/09 17:33:51    519s] #Start Post Track Assignment Wire Spread.
[03/09 17:33:51    520s] #Done with 3393 horizontal wires in 7 hboxes and 3848 vertical wires in 7 hboxes.
[03/09 17:33:51    520s] #Complete Post Track Assignment Wire Spread.
[03/09 17:33:51    520s] #
[03/09 17:33:51    520s] ### Time Record (Track Assignment) is uninstalled.
[03/09 17:33:51    520s] #Length limit = 200 pitches
[03/09 17:33:51    520s] #opt mode = 2
[03/09 17:33:51    520s] #Finish check_net_pin_list step Fix net pin list
[03/09 17:33:51    520s] #Start generate extraction boxes.
[03/09 17:33:51    520s] #
[03/09 17:33:51    520s] #Extract using 30 x 30 Hboxes
[03/09 17:33:51    520s] #9x9 initial hboxes
[03/09 17:33:51    520s] #Use area based hbox pruning.
[03/09 17:33:51    520s] #0/0 hboxes pruned.
[03/09 17:33:51    520s] #Complete generating extraction boxes.
[03/09 17:33:51    520s] #Extract 29 hboxes with 8 threads on machine with  2.79GHz 512KB Cache 64CPU...
[03/09 17:33:51    520s] #Process 0 special clock nets for rc extraction
[03/09 17:33:52    521s] #Total 9194 nets were built. 657 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/09 17:33:53    525s] #Run Statistics for Extraction:
[03/09 17:33:53    525s] #   Cpu time = 00:00:04, elapsed time = 00:00:01 .
[03/09 17:33:53    525s] #   Increased memory =   129.58 (MB), total memory =  2068.85 (MB), peak memory =  2211.60 (MB)
[03/09 17:33:53    525s] #
[03/09 17:33:53    525s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[03/09 17:33:53    525s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1973.93 (MB), peak = 2211.60 (MB)
[03/09 17:33:53    525s] #RC Statistics: 49675 Res, 33092 Ground Cap, 1209 XCap (Edge to Edge)
[03/09 17:33:53    525s] #RC V/H edge ratio: 0.48, Avg V/H Edge Length: 7755.64 (32539), Avg L-Edge Length: 23016.29 (12087)
[03/09 17:33:53    525s] #Register nets and terms for rcdb /tmp/innovus_temp_6388_ic21_g113062640_YHhs0v/nr6388_QjDi9y.rcdb.d
[03/09 17:33:53    526s] #Finish registering nets and terms for rcdb.
[03/09 17:33:53    526s] #Start writing RC data.
[03/09 17:33:53    526s] #Finish writing RC data
[03/09 17:33:53    526s] #Finish writing rcdb with 70078 nodes, 60884 edges, and 2780 xcaps
[03/09 17:33:53    526s] #657 inserted nodes are removed
[03/09 17:33:53    526s] ### track-assign external-init starts on Sun Mar  9 17:33:53 2025 with memory = 1977.69 (MB), peak = 2211.60 (MB)
[03/09 17:33:53    526s] ### Time Record (Track Assignment) is installed.
[03/09 17:33:53    526s] ### Time Record (Track Assignment) is uninstalled.
[03/09 17:33:53    526s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.32 [8]--
[03/09 17:33:53    526s] ### track-assign engine-init starts on Sun Mar  9 17:33:53 2025 with memory = 1977.69 (MB), peak = 2211.60 (MB)
[03/09 17:33:53    526s] ### Time Record (Track Assignment) is installed.
[03/09 17:33:53    526s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.63 [8]--
[03/09 17:33:53    526s] #Remove Post Track Assignment Wire Spread
[03/09 17:33:53    526s] ### Time Record (Track Assignment) is uninstalled.
[03/09 17:33:53    526s] Restoring parasitic data from file '/tmp/innovus_temp_6388_ic21_g113062640_YHhs0v/nr6388_QjDi9y.rcdb.d' ...
[03/09 17:33:53    526s] Opening parasitic data file '/tmp/innovus_temp_6388_ic21_g113062640_YHhs0v/nr6388_QjDi9y.rcdb.d' for reading (mem: 3037.676M)
[03/09 17:33:53    526s] Reading RCDB with compressed RC data.
[03/09 17:33:53    526s] Opening parasitic data file '/tmp/innovus_temp_6388_ic21_g113062640_YHhs0v/nr6388_QjDi9y.rcdb.d' for content verification (mem: 3037.676M)
[03/09 17:33:53    526s] Reading RCDB with compressed RC data.
[03/09 17:33:53    526s] Closing parasitic data file '/tmp/innovus_temp_6388_ic21_g113062640_YHhs0v/nr6388_QjDi9y.rcdb.d': 0 access done (mem: 3037.676M)
[03/09 17:33:53    526s] Closing parasitic data file '/tmp/innovus_temp_6388_ic21_g113062640_YHhs0v/nr6388_QjDi9y.rcdb.d': 0 access done (mem: 3037.676M)
[03/09 17:33:53    526s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3037.676M)
[03/09 17:33:53    526s] Following multi-corner parasitics specified:
[03/09 17:33:53    526s] 	/tmp/innovus_temp_6388_ic21_g113062640_YHhs0v/nr6388_QjDi9y.rcdb.d (rcdb)
[03/09 17:33:53    526s] Opening parasitic data file '/tmp/innovus_temp_6388_ic21_g113062640_YHhs0v/nr6388_QjDi9y.rcdb.d' for reading (mem: 3037.676M)
[03/09 17:33:53    526s] Reading RCDB with compressed RC data.
[03/09 17:33:53    526s] 		Cell sha256 has rcdb /tmp/innovus_temp_6388_ic21_g113062640_YHhs0v/nr6388_QjDi9y.rcdb.d specified
[03/09 17:33:53    526s] Cell sha256, hinst 
[03/09 17:33:53    526s] processing rcdb (/tmp/innovus_temp_6388_ic21_g113062640_YHhs0v/nr6388_QjDi9y.rcdb.d) for hinst (top) of cell (sha256);
[03/09 17:33:53    526s] Closing parasitic data file '/tmp/innovus_temp_6388_ic21_g113062640_YHhs0v/nr6388_QjDi9y.rcdb.d': 0 access done (mem: 3069.691M)
[03/09 17:33:53    526s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3005.676M)
[03/09 17:33:53    526s] Opening parasitic data file '/tmp/innovus_temp_6388_ic21_g113062640_YHhs0v/sha256_6388_U36y8O.rcdb.d/sha256.rcdb.d' for reading (mem: 3005.676M)
[03/09 17:33:53    526s] Reading RCDB with compressed RC data.
[03/09 17:33:54    526s] Closing parasitic data file '/tmp/innovus_temp_6388_ic21_g113062640_YHhs0v/sha256_6388_U36y8O.rcdb.d/sha256.rcdb.d': 0 access done (mem: 3005.676M)
[03/09 17:33:54    526s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=3005.676M)
[03/09 17:33:54    526s] Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:01.0 mem: 3005.676M)
[03/09 17:33:54    526s] #
[03/09 17:33:54    526s] #Restore RCDB.
[03/09 17:33:54    526s] ### track-assign external-init starts on Sun Mar  9 17:33:54 2025 with memory = 1975.64 (MB), peak = 2211.60 (MB)
[03/09 17:33:54    526s] ### Time Record (Track Assignment) is installed.
[03/09 17:33:54    526s] ### Time Record (Track Assignment) is uninstalled.
[03/09 17:33:54    526s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.61 [8]--
[03/09 17:33:54    526s] ### track-assign engine-init starts on Sun Mar  9 17:33:54 2025 with memory = 1975.64 (MB), peak = 2211.60 (MB)
[03/09 17:33:54    526s] ### Time Record (Track Assignment) is installed.
[03/09 17:33:54    527s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.82 [8]--
[03/09 17:33:54    527s] #Remove Post Track Assignment Wire Spread
[03/09 17:33:54    527s] ### Time Record (Track Assignment) is uninstalled.
[03/09 17:33:54    527s] #
[03/09 17:33:54    527s] #Complete tQuantus RC extraction.
[03/09 17:33:54    527s] #Cpu time = 00:00:09
[03/09 17:33:54    527s] #Elapsed time = 00:00:05
[03/09 17:33:54    527s] #Increased memory = 34.21 (MB)
[03/09 17:33:54    527s] #Total memory = 1969.30 (MB)
[03/09 17:33:54    527s] #Peak memory = 2211.60 (MB)
[03/09 17:33:54    527s] #
[03/09 17:33:54    527s] Un-suppress "**WARN ..." messages.
[03/09 17:33:54    527s] #RC Extraction Completed...
[03/09 17:33:54    527s] ### update_timing starts on Sun Mar  9 17:33:54 2025 with memory = 1969.30 (MB), peak = 2211.60 (MB)
[03/09 17:33:54    527s] AAE_INFO: switching -siAware from false to true ...
[03/09 17:33:54    527s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/09 17:33:54    527s] ### generate_timing_data starts on Sun Mar  9 17:33:54 2025 with memory = 1951.58 (MB), peak = 2211.60 (MB)
[03/09 17:33:54    527s] #Reporting timing...
[03/09 17:33:54    527s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[03/09 17:33:54    528s] ### report_timing starts on Sun Mar  9 17:33:54 2025 with memory = 1966.47 (MB), peak = 2211.60 (MB)
[03/09 17:33:56    534s] ### report_timing cpu:00:00:07, real:00:00:02, mem:1.9 GB, peak:2.2 GB --3.72 [8]--
[03/09 17:33:56    534s] #Normalized TNS: -0.234 -> -0.334, r2r -0.234 -> -0.334, unit 1.000, clk period 0.700 (ns)
[03/09 17:33:56    534s] #Stage 1: cpu time = 00:00:08, elapsed time = 00:00:02, memory = 1974.87 (MB), peak = 2211.60 (MB)
[03/09 17:33:56    534s] #Library Standard Delay: 5.50ps
[03/09 17:33:56    534s] #Slack threshold: 0.00ps
[03/09 17:33:56    534s] ### generate_net_cdm_timing starts on Sun Mar  9 17:33:56 2025 with memory = 1974.87 (MB), peak = 2211.60 (MB)
[03/09 17:33:56    535s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.13 [8]--
[03/09 17:33:56    535s] #*** Analyzed 58 timing critical paths, and collected 58.
[03/09 17:33:56    535s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1976.00 (MB), peak = 2211.60 (MB)
[03/09 17:33:56    535s] ### Use bna from skp: 0
[03/09 17:33:56    535s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1976.63 (MB), peak = 2211.60 (MB)
[03/09 17:33:56    535s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[03/09 17:33:57    536s] Worst slack reported in the design = 34.245178 (late)
[03/09 17:33:57    536s] *** writeDesignTiming (0:00:00.7) ***
[03/09 17:33:57    536s] #Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1976.97 (MB), peak = 2211.60 (MB)
[03/09 17:33:57    536s] Un-suppress "**WARN ..." messages.
[03/09 17:33:57    536s] ### generate_timing_data cpu:00:00:09, real:00:00:03, mem:1.9 GB, peak:2.2 GB --2.82 [8]--
[03/09 17:33:57    537s] #Number of victim nets: 0
[03/09 17:33:57    537s] #Number of aggressor nets: 0
[03/09 17:33:57    537s] #Number of weak nets: 68
[03/09 17:33:57    537s] #Number of critical nets: 68
[03/09 17:33:57    537s] #	level 1 [ -13.5,   -0.7]: 64 nets
[03/09 17:33:57    537s] #	level 2 [  -9.6,   -9.6]: 2 nets
[03/09 17:33:57    537s] #	level 3 [  -9.6,   -9.6]: 2 nets
[03/09 17:33:57    537s] #Total number of nets: 9194
[03/09 17:33:57    537s] ### update_timing cpu:00:00:10, real:00:00:04, mem:1.9 GB, peak:2.2 GB --2.77 [8]--
[03/09 17:33:57    537s] ### Time Record (Timing Data Generation) is uninstalled.
[03/09 17:33:57    537s] ### update_timing_after_routing cpu:00:00:19, real:00:00:09, mem:1.9 GB, peak:2.2 GB --2.09 [8]--
[03/09 17:33:57    537s] #Total number of significant detoured timing critical nets is 0
[03/09 17:33:57    537s] #Total number of selected detoured timing critical nets is 0
[03/09 17:33:57    537s] #Setup timing driven post global route constraints on 68 nets
[03/09 17:33:57    537s] #10 critical nets are selected for extra spacing.
[03/09 17:33:58    537s] #Postfix stack gain threshold: Min=0.2 ps, 1-stack=11 ps
[03/09 17:34:00    539s] #0 nets (0 um) assigned to layer M4
[03/09 17:34:00    539s] #0 inserted nodes are removed
[03/09 17:34:00    539s] ### Time Record (Data Preparation) is installed.
[03/09 17:34:00    539s] ### Time Record (Data Preparation) is uninstalled.
[03/09 17:34:00    540s] ### adjust_flow_per_partial_route_obs starts on Sun Mar  9 17:34:00 2025 with memory = 1978.90 (MB), peak = 2211.60 (MB)
[03/09 17:34:00    540s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.06 [8]--
[03/09 17:34:00    540s] ### cal_base_flow starts on Sun Mar  9 17:34:00 2025 with memory = 1978.90 (MB), peak = 2211.60 (MB)
[03/09 17:34:00    540s] ### init_flow_edge starts on Sun Mar  9 17:34:00 2025 with memory = 1978.90 (MB), peak = 2211.60 (MB)
[03/09 17:34:00    540s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.70 [8]--
[03/09 17:34:00    540s] ### cal_flow starts on Sun Mar  9 17:34:00 2025 with memory = 1978.90 (MB), peak = 2211.60 (MB)
[03/09 17:34:00    540s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:34:00    540s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.10 [8]--
[03/09 17:34:00    540s] ### report_overcon starts on Sun Mar  9 17:34:00 2025 with memory = 1978.90 (MB), peak = 2211.60 (MB)
[03/09 17:34:00    540s] #
[03/09 17:34:00    540s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/09 17:34:00    540s] #
[03/09 17:34:00    540s] #                 OverCon       OverCon          
[03/09 17:34:00    540s] #                  #Gcell        #Gcell    %Gcell
[03/09 17:34:00    540s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[03/09 17:34:00    540s] #  ------------------------------------------------------------
[03/09 17:34:00    540s] #  M2           49(0.10%)      9(0.02%)   (0.11%)     0.22  
[03/09 17:34:00    540s] #  M3            0(0.00%)      0(0.00%)   (0.00%)     0.06  
[03/09 17:34:00    540s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.08  
[03/09 17:34:00    540s] #  M5            0(0.00%)      0(0.00%)   (0.00%)     0.06  
[03/09 17:34:00    540s] #  M6            0(0.00%)      0(0.00%)   (0.00%)     0.05  
[03/09 17:34:00    540s] #  M7            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/09 17:34:00    540s] #  ------------------------------------------------------------
[03/09 17:34:00    540s] #     Total     49(0.02%)      9(0.00%)   (0.02%)
[03/09 17:34:00    540s] #
[03/09 17:34:00    540s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/09 17:34:00    540s] #  Overflow after GR: 0.02% H + 0.00% V
[03/09 17:34:00    540s] #
[03/09 17:34:00    540s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --0.95 [8]--
[03/09 17:34:00    540s] ### cal_base_flow starts on Sun Mar  9 17:34:00 2025 with memory = 1978.90 (MB), peak = 2211.60 (MB)
[03/09 17:34:00    540s] ### init_flow_edge starts on Sun Mar  9 17:34:00 2025 with memory = 1978.90 (MB), peak = 2211.60 (MB)
[03/09 17:34:00    540s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.53 [8]--
[03/09 17:34:00    540s] ### cal_flow starts on Sun Mar  9 17:34:00 2025 with memory = 1978.90 (MB), peak = 2211.60 (MB)
[03/09 17:34:00    540s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:34:00    540s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.08 [8]--
[03/09 17:34:00    540s] ### generate_cong_map_content starts on Sun Mar  9 17:34:00 2025 with memory = 1978.90 (MB), peak = 2211.60 (MB)
[03/09 17:34:00    540s] ### Sync with Inovus CongMap starts on Sun Mar  9 17:34:00 2025 with memory = 1978.90 (MB), peak = 2211.60 (MB)
[03/09 17:34:00    540s] #Hotspot report including placement blocked areas
[03/09 17:34:00    540s] OPERPROF: Starting HotSpotCal at level 1, MEM:3046.4M, EPOCH TIME: 1741512840.859778
[03/09 17:34:00    540s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/09 17:34:00    540s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[03/09 17:34:00    540s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/09 17:34:00    540s] [hotspot] |   M1(V)    |      10368.78 |      10770.89 |     8.64     4.32   479.52   479.52 |
[03/09 17:34:00    540s] [hotspot] |   M2(H)    |          0.00 |          0.00 |   (none)                            |
[03/09 17:34:00    540s] [hotspot] |   M3(V)    |          0.00 |          0.00 |   (none)                            |
[03/09 17:34:00    540s] [hotspot] |   M4(H)    |          0.00 |          0.00 |   (none)                            |
[03/09 17:34:00    540s] [hotspot] |   M5(V)    |          0.00 |          0.00 |   (none)                            |
[03/09 17:34:00    540s] [hotspot] |   M6(H)    |         49.33 |         49.33 |   483.84     4.32   489.75    12.96 |
[03/09 17:34:00    540s] [hotspot] |   M7(V)    |          0.00 |          0.00 |   (none)                            |
[03/09 17:34:00    540s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/09 17:34:00    540s] [hotspot] |   worst    | (M1) 10368.78 | (M1) 10770.89 |                                     |
[03/09 17:34:00    540s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/09 17:34:00    540s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[03/09 17:34:00    540s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/09 17:34:00    540s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/09 17:34:00    540s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/09 17:34:00    540s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/09 17:34:00    540s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.110, REAL:0.067, MEM:3046.4M, EPOCH TIME: 1741512840.926962
[03/09 17:34:00    540s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.67 [8]--
[03/09 17:34:00    540s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.70 [8]--
[03/09 17:34:00    540s] ### update starts on Sun Mar  9 17:34:00 2025 with memory = 1978.67 (MB), peak = 2211.60 (MB)
[03/09 17:34:00    540s] ### update cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.30 [8]--
[03/09 17:34:00    540s] ### report_overcon starts on Sun Mar  9 17:34:00 2025 with memory = 1978.67 (MB), peak = 2211.60 (MB)
[03/09 17:34:00    540s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:34:00    540s] ### report_overcon starts on Sun Mar  9 17:34:00 2025 with memory = 1978.67 (MB), peak = 2211.60 (MB)
[03/09 17:34:00    540s] #Max overcon = 2 tracks.
[03/09 17:34:00    540s] #Total overcon = 0.02%.
[03/09 17:34:00    540s] #Worst layer Gcell overcon rate = 0.00%.
[03/09 17:34:00    540s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:34:00    540s] #
[03/09 17:34:00    540s] #----------------------------------------------------
[03/09 17:34:00    540s] # Summary of active signal nets routing constraints
[03/09 17:34:00    540s] #+--------------------------+-----------+
[03/09 17:34:00    540s] #| Avoid Detour             |        48 |
[03/09 17:34:00    540s] #| Max Expansion Ratio      |        15 |
[03/09 17:34:00    540s] #| Prefer Extra Space       |        55 |
[03/09 17:34:00    540s] #| Preferred Layer Effort   |        18 |
[03/09 17:34:00    540s] #+--------------------------+-----------+
[03/09 17:34:00    540s] #  Bottom Preferred Layer
[03/09 17:34:00    540s] #+----------------+----------+-----------+
[03/09 17:34:00    540s] #|      Layer     | OPT_LA   | TDGR_PREV |
[03/09 17:34:00    540s] #+----------------+----------+-----------+
[03/09 17:34:00    540s] #| M4 (4)         |       14 |         3 |
[03/09 17:34:00    540s] #| M6 (6)         |        1 |         0 |
[03/09 17:34:00    540s] #+----------------+----------+-----------+
[03/09 17:34:00    540s] #
[03/09 17:34:00    540s] #----------------------------------------------------
[03/09 17:34:01    540s] #Complete Global Routing.
[03/09 17:34:01    540s] #Total number of nets with non-default rule or having extra spacing = 55
[03/09 17:34:01    540s] #Total wire length = 190614 um.
[03/09 17:34:01    540s] #Total half perimeter of net bounding box = 155716 um.
[03/09 17:34:01    540s] #Total wire length on LAYER M1 = 0 um.
[03/09 17:34:01    540s] #Total wire length on LAYER M2 = 26227 um.
[03/09 17:34:01    540s] #Total wire length on LAYER M3 = 37238 um.
[03/09 17:34:01    540s] #Total wire length on LAYER M4 = 63383 um.
[03/09 17:34:01    540s] #Total wire length on LAYER M5 = 46727 um.
[03/09 17:34:01    540s] #Total wire length on LAYER M6 = 14956 um.
[03/09 17:34:01    540s] #Total wire length on LAYER M7 = 2085 um.
[03/09 17:34:01    540s] #Total wire length on LAYER M8 = 0 um.
[03/09 17:34:01    540s] #Total wire length on LAYER M9 = 0 um.
[03/09 17:34:01    540s] #Total wire length on LAYER Pad = 0 um.
[03/09 17:34:01    540s] #Total number of vias = 79099
[03/09 17:34:01    540s] #Up-Via Summary (total 79099):
[03/09 17:34:01    540s] #           
[03/09 17:34:01    540s] #-----------------------
[03/09 17:34:01    540s] # M1              34056
[03/09 17:34:01    540s] # M2              27256
[03/09 17:34:01    540s] # M3              10776
[03/09 17:34:01    540s] # M4               6027
[03/09 17:34:01    540s] # M5                808
[03/09 17:34:01    540s] # M6                176
[03/09 17:34:01    540s] #-----------------------
[03/09 17:34:01    540s] #                 79099 
[03/09 17:34:01    540s] #
[03/09 17:34:01    540s] #Total number of involved regular nets 2645
[03/09 17:34:01    540s] #Maximum src to sink distance  662.8
[03/09 17:34:01    540s] #Average of max src_to_sink distance  36.1
[03/09 17:34:01    540s] #Average of ave src_to_sink distance  24.6
[03/09 17:34:01    540s] #Total number of involved priority nets 15
[03/09 17:34:01    540s] #Maximum src to sink distance for priority net 376.7
[03/09 17:34:01    540s] #Average of max src_to_sink distance for priority net 205.2
[03/09 17:34:01    540s] #Average of ave src_to_sink distance for priority net 124.6
[03/09 17:34:01    540s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1971.86 (MB), peak = 2211.60 (MB)
[03/09 17:34:01    540s] ### run_free_timing_graph starts on Sun Mar  9 17:34:01 2025 with memory = 1971.86 (MB), peak = 2211.60 (MB)
[03/09 17:34:01    540s] ### Time Record (Timing Data Generation) is installed.
[03/09 17:34:01    541s] ### Time Record (Timing Data Generation) is uninstalled.
[03/09 17:34:01    541s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --0.89 [8]--
[03/09 17:34:01    541s] ### run_build_timing_graph starts on Sun Mar  9 17:34:01 2025 with memory = 1974.75 (MB), peak = 2211.60 (MB)
[03/09 17:34:01    541s] ### Time Record (Timing Data Generation) is installed.
[03/09 17:34:01    541s] Current (total cpu=0:09:02, real=0:03:10, peak res=2211.6M, current mem=1729.4M)
[03/09 17:34:02    541s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1740.1M, current mem=1740.1M)
[03/09 17:34:02    541s] Current (total cpu=0:09:02, real=0:03:11, peak res=2211.6M, current mem=1740.1M)
[03/09 17:34:02    541s] ### Time Record (Timing Data Generation) is uninstalled.
[03/09 17:34:02    541s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --1.00 [8]--
[03/09 17:34:02    541s] ### track-assign external-init starts on Sun Mar  9 17:34:02 2025 with memory = 1740.09 (MB), peak = 2211.60 (MB)
[03/09 17:34:02    541s] ### Time Record (Track Assignment) is installed.
[03/09 17:34:02    541s] ### Time Record (Track Assignment) is uninstalled.
[03/09 17:34:02    541s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --1.83 [8]--
[03/09 17:34:02    541s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1740.09 (MB), peak = 2211.60 (MB)
[03/09 17:34:02    541s] #* Importing design timing data...
[03/09 17:34:02    541s] #Number of victim nets: 0
[03/09 17:34:02    541s] #Number of aggressor nets: 0
[03/09 17:34:02    541s] #Number of weak nets: 68
[03/09 17:34:02    541s] #Number of critical nets: 68
[03/09 17:34:02    541s] #	level 1 [ -13.5,   -0.7]: 64 nets
[03/09 17:34:02    541s] #	level 2 [  -9.6,   -9.6]: 2 nets
[03/09 17:34:02    541s] #	level 3 [  -9.6,   -9.6]: 2 nets
[03/09 17:34:02    541s] #Total number of nets: 9194
[03/09 17:34:02    541s] ### track-assign engine-init starts on Sun Mar  9 17:34:02 2025 with memory = 1740.09 (MB), peak = 2211.60 (MB)
[03/09 17:34:02    541s] ### Time Record (Track Assignment) is installed.
[03/09 17:34:02    541s] #
[03/09 17:34:02    541s] #timing driven effort level: 3
[03/09 17:34:02    541s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --2.76 [8]--
[03/09 17:34:02    541s] ### track-assign core-engine starts on Sun Mar  9 17:34:02 2025 with memory = 1740.39 (MB), peak = 2211.60 (MB)
[03/09 17:34:02    541s] #Start Track Assignment With Timing Driven.
[03/09 17:34:02    542s] #Done with 514 horizontal wires in 7 hboxes and 592 vertical wires in 7 hboxes.
[03/09 17:34:02    543s] #Done with 71 horizontal wires in 7 hboxes and 116 vertical wires in 7 hboxes.
[03/09 17:34:03    543s] #Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
[03/09 17:34:03    543s] #
[03/09 17:34:03    543s] #Track assignment summary:
[03/09 17:34:03    543s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/09 17:34:03    543s] #------------------------------------------------------------------------
[03/09 17:34:03    543s] # M2         26643.46 	  0.12%  	  0.00% 	  0.07%
[03/09 17:34:03    543s] # M3         37652.59 	  0.02%  	  0.00% 	  0.00%
[03/09 17:34:03    543s] # M4         63626.00 	  0.01%  	  0.00% 	  0.00%
[03/09 17:34:03    543s] # M5         46814.59 	  0.00%  	  0.00% 	  0.00%
[03/09 17:34:03    543s] # M6         15002.32 	  0.00%  	  0.00% 	  0.00%
[03/09 17:34:03    543s] # M7          2095.09 	  0.00%  	  0.00% 	  0.00%
[03/09 17:34:03    543s] #------------------------------------------------------------------------
[03/09 17:34:03    543s] # All      191834.05  	  0.02% 	  0.00% 	  0.00%
[03/09 17:34:03    543s] #Complete Track Assignment With Timing Driven.
[03/09 17:34:03    543s] #Total number of nets with non-default rule or having extra spacing = 55
[03/09 17:34:03    543s] #Total wire length = 190542 um.
[03/09 17:34:03    543s] #Total half perimeter of net bounding box = 155716 um.
[03/09 17:34:03    543s] #Total wire length on LAYER M1 = 0 um.
[03/09 17:34:03    543s] #Total wire length on LAYER M2 = 26151 um.
[03/09 17:34:03    543s] #Total wire length on LAYER M3 = 37278 um.
[03/09 17:34:03    543s] #Total wire length on LAYER M4 = 63351 um.
[03/09 17:34:03    543s] #Total wire length on LAYER M5 = 46721 um.
[03/09 17:34:03    543s] #Total wire length on LAYER M6 = 14955 um.
[03/09 17:34:03    543s] #Total wire length on LAYER M7 = 2084 um.
[03/09 17:34:03    543s] #Total wire length on LAYER M8 = 0 um.
[03/09 17:34:03    543s] #Total wire length on LAYER M9 = 0 um.
[03/09 17:34:03    543s] #Total wire length on LAYER Pad = 0 um.
[03/09 17:34:03    543s] #Total number of vias = 79099
[03/09 17:34:03    543s] #Up-Via Summary (total 79099):
[03/09 17:34:03    543s] #           
[03/09 17:34:03    543s] #-----------------------
[03/09 17:34:03    543s] # M1              34056
[03/09 17:34:03    543s] # M2              27256
[03/09 17:34:03    543s] # M3              10776
[03/09 17:34:03    543s] # M4               6027
[03/09 17:34:03    543s] # M5                808
[03/09 17:34:03    543s] # M6                176
[03/09 17:34:03    543s] #-----------------------
[03/09 17:34:03    543s] #                 79099 
[03/09 17:34:03    543s] #
[03/09 17:34:03    543s] ### track-assign core-engine cpu:00:00:02, real:00:00:01, mem:1.7 GB, peak:2.2 GB --1.41 [8]--
[03/09 17:34:03    543s] ### Time Record (Track Assignment) is uninstalled.
[03/09 17:34:03    543s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1740.58 (MB), peak = 2211.60 (MB)
[03/09 17:34:03    543s] #
[03/09 17:34:03    543s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/09 17:34:03    543s] #Cpu time = 00:00:52
[03/09 17:34:03    543s] #Elapsed time = 00:00:39
[03/09 17:34:03    543s] #Increased memory = -152.54 (MB)
[03/09 17:34:03    543s] #Total memory = 1740.66 (MB)
[03/09 17:34:03    543s] #Peak memory = 2211.60 (MB)
[03/09 17:34:03    543s] #Using multithreading with 8 threads.
[03/09 17:34:03    543s] ### Time Record (Detail Routing) is installed.
[03/09 17:34:03    543s] #Start reading timing information from file .timing_file_6388.tif.gz ...
[03/09 17:34:03    543s] #Read in timing information for 77 ports, 9147 instances from timing file .timing_file_6388.tif.gz.
[03/09 17:34:03    543s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[03/09 17:34:03    543s] #
[03/09 17:34:03    543s] #Start Detail Routing...
[03/09 17:34:03    543s] #start initial detail routing ...
[03/09 17:34:03    543s] ### Design has 0 dirty nets
[03/09 17:34:13    619s] ### Routing stats: routing = 22.01% drc-check-only = 11.94%
[03/09 17:34:13    619s] #   number of violations = 3136
[03/09 17:34:13    619s] #
[03/09 17:34:13    619s] #    By Layer and Type :
[03/09 17:34:13    619s] #	         MetSpc   EOLSpc    Short   CutSpc    EolKO   NUTWre   Others   Totals
[03/09 17:34:13    619s] #	M1           11        0        0        0       46     1513        0     1570
[03/09 17:34:13    619s] #	M2          169      202      248        0       94        0       54      767
[03/09 17:34:13    619s] #	M3           37        6       16       67       42        0        0      168
[03/09 17:34:13    619s] #	M4            0        5        4      174      363        0       35      581
[03/09 17:34:13    619s] #	M5            0        1        0       24        1        0        2       28
[03/09 17:34:13    619s] #	M6           14        0        0        1        6        0        0       21
[03/09 17:34:13    619s] #	M7            1        0        0        0        0        0        0        1
[03/09 17:34:13    619s] #	Totals      232      214      268      266      552     1513       91     3136
[03/09 17:34:13    619s] #cpu time = 00:01:15, elapsed time = 00:00:10, memory = 1829.22 (MB), peak = 2359.09 (MB)
[03/09 17:34:13    619s] #start 1st optimization iteration ...
[03/09 17:34:20    678s] ### Routing stats: routing = 23.08% drc-check-only = 10.87%
[03/09 17:34:20    678s] #   number of violations = 294
[03/09 17:34:20    678s] #
[03/09 17:34:20    678s] #    By Layer and Type :
[03/09 17:34:20    678s] #	         MetSpc   EOLSpc    Short   CutSpc    EolKO   NUTWre   Others   Totals
[03/09 17:34:20    678s] #	M1            1        0        0        0        0      167        0      168
[03/09 17:34:20    678s] #	M2            7       21        6        0       21        0        1       56
[03/09 17:34:20    678s] #	M3            0        1        0        2        1        0        0        4
[03/09 17:34:20    678s] #	M4            0        0        0        4       56        0        2       62
[03/09 17:34:20    678s] #	M5            0        0        0        2        0        0        0        2
[03/09 17:34:20    678s] #	M6            1        0        0        0        1        0        0        2
[03/09 17:34:20    678s] #	Totals        9       22        6        8       79      167        3      294
[03/09 17:34:20    678s] #cpu time = 00:00:59, elapsed time = 00:00:08, memory = 1851.89 (MB), peak = 2860.44 (MB)
[03/09 17:34:20    678s] #start 2nd optimization iteration ...
[03/09 17:34:22    686s] ### Routing stats: routing = 23.09% drc-check-only = 10.86%
[03/09 17:34:22    686s] #   number of violations = 55
[03/09 17:34:22    686s] #
[03/09 17:34:22    686s] #    By Layer and Type :
[03/09 17:34:22    686s] #	         MetSpc   EOLSpc    Short   CutSpc    EolKO   NUTWre   Totals
[03/09 17:34:22    686s] #	M1            0        0        0        0        0       20       20
[03/09 17:34:22    686s] #	M2            2        5        1        0        8        0       16
[03/09 17:34:22    686s] #	M3            1        0        0        1        3        0        5
[03/09 17:34:22    686s] #	M4            0        0        0        0       13        0       13
[03/09 17:34:22    686s] #	M5            0        0        0        0        0        0        0
[03/09 17:34:22    686s] #	M6            1        0        0        0        0        0        1
[03/09 17:34:22    686s] #	Totals        4        5        1        1       24       20       55
[03/09 17:34:22    686s] #cpu time = 00:00:08, elapsed time = 00:00:01, memory = 1849.34 (MB), peak = 2860.44 (MB)
[03/09 17:34:22    686s] #start 3rd optimization iteration ...
[03/09 17:34:23    688s] ### Routing stats: routing = 23.09% drc-check-only = 10.86%
[03/09 17:34:23    688s] #   number of violations = 25
[03/09 17:34:23    688s] #
[03/09 17:34:23    688s] #    By Layer and Type :
[03/09 17:34:23    688s] #	         MetSpc   EOLSpc    Short   CutSpc    EolKO   NUTWre   Totals
[03/09 17:34:23    688s] #	M1            0        0        0        0        0       11       11
[03/09 17:34:23    688s] #	M2            1        3        1        0        2        0        7
[03/09 17:34:23    688s] #	M3            0        1        0        1        0        0        2
[03/09 17:34:23    688s] #	M4            0        0        0        0        3        0        3
[03/09 17:34:23    688s] #	M5            0        0        0        0        0        0        0
[03/09 17:34:23    688s] #	M6            1        0        0        0        1        0        2
[03/09 17:34:23    688s] #	Totals        2        4        1        1        6       11       25
[03/09 17:34:23    688s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1841.50 (MB), peak = 2860.44 (MB)
[03/09 17:34:23    688s] #start 4th optimization iteration ...
[03/09 17:34:23    689s] ### Routing stats: routing = 23.09% drc-check-only = 10.86%
[03/09 17:34:23    689s] #   number of violations = 4
[03/09 17:34:23    689s] #
[03/09 17:34:23    689s] #    By Layer and Type :
[03/09 17:34:23    689s] #	          EolKO   NUTWre   Totals
[03/09 17:34:23    689s] #	M1            0        3        3
[03/09 17:34:23    689s] #	M2            0        0        0
[03/09 17:34:23    689s] #	M3            0        0        0
[03/09 17:34:23    689s] #	M4            1        0        1
[03/09 17:34:23    689s] #	Totals        1        3        4
[03/09 17:34:23    689s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1838.18 (MB), peak = 2860.44 (MB)
[03/09 17:34:23    689s] #start 5th optimization iteration ...
[03/09 17:34:23    690s] ### Routing stats: routing = 23.09% drc-check-only = 10.86%
[03/09 17:34:23    690s] #   number of violations = 3
[03/09 17:34:23    690s] #
[03/09 17:34:23    690s] #    By Layer and Type :
[03/09 17:34:23    690s] #	         NUTWre   Totals
[03/09 17:34:23    690s] #	M1            3        3
[03/09 17:34:23    690s] #	Totals        3        3
[03/09 17:34:23    690s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.82 (MB), peak = 2860.44 (MB)
[03/09 17:34:23    690s] #start 6th optimization iteration ...
[03/09 17:34:23    690s] ### Routing stats: routing = 23.09% drc-check-only = 10.86%
[03/09 17:34:23    690s] #   number of violations = 3
[03/09 17:34:23    690s] #
[03/09 17:34:23    690s] #    By Layer and Type :
[03/09 17:34:23    690s] #	         NUTWre   Totals
[03/09 17:34:23    690s] #	M1            3        3
[03/09 17:34:23    690s] #	Totals        3        3
[03/09 17:34:23    690s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1834.07 (MB), peak = 2860.44 (MB)
[03/09 17:34:23    690s] #start 7th optimization iteration ...
[03/09 17:34:24    691s] ### Routing stats: routing = 23.09% drc-check-only = 10.86%
[03/09 17:34:24    691s] #   number of violations = 1
[03/09 17:34:24    691s] #
[03/09 17:34:24    691s] #    By Layer and Type :
[03/09 17:34:24    691s] #	         NUTWre   Totals
[03/09 17:34:24    691s] #	M1            1        1
[03/09 17:34:24    691s] #	Totals        1        1
[03/09 17:34:24    691s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1834.51 (MB), peak = 2860.44 (MB)
[03/09 17:34:24    691s] #start 8th optimization iteration ...
[03/09 17:34:24    691s] ### Routing stats: routing = 23.09% drc-check-only = 10.86%
[03/09 17:34:24    691s] #   number of violations = 0
[03/09 17:34:24    691s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1834.30 (MB), peak = 2860.44 (MB)
[03/09 17:34:24    691s] #Complete Detail Routing.
[03/09 17:34:24    691s] #Total number of nets with non-default rule or having extra spacing = 55
[03/09 17:34:24    691s] #Total wire length = 195990 um.
[03/09 17:34:24    691s] #Total half perimeter of net bounding box = 155716 um.
[03/09 17:34:24    691s] #Total wire length on LAYER M1 = 0 um.
[03/09 17:34:24    691s] #Total wire length on LAYER M2 = 36496 um.
[03/09 17:34:24    691s] #Total wire length on LAYER M3 = 43613 um.
[03/09 17:34:24    691s] #Total wire length on LAYER M4 = 56947 um.
[03/09 17:34:24    691s] #Total wire length on LAYER M5 = 41640 um.
[03/09 17:34:24    691s] #Total wire length on LAYER M6 = 15201 um.
[03/09 17:34:24    691s] #Total wire length on LAYER M7 = 2094 um.
[03/09 17:34:24    691s] #Total wire length on LAYER M8 = 0 um.
[03/09 17:34:24    691s] #Total wire length on LAYER M9 = 0 um.
[03/09 17:34:24    691s] #Total wire length on LAYER Pad = 0 um.
[03/09 17:34:24    691s] #Total number of vias = 90004
[03/09 17:34:24    691s] #Up-Via Summary (total 90004):
[03/09 17:34:24    691s] #           
[03/09 17:34:24    691s] #-----------------------
[03/09 17:34:24    691s] # M1              35284
[03/09 17:34:24    691s] # M2              37876
[03/09 17:34:24    691s] # M3              10037
[03/09 17:34:24    691s] # M4               5670
[03/09 17:34:24    691s] # M5                936
[03/09 17:34:24    691s] # M6                201
[03/09 17:34:24    691s] #-----------------------
[03/09 17:34:24    691s] #                 90004 
[03/09 17:34:24    691s] #
[03/09 17:34:24    691s] #Total number of DRC violations = 0
[03/09 17:34:24    691s] ### Time Record (Detail Routing) is uninstalled.
[03/09 17:34:24    691s] #Cpu time = 00:02:28
[03/09 17:34:24    691s] #Elapsed time = 00:00:21
[03/09 17:34:24    691s] #Increased memory = 93.91 (MB)
[03/09 17:34:24    691s] #Total memory = 1834.56 (MB)
[03/09 17:34:24    691s] #Peak memory = 2860.44 (MB)
[03/09 17:34:24    691s] ### Time Record (Fix Iteration) is installed.
[03/09 17:34:24    691s] #
[03/09 17:34:24    691s] #Start Fix Iteration ...
[03/09 17:34:24    691s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[03/09 17:34:24    694s] #
[03/09 17:34:24    694s] #   number of violations = 0
[03/09 17:34:24    694s] #Complete Detail Routing.
[03/09 17:34:24    694s] #Total number of nets with non-default rule or having extra spacing = 55
[03/09 17:34:24    694s] #Total wire length = 195990 um.
[03/09 17:34:24    694s] #Total half perimeter of net bounding box = 155716 um.
[03/09 17:34:24    694s] #Total wire length on LAYER M1 = 0 um.
[03/09 17:34:24    694s] #Total wire length on LAYER M2 = 36496 um.
[03/09 17:34:24    694s] #Total wire length on LAYER M3 = 43613 um.
[03/09 17:34:24    694s] #Total wire length on LAYER M4 = 56947 um.
[03/09 17:34:24    694s] #Total wire length on LAYER M5 = 41640 um.
[03/09 17:34:24    694s] #Total wire length on LAYER M6 = 15201 um.
[03/09 17:34:24    694s] #Total wire length on LAYER M7 = 2094 um.
[03/09 17:34:24    694s] #Total wire length on LAYER M8 = 0 um.
[03/09 17:34:24    694s] #Total wire length on LAYER M9 = 0 um.
[03/09 17:34:24    694s] #Total wire length on LAYER Pad = 0 um.
[03/09 17:34:24    694s] #Total number of vias = 90004
[03/09 17:34:24    694s] #Up-Via Summary (total 90004):
[03/09 17:34:24    694s] #           
[03/09 17:34:24    694s] #-----------------------
[03/09 17:34:24    694s] # M1              35284
[03/09 17:34:24    694s] # M2              37876
[03/09 17:34:24    694s] # M3              10037
[03/09 17:34:24    694s] # M4               5670
[03/09 17:34:24    694s] # M5                936
[03/09 17:34:24    694s] # M6                201
[03/09 17:34:24    694s] #-----------------------
[03/09 17:34:24    694s] #                 90004 
[03/09 17:34:24    694s] #
[03/09 17:34:24    694s] #Total number of DRC violations = 0
[03/09 17:34:24    694s] #cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1834.45 (MB), peak = 2860.44 (MB)
[03/09 17:34:24    694s] ### Time Record (Fix Iteration) is uninstalled.
[03/09 17:34:24    694s] ### Time Record (Post Route Via Swapping) is installed.
[03/09 17:34:24    694s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[03/09 17:34:24    694s] #
[03/09 17:34:24    694s] #Start Post Route via swapping...
[03/09 17:34:24    694s] #23.09% of area are rerouted by ECO routing.
[03/09 17:34:25    700s] #   number of violations = 0
[03/09 17:34:25    700s] #cpu time = 00:00:06, elapsed time = 00:00:01, memory = 1835.84 (MB), peak = 2860.44 (MB)
[03/09 17:34:25    700s] #CELL_VIEW sha256,init has no DRC violation.
[03/09 17:34:25    700s] #Total number of DRC violations = 0
[03/09 17:34:25    700s] #No via is swapped.
[03/09 17:34:25    700s] #Post Route via swapping is done.
[03/09 17:34:25    700s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/09 17:34:25    700s] #Total number of nets with non-default rule or having extra spacing = 55
[03/09 17:34:25    700s] #Total wire length = 195990 um.
[03/09 17:34:25    700s] #Total half perimeter of net bounding box = 155716 um.
[03/09 17:34:25    700s] #Total wire length on LAYER M1 = 0 um.
[03/09 17:34:25    700s] #Total wire length on LAYER M2 = 36496 um.
[03/09 17:34:25    700s] #Total wire length on LAYER M3 = 43613 um.
[03/09 17:34:25    700s] #Total wire length on LAYER M4 = 56947 um.
[03/09 17:34:25    700s] #Total wire length on LAYER M5 = 41640 um.
[03/09 17:34:25    700s] #Total wire length on LAYER M6 = 15201 um.
[03/09 17:34:25    700s] #Total wire length on LAYER M7 = 2094 um.
[03/09 17:34:25    700s] #Total wire length on LAYER M8 = 0 um.
[03/09 17:34:25    700s] #Total wire length on LAYER M9 = 0 um.
[03/09 17:34:25    700s] #Total wire length on LAYER Pad = 0 um.
[03/09 17:34:25    700s] #Total number of vias = 90004
[03/09 17:34:25    700s] #Up-Via Summary (total 90004):
[03/09 17:34:25    700s] #           
[03/09 17:34:25    700s] #-----------------------
[03/09 17:34:25    700s] # M1              35284
[03/09 17:34:25    700s] # M2              37876
[03/09 17:34:25    700s] # M3              10037
[03/09 17:34:25    700s] # M4               5670
[03/09 17:34:25    700s] # M5                936
[03/09 17:34:25    700s] # M6                201
[03/09 17:34:25    700s] #-----------------------
[03/09 17:34:25    700s] #                 90004 
[03/09 17:34:25    700s] #
[03/09 17:34:25    700s] #detailRoute Statistics:
[03/09 17:34:25    700s] #Cpu time = 00:02:37
[03/09 17:34:25    700s] #Elapsed time = 00:00:22
[03/09 17:34:25    700s] #Increased memory = 95.26 (MB)
[03/09 17:34:25    700s] #Total memory = 1835.92 (MB)
[03/09 17:34:25    700s] #Peak memory = 2860.44 (MB)
[03/09 17:34:25    700s] ### global_detail_route design signature (68): route=1500134232 flt_obj=0 vio=1905142130 shield_wire=1
[03/09 17:34:25    700s] ### Time Record (DB Export) is installed.
[03/09 17:34:25    700s] ### export design design signature (69): route=1500134232 fixed_route=1768673948 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1303991406 dirty_area=0 del_dirty_area=0 cell=2061273967 placement=659236281 pin_access=742083925 inst_pattern=159195114
[03/09 17:34:25    701s] #	no debugging net set
[03/09 17:34:25    701s] ### Time Record (DB Export) is uninstalled.
[03/09 17:34:25    701s] ### Time Record (Post Callback) is installed.
[03/09 17:34:25    701s] ### Time Record (Post Callback) is uninstalled.
[03/09 17:34:25    701s] #
[03/09 17:34:25    701s] #globalDetailRoute statistics:
[03/09 17:34:25    701s] #Cpu time = 00:03:39
[03/09 17:34:25    701s] #Elapsed time = 00:01:07
[03/09 17:34:25    701s] #Increased memory = 118.37 (MB)
[03/09 17:34:25    701s] #Total memory = 1828.39 (MB)
[03/09 17:34:25    701s] #Peak memory = 2860.44 (MB)
[03/09 17:34:25    701s] #Number of warnings = 6
[03/09 17:34:25    701s] #Total number of warnings = 28
[03/09 17:34:25    701s] #Number of fails = 0
[03/09 17:34:25    701s] #Total number of fails = 0
[03/09 17:34:25    701s] #Complete globalDetailRoute on Sun Mar  9 17:34:25 2025
[03/09 17:34:25    701s] #
[03/09 17:34:25    701s] ### import design signature (70): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=742083925 inst_pattern=1
[03/09 17:34:25    701s] ### Time Record (globalDetailRoute) is uninstalled.
[03/09 17:34:25    701s] % End globalDetailRoute (date=03/09 17:34:25, total cpu=0:03:39, real=0:01:07, peak res=2860.4M, current mem=1811.8M)
[03/09 17:34:26    701s] #Default setup view is reset to view_tc.
[03/09 17:34:26    701s] #Default setup view is reset to view_tc.
[03/09 17:34:26    701s] AAE_INFO: Post Route call back at the end of routeDesign
[03/09 17:34:26    701s] #routeDesign: cpu time = 00:03:40, elapsed time = 00:01:08, memory = 1796.61 (MB), peak = 2860.44 (MB)
[03/09 17:34:26    701s] 
[03/09 17:34:26    701s] *** Summary of all messages that are not suppressed in this session:
[03/09 17:34:26    701s] Severity  ID               Count  Summary                                  
[03/09 17:34:26    701s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[03/09 17:34:26    701s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/09 17:34:26    701s] *** Message Summary: 3 warning(s), 0 error(s)
[03/09 17:34:26    701s] 
[03/09 17:34:26    701s] ### Time Record (routeDesign) is uninstalled.
[03/09 17:34:26    701s] ### 
[03/09 17:34:26    701s] ###   Scalability Statistics
[03/09 17:34:26    701s] ### 
[03/09 17:34:26    701s] ### --------------------------------+----------------+----------------+----------------+
[03/09 17:34:26    701s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/09 17:34:26    701s] ### --------------------------------+----------------+----------------+----------------+
[03/09 17:34:26    701s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/09 17:34:26    701s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/09 17:34:26    701s] ###   Timing Data Generation        |        00:00:27|        00:00:14|             1.9|
[03/09 17:34:26    701s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/09 17:34:26    701s] ###   DB Export                     |        00:00:01|        00:00:00|             1.0|
[03/09 17:34:26    701s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/09 17:34:26    701s] ###   Instance Pin Access           |        00:00:00|        00:00:00|             1.0|
[03/09 17:34:26    701s] ###   Data Preparation              |        00:00:01|        00:00:00|             1.0|
[03/09 17:34:26    701s] ###   Global Routing                |        00:00:21|        00:00:20|             1.1|
[03/09 17:34:26    701s] ###   Track Assignment              |        00:00:06|        00:00:04|             1.4|
[03/09 17:34:26    701s] ###   Detail Routing                |        00:02:28|        00:00:21|             7.1|
[03/09 17:34:26    701s] ###   Post Route Via Swapping       |        00:00:06|        00:00:01|             1.0|
[03/09 17:34:26    701s] ###   Fix Iteration                 |        00:00:03|        00:00:00|             1.0|
[03/09 17:34:26    701s] ###   Entire Command                |        00:03:40|        00:01:08|             3.2|
[03/09 17:34:26    701s] ### --------------------------------+----------------+----------------+----------------+
[03/09 17:34:26    701s] ### 
[03/09 17:34:26    701s] #% End routeDesign (date=03/09 17:34:26, total cpu=0:03:40, real=0:01:08, peak res=2860.4M, current mem=1796.6M)
[03/09 17:34:26    701s] <CMD> editPowerVia -delete_vias 1 -top_layer 7 -bottom_layer 6
[03/09 17:34:26    701s] #% Begin editPowerVia (date=03/09 17:34:26, mem=1796.6M)
[03/09 17:34:26    701s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:34:26    701s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:34:26    701s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 17:34:26    701s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 17:34:26    701s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 17:34:26    701s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 17:34:26    701s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 17:34:26    701s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 17:34:26    701s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 17:34:26    701s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 17:34:26    701s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 17:34:26    701s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 17:34:26    701s] 
[03/09 17:34:26    701s] The editPowerVia deleted 156 vias from the design.
[03/09 17:34:26    701s] ViaGen deleted 0 via.
[03/09 17:34:26    701s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 17:34:26    701s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 17:34:26    701s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 17:34:26    701s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 17:34:26    701s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 17:34:26    701s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 17:34:26    701s] setViaGenMode -use_cce is reset to default value: false.
[03/09 17:34:26    701s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 17:34:26    701s] #% End editPowerVia (date=03/09 17:34:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1799.1M, current mem=1799.1M)
[03/09 17:34:26    701s] <CMD> editPowerVia -delete_vias 1 -top_layer 6 -bottom_layer 5
[03/09 17:34:26    701s] #% Begin editPowerVia (date=03/09 17:34:26, mem=1799.1M)
[03/09 17:34:26    701s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:34:26    701s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:34:26    701s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 17:34:26    701s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 17:34:26    701s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 17:34:26    701s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 17:34:26    701s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 17:34:26    701s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 17:34:26    701s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 17:34:26    701s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 17:34:26    701s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 17:34:26    701s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 17:34:26    701s] 
[03/09 17:34:26    701s] The editPowerVia deleted 236 vias from the design.
[03/09 17:34:26    701s] ViaGen deleted 0 via.
[03/09 17:34:26    701s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 17:34:26    701s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 17:34:26    701s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 17:34:26    701s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 17:34:26    701s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 17:34:26    701s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 17:34:26    701s] setViaGenMode -use_cce is reset to default value: false.
[03/09 17:34:26    701s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 17:34:26    701s] #% End editPowerVia (date=03/09 17:34:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1799.2M, current mem=1799.2M)
[03/09 17:34:26    701s] <CMD> editPowerVia -delete_vias 1 -top_layer 5 -bottom_layer 4
[03/09 17:34:26    701s] #% Begin editPowerVia (date=03/09 17:34:26, mem=1799.2M)
[03/09 17:34:26    701s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:34:26    701s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:34:26    701s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 17:34:26    701s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 17:34:26    701s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 17:34:26    701s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 17:34:26    701s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 17:34:26    701s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 17:34:26    701s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 17:34:26    701s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 17:34:26    701s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 17:34:26    701s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 17:34:26    701s] 
[03/09 17:34:26    701s] The editPowerVia deleted 236 vias from the design.
[03/09 17:34:26    701s] ViaGen deleted 0 via.
[03/09 17:34:26    701s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 17:34:26    701s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 17:34:26    701s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 17:34:26    701s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 17:34:26    701s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 17:34:26    701s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 17:34:26    701s] setViaGenMode -use_cce is reset to default value: false.
[03/09 17:34:26    701s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 17:34:26    701s] #% End editPowerVia (date=03/09 17:34:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1799.2M, current mem=1799.2M)
[03/09 17:34:26    701s] <CMD> editPowerVia -delete_vias 1 -top_layer 4 -bottom_layer 3
[03/09 17:34:26    702s] #% Begin editPowerVia (date=03/09 17:34:26, mem=1799.2M)
[03/09 17:34:26    702s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:34:26    702s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:34:26    702s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 17:34:26    702s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 17:34:26    702s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 17:34:26    702s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 17:34:26    702s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 17:34:26    702s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 17:34:26    702s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 17:34:26    702s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 17:34:26    702s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 17:34:26    702s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 17:34:26    702s] 
[03/09 17:34:26    702s] The editPowerVia deleted 1776 vias from the design.
[03/09 17:34:26    702s] ViaGen deleted 0 via.
[03/09 17:34:26    702s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 17:34:26    702s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 17:34:26    702s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 17:34:26    702s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 17:34:26    702s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 17:34:26    702s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 17:34:26    702s] setViaGenMode -use_cce is reset to default value: false.
[03/09 17:34:26    702s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 17:34:26    702s] #% End editPowerVia (date=03/09 17:34:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1799.2M, current mem=1799.2M)
[03/09 17:34:26    702s] <CMD> editPowerVia -delete_vias 1 -top_layer 3 -bottom_layer 2
[03/09 17:34:26    702s] #% Begin editPowerVia (date=03/09 17:34:26, mem=1799.2M)
[03/09 17:34:26    702s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:34:26    702s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:34:26    702s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 17:34:26    702s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 17:34:26    702s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 17:34:26    702s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 17:34:26    702s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 17:34:26    702s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 17:34:26    702s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 17:34:26    702s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 17:34:26    702s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 17:34:26    702s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 17:34:26    702s] 
[03/09 17:34:26    702s] The editPowerVia deleted 16317 vias from the design.
[03/09 17:34:26    702s] ViaGen deleted 0 via.
[03/09 17:34:26    702s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 17:34:26    702s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 17:34:26    702s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 17:34:26    702s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 17:34:26    702s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 17:34:26    702s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 17:34:26    702s] setViaGenMode -use_cce is reset to default value: false.
[03/09 17:34:26    702s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 17:34:26    702s] #% End editPowerVia (date=03/09 17:34:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1799.8M, current mem=1799.8M)
[03/09 17:34:26    702s] <CMD> editPowerVia -delete_vias 1 -top_layer 2 -bottom_layer 1
[03/09 17:34:26    702s] #% Begin editPowerVia (date=03/09 17:34:26, mem=1799.8M)
[03/09 17:34:26    702s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:34:26    702s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:34:26    702s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 17:34:26    702s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 17:34:26    702s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 17:34:26    702s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 17:34:26    702s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 17:34:26    702s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 17:34:26    702s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 17:34:26    702s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 17:34:26    702s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 17:34:26    702s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 17:34:26    702s] 
[03/09 17:34:26    702s] The editPowerVia deleted 441 vias from the design.
[03/09 17:34:26    702s] ViaGen deleted 0 via.
[03/09 17:34:26    702s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 17:34:26    702s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 17:34:26    702s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 17:34:26    702s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 17:34:26    702s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 17:34:26    702s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 17:34:26    702s] setViaGenMode -use_cce is reset to default value: false.
[03/09 17:34:26    702s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 17:34:26    702s] #% End editPowerVia (date=03/09 17:34:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1799.8M, current mem=1799.8M)
[03/09 17:34:26    702s] <CMD> editPowerVia -add_vias 1
[03/09 17:34:26    702s] #% Begin editPowerVia (date=03/09 17:34:26, mem=1799.8M)
[03/09 17:34:26    702s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:34:26    702s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 17:34:26    702s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 17:34:26    702s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 17:34:26    702s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 17:34:26    702s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 17:34:26    702s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 17:34:26    702s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 17:34:26    702s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 17:34:26    702s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 17:34:26    702s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 17:34:26    702s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 17:34:26    702s] ViaGen engine uses clone via flow to insert special vias. Open fgc and cce engine automatically.
[03/09 17:34:26    702s] setViaGenMode -use_clone_via 1 is set by default for this design under 12nm node. 
[03/09 17:34:26    702s] 
[03/09 17:34:26    702s] Multi-CPU acceleration using 8 CPU(s).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 6.30) (483.26, 6.37).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 249.30) (483.26, 249.37).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 188.82) (483.26, 188.89).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 67.86) (483.26, 67.93).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 309.78) (483.26, 309.85).
[03/09 17:34:26    702s] Clone Via Engine is enabled.
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 128.34) (483.26, 128.41).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 370.26) (483.26, 370.33).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 430.74) (483.26, 430.81).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 129.42) (483.26, 129.49).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 189.90) (483.26, 189.97).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 7.38) (483.26, 7.45).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 371.34) (483.26, 371.41).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 68.94) (483.26, 69.01).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 431.82) (483.26, 431.89).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 250.38) (483.26, 250.45).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 310.86) (483.26, 310.93).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 130.50) (483.26, 130.57).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 190.98) (483.26, 191.05).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 8.46) (483.26, 8.53).
[03/09 17:34:26    702s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 372.42) (483.26, 372.49).
[03/09 17:34:26    702s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[03/09 17:34:26    702s] To increase the message display limit, refer to the product command reference manual.
[03/09 17:34:27    707s] ViaGen created 35038 vias, deleted 0 via to avoid violation.
[03/09 17:34:27    707s] +--------+----------------+----------------+
[03/09 17:34:27    707s] |  Layer |     Created    |     Deleted    |
[03/09 17:34:27    707s] +--------+----------------+----------------+
[03/09 17:34:27    707s] |   V1   |      16317     |        0       |
[03/09 17:34:27    707s] |   V2   |      16317     |        0       |
[03/09 17:34:27    707s] |   V3   |      1776      |        0       |
[03/09 17:34:27    707s] |   V4   |       236      |        0       |
[03/09 17:34:27    707s] |   V5   |       236      |        0       |
[03/09 17:34:27    707s] |   V6   |       156      |        0       |
[03/09 17:34:27    707s] +--------+----------------+----------------+
[03/09 17:34:27    707s] -------CLONE VIA REPORT BEGIN------
[03/09 17:34:27    707s] Try encode positions: 18189, succeed: 18181, fail: 8
[03/09 17:34:27    707s] Try save via proto number: 16561, succeed: 8 (8 via protos, 1 via cells), fail: 16553
[03/09 17:34:27    707s] Try clone: 1620 (1620 vias)
[03/09 17:34:27    707s] |--Clone succeed: 1620 (1620 vias)
[03/09 17:34:27    707s] |  |_Try skip for Non-Stack FGC: 1620, succeed: 1620, fail: 0
[03/09 17:34:27    707s] |--Try check FGC background: 0, save template: 0, find template and drop: 0
[03/09 17:34:27    707s] |__Clone fail: 0 (0 vias)
[03/09 17:34:27    707s]    |-unknown error: 0, CCE can't fix: 0, FGC drc: 0, May lead minStep: 0
[03/09 17:34:27    707s]    |_Skip original flow num: 0
[03/09 17:34:27    707s] -------CLONE VIA REPORT END------
[03/09 17:34:27    707s] setViaGenMode -use_clone_via is reset to default value: false.
[03/09 17:34:27    707s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 17:34:27    707s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 17:34:27    707s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 17:34:27    707s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 17:34:27    707s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 17:34:27    707s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 17:34:27    707s] setViaGenMode -use_cce is reset to default value: false.
[03/09 17:34:27    707s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 17:34:27    707s] #% End editPowerVia (date=03/09 17:34:27, total cpu=0:00:05.7, real=0:00:01.0, peak res=1802.7M, current mem=1802.7M)
[03/09 17:34:27    707s] <CMD> setLayerPreference node_net -isVisible 1
[03/09 17:34:27    707s] <CMD> setLayerPreference node_net -isVisible 0
[03/09 17:34:27    707s] <CMD> setLayerPreference node_net -isVisible 1
[03/09 17:34:27    707s] <CMD_INTERNAL> selectWire 1.2160 29.7240 249.9200 30.5880 4 VSS
[03/09 17:34:27    707s] **WARN: (IMPSYC-534):	Cannot selectWire (1.2160 29.7240) (249.9200 30.5880) 4 VSS - could not find it.
[03/09 17:34:27    707s] <CMD> saveDesign route
[03/09 17:34:28    708s] #% Begin save design ... (date=03/09 17:34:27, mem=1802.1M)
[03/09 17:34:28    708s] % Begin Save ccopt configuration ... (date=03/09 17:34:28, mem=1802.1M)
[03/09 17:34:28    708s] % End Save ccopt configuration ... (date=03/09 17:34:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1802.3M, current mem=1802.3M)
[03/09 17:34:28    708s] % Begin Save netlist data ... (date=03/09 17:34:28, mem=1802.3M)
[03/09 17:34:28    708s] Writing Binary DB to route.dat.tmp/vbin/sha256.v.bin in multi-threaded mode...
[03/09 17:34:28    708s] % End Save netlist data ... (date=03/09 17:34:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1804.2M, current mem=1804.2M)
[03/09 17:34:28    708s] Saving symbol-table file in separate thread ...
[03/09 17:34:28    708s] Saving congestion map file in separate thread ...
[03/09 17:34:28    708s] Saving congestion map file route.dat.tmp/sha256.route.congmap.gz ...
[03/09 17:34:28    708s] % Begin Save AAE data ... (date=03/09 17:34:28, mem=1804.6M)
[03/09 17:34:28    708s] Saving AAE Data ...
[03/09 17:34:28    708s] AAE DB initialization (MEM=2974 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/09 17:34:28    708s] % End Save AAE data ... (date=03/09 17:34:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1805.6M, current mem=1805.6M)
[03/09 17:34:28    708s] Saving preference file route.dat.tmp/gui.pref.tcl ...
[03/09 17:34:28    708s] Saving mode setting ...
[03/09 17:34:28    708s] Saving global file ...
[03/09 17:34:28    708s] Saving Drc markers ...
[03/09 17:34:28    708s] ... No Drc file written since there is no markers found.
[03/09 17:34:28    708s] Saving special route data file in separate thread ...
[03/09 17:34:28    708s] Saving PG file in separate thread ...
[03/09 17:34:28    708s] Saving placement file in separate thread ...
[03/09 17:34:28    708s] Saving route file in separate thread ...
[03/09 17:34:28    708s] Saving property file in separate thread ...
[03/09 17:34:28    708s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/09 17:34:28    708s] Saving property file route.dat.tmp/sha256.prop
[03/09 17:34:28    708s] Saving PG file route.dat.tmp/sha256.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Sun Mar  9 17:34:28 2025)
[03/09 17:34:28    708s] Save Adaptive View Pruning View Names to Binary file
[03/09 17:34:28    708s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3039.6M) ***
[03/09 17:34:28    708s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=3039.6M) ***
[03/09 17:34:28    708s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:34:28    708s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=3031.6M) ***
[03/09 17:34:28    708s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:34:28    708s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:34:28    708s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=3015.5M) ***
[03/09 17:34:28    708s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:34:28    708s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:34:29    708s] #Saving pin access data to file route.dat.tmp/sha256.apa ...
[03/09 17:34:29    708s] #
[03/09 17:34:29    708s] Saving preRoute extracted patterns in file 'route.dat.tmp/sha256.techData.gz' ...
[03/09 17:34:29    708s] Saving preRoute extraction data in directory 'route.dat.tmp/extraction/' ...
[03/09 17:34:29    708s] Checksum of RCGrid density data::120
[03/09 17:34:29    708s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:34:29    708s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/09 17:34:29    708s] % Begin Save power constraints data ... (date=03/09 17:34:29, mem=1808.2M)
[03/09 17:34:29    708s] % End Save power constraints data ... (date=03/09 17:34:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1808.2M, current mem=1808.2M)
[03/09 17:34:29    708s] Generated self-contained design route.dat.tmp
[03/09 17:34:29    709s] #% End save design ... (date=03/09 17:34:29, total cpu=0:00:01.0, real=0:00:01.0, peak res=1808.2M, current mem=1807.5M)
[03/09 17:34:29    709s] *** Message Summary: 0 warning(s), 0 error(s)
[03/09 17:34:29    709s] 
[03/09 17:34:29    709s] <CMD> deselectAll
[03/09 17:34:29    709s] <CMD> fit
[03/09 17:34:29    709s] <CMD> ecoRoute -fix_drc
[03/09 17:34:29    709s] ### Time Record (ecoRoute) is installed.
[03/09 17:34:29    709s] **INFO: User settings:
[03/09 17:34:29    709s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/09 17:34:29    709s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/09 17:34:29    709s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/09 17:34:29    709s] setNanoRouteMode -grouteExpTdStdDelay                           5.5
[03/09 17:34:29    709s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/09 17:34:29    709s] setNanoRouteMode -timingEngine                                  .timing_file_6388.tif.gz
[03/09 17:34:29    709s] setDesignMode -bottomRoutingLayer                               2
[03/09 17:34:29    709s] setDesignMode -node                                             N7
[03/09 17:34:29    709s] setDesignMode -process                                          7
[03/09 17:34:29    709s] setDesignMode -topRoutingLayer                                  7
[03/09 17:34:29    709s] 
[03/09 17:34:29    709s] #% Begin detailRoute (date=03/09 17:34:29, mem=1807.6M)
[03/09 17:34:29    709s] 
[03/09 17:34:29    709s] detailRoute -fix_drc
[03/09 17:34:29    709s] 
[03/09 17:34:29    709s] #Start detailRoute on Sun Mar  9 17:34:29 2025
[03/09 17:34:29    709s] #
[03/09 17:34:29    709s] ### Time Record (detailRoute) is installed.
[03/09 17:34:29    709s] ### Time Record (Pre Callback) is installed.
[03/09 17:34:29    709s] ### Time Record (Pre Callback) is uninstalled.
[03/09 17:34:29    709s] ### Time Record (DB Import) is installed.
[03/09 17:34:29    709s] ### Time Record (Timing Data Generation) is installed.
[03/09 17:34:29    709s] ### Time Record (Timing Data Generation) is uninstalled.
[03/09 17:34:30    709s] ### Net info: total nets: 9278
[03/09 17:34:30    709s] ### Net info: dirty nets: 0
[03/09 17:34:30    709s] ### Net info: marked as disconnected nets: 0
[03/09 17:34:30    709s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/09 17:34:30    709s] #num needed restored net=0
[03/09 17:34:30    709s] #need_extraction net=0 (total=9278)
[03/09 17:34:30    709s] ### Net info: fully routed nets: 9194
[03/09 17:34:30    709s] ### Net info: trivial (< 2 pins) nets: 84
[03/09 17:34:30    709s] ### Net info: unrouted nets: 0
[03/09 17:34:30    709s] ### Net info: re-extraction nets: 0
[03/09 17:34:30    709s] ### Net info: ignored nets: 0
[03/09 17:34:30    709s] ### Net info: skip routing nets: 0
[03/09 17:34:30    709s] ### import design signature (71): route=2115766356 fixed_route=1768673948 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1600988047 dirty_area=0 del_dirty_area=0 cell=2061273967 placement=659236281 pin_access=742083925 inst_pattern=1
[03/09 17:34:30    709s] ### Time Record (DB Import) is uninstalled.
[03/09 17:34:30    709s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[03/09 17:34:30    709s] #RTESIG:78da95564d6f9c3014ec39bfc222396ca5cdd6cfdfbe56cab16915b5bd222f1882622002
[03/09 17:34:30    709s] #       5329fdf5356d15b5d1ee9a677182f1786cc6f3def5cdf7bb0752303800bf9d81d212c8fd
[03/09 17:34:30    709s] #       0363343db71404fdc0a04c9fbe7d2caeae6f3e7ff9ca2589d3e2c9ee388e614fea97c1f5
[03/09 17:34:30    709s] #       5d456adfb8254432fb18bba17dff17ac48e1963812f23cceb1ac5c0847573d156437c729
[03/09 17:34:30    709s] #       c1f66499fdf46692d4ffad700a61101aa4cdd1199a455852dcebcbb24152842a2634069d
[03/09 17:34:30    709s] #       ce84925d3744dffa298b56f4cfb127c17e58fa3c5e926215f3cf0633332c238d0bf3561b
[03/09 17:34:30    709s] #       5081831ba41e2e00b580048c89a5c0cad1182b70a3b0fc06631e4139e67084c088170a50
[03/09 17:34:30    709s] #       68ec510a83e237c939f353f75c26f2bef475bb7d250914a94d022a8794c5f26b81e1d7e9
[03/09 17:34:30    709s] #       167f0204bbc6ea41d94e29f69a42d14f839b5ef667a01ab2196d8545ac6dd7049caab21f
[03/09 17:34:30    709s] #       6b1f0ec76eb81cddd6bcc9a79318cccf068aba4590060ace040e6e5170811393d2ce6c2e
[03/09 17:34:30    709s] #       4e09ce30ec9ca99c37800b8651c00d276c3b5ca66a210f92ae83ec9a30ba78a601d0266b
[03/09 17:34:30    709s] #       23501cf5eb9454794ead01b321ad53c179ecdac7cd371f0ca0541b96ee1f43d0af75618e
[03/09 17:34:30    709s] #       6ea8dd54bf762da7b66ad65e6518079f4199ac698c863cc67252fcd89ea960192a25acc9
[03/09 17:34:30    709s] #       6a489d38c7748a34f9ab682b1f427974b3af2f271fa306d3cf33902c2b18542a2cbf3dbb
[03/09 17:34:30    709s] #       bd9f5c33043dc7a6627f885d9fde954d177ca9b831e94573687f9eddf6bb5f211a2baa
[03/09 17:34:30    709s] #
[03/09 17:34:30    709s] #WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
[03/09 17:34:30    709s] #Using multithreading with 8 threads.
[03/09 17:34:30    709s] ### Time Record (Data Preparation) is installed.
[03/09 17:34:30    709s] #Start routing data preparation on Sun Mar  9 17:34:30 2025
[03/09 17:34:30    709s] #
[03/09 17:34:30    709s] #Minimum voltage of a net in the design = 0.000.
[03/09 17:34:30    709s] #Maximum voltage of a net in the design = 0.700.
[03/09 17:34:30    709s] #Voltage range [0.000 - 0.700] has 9275 nets.
[03/09 17:34:30    709s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/09 17:34:30    709s] #Voltage range [0.700 - 0.700] has 1 net.
[03/09 17:34:30    709s] #Build and mark too close pins for the same net.
[03/09 17:34:30    710s] ### Time Record (Cell Pin Access) is installed.
[03/09 17:34:30    710s] #Initial pin access analysis.
[03/09 17:34:30    710s] #Detail pin access analysis.
[03/09 17:34:30    710s] ### Time Record (Cell Pin Access) is uninstalled.
[03/09 17:34:30    710s] #WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
[03/09 17:34:30    710s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[03/09 17:34:30    710s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[03/09 17:34:30    710s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[03/09 17:34:30    710s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[03/09 17:34:30    710s] # M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
[03/09 17:34:30    710s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[03/09 17:34:30    710s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[03/09 17:34:30    710s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[03/09 17:34:30    710s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[03/09 17:34:30    710s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[03/09 17:34:30    710s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[03/09 17:34:30    710s] # Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
[03/09 17:34:30    710s] #WARNING (NRDB-2322) There are no valid layer for shielding.
[03/09 17:34:30    710s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[03/09 17:34:30    710s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1817.14 (MB), peak = 2860.44 (MB)
[03/09 17:34:30    710s] #Regenerating Ggrids automatically.
[03/09 17:34:30    710s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[03/09 17:34:30    710s] #Using automatically generated G-grids.
[03/09 17:34:30    710s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/09 17:34:30    710s] #Done routing data preparation.
[03/09 17:34:30    710s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1820.19 (MB), peak = 2860.44 (MB)
[03/09 17:34:30    710s] ### Time Record (Data Preparation) is uninstalled.
[03/09 17:34:30    710s] ### Time Record (Detail Routing) is installed.
[03/09 17:34:30    710s] #Start instance access analysis using 8 threads...
[03/09 17:34:30    710s] #Set layer M2 to be advanced pin access layer.
[03/09 17:34:30    710s] ### Time Record (Instance Pin Access) is installed.
[03/09 17:34:30    710s] #0 instance pins are hard to access
[03/09 17:34:30    710s] #Instance access analysis statistics:
[03/09 17:34:30    710s] #Cpu time = 00:00:00
[03/09 17:34:30    710s] #Elapsed time = 00:00:00
[03/09 17:34:30    710s] #Increased memory = -0.84 (MB)
[03/09 17:34:30    710s] #Total memory = 1819.34 (MB)
[03/09 17:34:30    710s] #Peak memory = 2860.44 (MB)
[03/09 17:34:30    710s] ### Time Record (Instance Pin Access) is uninstalled.
[03/09 17:34:30    710s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[03/09 17:34:30    710s] #
[03/09 17:34:30    710s] #Start Detail Routing...
[03/09 17:34:30    711s] #start initial detail routing ...
[03/09 17:34:31    711s] ### Design has 0 dirty nets, has valid drcs
[03/09 17:34:31    711s] ### Routing stats:
[03/09 17:34:31    711s] #   number of violations = 0
[03/09 17:34:31    711s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1819.29 (MB), peak = 2860.44 (MB)
[03/09 17:34:31    711s] #Complete Detail Routing.
[03/09 17:34:31    711s] #Total number of nets with non-default rule or having extra spacing = 55
[03/09 17:34:31    711s] #Total wire length = 195990 um.
[03/09 17:34:31    711s] #Total half perimeter of net bounding box = 155716 um.
[03/09 17:34:31    711s] #Total wire length on LAYER M1 = 0 um.
[03/09 17:34:31    711s] #Total wire length on LAYER M2 = 36496 um.
[03/09 17:34:31    711s] #Total wire length on LAYER M3 = 43613 um.
[03/09 17:34:31    711s] #Total wire length on LAYER M4 = 56947 um.
[03/09 17:34:31    711s] #Total wire length on LAYER M5 = 41640 um.
[03/09 17:34:31    711s] #Total wire length on LAYER M6 = 15201 um.
[03/09 17:34:31    711s] #Total wire length on LAYER M7 = 2094 um.
[03/09 17:34:31    711s] #Total wire length on LAYER M8 = 0 um.
[03/09 17:34:31    711s] #Total wire length on LAYER M9 = 0 um.
[03/09 17:34:31    711s] #Total wire length on LAYER Pad = 0 um.
[03/09 17:34:31    711s] #Total number of vias = 90004
[03/09 17:34:31    711s] #Up-Via Summary (total 90004):
[03/09 17:34:31    711s] #           
[03/09 17:34:31    711s] #-----------------------
[03/09 17:34:31    711s] # M1              35284
[03/09 17:34:31    711s] # M2              37876
[03/09 17:34:31    711s] # M3              10037
[03/09 17:34:31    711s] # M4               5670
[03/09 17:34:31    711s] # M5                936
[03/09 17:34:31    711s] # M6                201
[03/09 17:34:31    711s] #-----------------------
[03/09 17:34:31    711s] #                 90004 
[03/09 17:34:31    711s] #
[03/09 17:34:31    711s] #Total number of DRC violations = 0
[03/09 17:34:31    711s] ### Time Record (Detail Routing) is uninstalled.
[03/09 17:34:31    711s] #Cpu time = 00:00:02
[03/09 17:34:31    711s] #Elapsed time = 00:00:01
[03/09 17:34:31    711s] #Increased memory = 9.41 (MB)
[03/09 17:34:31    711s] #Total memory = 1819.29 (MB)
[03/09 17:34:31    711s] #Peak memory = 2860.44 (MB)
[03/09 17:34:31    711s] ### Time Record (Fix Iteration) is installed.
[03/09 17:34:31    711s] #
[03/09 17:34:31    711s] #Start Fix Iteration ...
[03/09 17:34:31    711s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[03/09 17:34:31    713s] #
[03/09 17:34:31    713s] #   number of violations = 0
[03/09 17:34:31    713s] #Complete Detail Routing.
[03/09 17:34:31    713s] #Total number of nets with non-default rule or having extra spacing = 55
[03/09 17:34:31    713s] #Total wire length = 195990 um.
[03/09 17:34:31    713s] #Total half perimeter of net bounding box = 155716 um.
[03/09 17:34:31    713s] #Total wire length on LAYER M1 = 0 um.
[03/09 17:34:31    713s] #Total wire length on LAYER M2 = 36496 um.
[03/09 17:34:31    713s] #Total wire length on LAYER M3 = 43613 um.
[03/09 17:34:31    713s] #Total wire length on LAYER M4 = 56947 um.
[03/09 17:34:31    713s] #Total wire length on LAYER M5 = 41640 um.
[03/09 17:34:31    713s] #Total wire length on LAYER M6 = 15201 um.
[03/09 17:34:31    713s] #Total wire length on LAYER M7 = 2094 um.
[03/09 17:34:31    713s] #Total wire length on LAYER M8 = 0 um.
[03/09 17:34:31    713s] #Total wire length on LAYER M9 = 0 um.
[03/09 17:34:31    713s] #Total wire length on LAYER Pad = 0 um.
[03/09 17:34:31    713s] #Total number of vias = 90004
[03/09 17:34:31    713s] #Up-Via Summary (total 90004):
[03/09 17:34:31    713s] #           
[03/09 17:34:31    713s] #-----------------------
[03/09 17:34:31    713s] # M1              35284
[03/09 17:34:31    713s] # M2              37876
[03/09 17:34:31    713s] # M3              10037
[03/09 17:34:31    713s] # M4               5670
[03/09 17:34:31    713s] # M5                936
[03/09 17:34:31    713s] # M6                201
[03/09 17:34:31    713s] #-----------------------
[03/09 17:34:31    713s] #                 90004 
[03/09 17:34:31    713s] #
[03/09 17:34:31    713s] #Total number of DRC violations = 0
[03/09 17:34:31    713s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1819.64 (MB), peak = 2860.44 (MB)
[03/09 17:34:31    713s] ### Time Record (Fix Iteration) is uninstalled.
[03/09 17:34:31    713s] ### detail_route design signature (80): route=2141256249 flt_obj=0 vio=1905142130 shield_wire=1
[03/09 17:34:31    713s] ### Time Record (DB Export) is installed.
[03/09 17:34:31    713s] ### export design design signature (81): route=2141256249 fixed_route=1768673948 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1711739027 dirty_area=0 del_dirty_area=0 cell=2061273967 placement=659236281 pin_access=742083925 inst_pattern=1223875544
[03/09 17:34:31    714s] #	no debugging net set
[03/09 17:34:31    714s] ### Time Record (DB Export) is uninstalled.
[03/09 17:34:31    714s] ### Time Record (Post Callback) is installed.
[03/09 17:34:31    714s] ### Time Record (Post Callback) is uninstalled.
[03/09 17:34:31    714s] #
[03/09 17:34:31    714s] #detailRoute statistics:
[03/09 17:34:31    714s] #Cpu time = 00:00:05
[03/09 17:34:31    714s] #Elapsed time = 00:00:02
[03/09 17:34:31    714s] #Increased memory = -12.95 (MB)
[03/09 17:34:31    714s] #Total memory = 1794.64 (MB)
[03/09 17:34:31    714s] #Peak memory = 2860.44 (MB)
[03/09 17:34:31    714s] #Number of warnings = 5
[03/09 17:34:31    714s] #Total number of warnings = 33
[03/09 17:34:31    714s] #Number of fails = 0
[03/09 17:34:31    714s] #Total number of fails = 0
[03/09 17:34:31    714s] #Complete detailRoute on Sun Mar  9 17:34:31 2025
[03/09 17:34:31    714s] #
[03/09 17:34:31    714s] ### import design signature (82): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=742083925 inst_pattern=1
[03/09 17:34:31    714s] ### Time Record (detailRoute) is uninstalled.
[03/09 17:34:31    714s] #% End detailRoute (date=03/09 17:34:31, total cpu=0:00:05.3, real=0:00:02.0, peak res=1807.6M, current mem=1788.2M)
[03/09 17:34:31    714s] ### Time Record (ecoRoute) is uninstalled.
[03/09 17:34:31    714s] ### 
[03/09 17:34:31    714s] ###   Scalability Statistics
[03/09 17:34:31    714s] ### 
[03/09 17:34:31    714s] ### --------------------------------+----------------+----------------+----------------+
[03/09 17:34:31    714s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[03/09 17:34:31    714s] ### --------------------------------+----------------+----------------+----------------+
[03/09 17:34:31    714s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/09 17:34:31    714s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/09 17:34:31    714s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/09 17:34:31    714s] ###   DB Import                     |        00:00:01|        00:00:00|             1.0|
[03/09 17:34:31    714s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/09 17:34:31    714s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/09 17:34:31    714s] ###   Instance Pin Access           |        00:00:00|        00:00:00|             1.0|
[03/09 17:34:31    714s] ###   Data Preparation              |        00:00:01|        00:00:00|             1.0|
[03/09 17:34:31    714s] ###   Detail Routing                |        00:00:01|        00:00:00|             1.0|
[03/09 17:34:31    714s] ###   Fix Iteration                 |        00:00:02|        00:00:00|             1.0|
[03/09 17:34:31    714s] ###   Entire Command                |        00:00:05|        00:00:02|             2.8|
[03/09 17:34:31    714s] ### --------------------------------+----------------+----------------+----------------+
[03/09 17:34:31    714s] ### 
[03/09 17:34:31    714s] <CMD> summaryReport -noHtml -outfile ../summary_0.1_700.rpt
[03/09 17:34:31    714s] Start to collect the design information.
[03/09 17:34:31    714s] Build netlist information for Cell sha256.
[03/09 17:34:31    714s] Finished collecting the design information.
[03/09 17:34:31    714s] Generating standard cells used in the design report.
[03/09 17:34:31    714s] Analyze library ... 
[03/09 17:34:31    714s] Analyze netlist ... 
[03/09 17:34:31    714s] Generating HFO information report.
[03/09 17:34:31    714s] Generate no-driven nets information report.
[03/09 17:34:31    714s] Analyze timing ... 
[03/09 17:34:31    714s] Analyze floorplan/placement ... 
[03/09 17:34:31    714s] All LLGs are deleted
[03/09 17:34:31    714s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2884.0M, EPOCH TIME: 1741512871.874485
[03/09 17:34:31    714s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2884.0M, EPOCH TIME: 1741512871.874744
[03/09 17:34:31    714s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2884.0M, EPOCH TIME: 1741512871.883846
[03/09 17:34:31    714s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3012.1M, EPOCH TIME: 1741512871.888853
[03/09 17:34:31    714s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3012.1M, EPOCH TIME: 1741512871.898599
[03/09 17:34:31    714s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.006, MEM:3012.1M, EPOCH TIME: 1741512871.904338
[03/09 17:34:31    714s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2980.0M, EPOCH TIME: 1741512871.913306
[03/09 17:34:31    714s] Process 35262 wires and vias for routing blockage analysis
[03/09 17:34:31    714s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.110, REAL:0.016, MEM:3012.1M, EPOCH TIME: 1741512871.929593
[03/09 17:34:31    714s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.160, REAL:0.046, MEM:3012.1M, EPOCH TIME: 1741512871.934962
[03/09 17:34:31    714s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.080, MEM:2884.0M, EPOCH TIME: 1741512871.964145
[03/09 17:34:31    714s] All LLGs are deleted
[03/09 17:34:31    714s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2884.0M, EPOCH TIME: 1741512871.984501
[03/09 17:34:31    714s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.005, MEM:2884.0M, EPOCH TIME: 1741512871.989962
[03/09 17:34:31    714s] Analysis Routing ...
[03/09 17:34:31    714s] Report saved in file ../summary_0.1_700.rpt
[03/09 17:34:31    714s] <CMD> report_timing > ../timing_0.1_700.rpt
[03/09 17:34:32    714s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/09 17:34:32    714s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[03/09 17:34:32    714s] AAE DB initialization (MEM=2884.02 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/09 17:34:32    714s] #################################################################################
[03/09 17:34:32    714s] # Design Stage: PostRoute
[03/09 17:34:32    714s] # Design Name: sha256
[03/09 17:34:32    714s] # Design Mode: 7nm
[03/09 17:34:32    714s] # Analysis Mode: MMMC Non-OCV 
[03/09 17:34:32    714s] # Parasitics Mode: No SPEF/RCDB 
[03/09 17:34:32    714s] # Signoff Settings: SI Off 
[03/09 17:34:32    714s] #################################################################################
[03/09 17:34:32    714s] Extraction called for design 'sha256' of instances=25867 and nets=9278 using extraction engine 'preRoute' .
[03/09 17:34:32    714s] PreRoute RC Extraction called for design sha256.
[03/09 17:34:32    714s] RC Extraction called in multi-corner(1) mode.
[03/09 17:34:32    714s] RCMode: PreRoute
[03/09 17:34:32    714s]       RC Corner Indexes            0   
[03/09 17:34:32    714s] Capacitance Scaling Factor   : 1.00000 
[03/09 17:34:32    714s] Resistance Scaling Factor    : 1.00000 
[03/09 17:34:32    714s] Clock Cap. Scaling Factor    : 1.00000 
[03/09 17:34:32    714s] Clock Res. Scaling Factor    : 1.00000 
[03/09 17:34:32    714s] Shrink Factor                : 1.00000
[03/09 17:34:32    714s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 17:34:32    714s] Using Quantus QRC technology file ...
[03/09 17:34:32    714s] 
[03/09 17:34:32    714s] Trim Metal Layers:
[03/09 17:34:32    715s] LayerId::1 widthSet size::1
[03/09 17:34:32    715s] LayerId::2 widthSet size::1
[03/09 17:34:32    715s] LayerId::3 widthSet size::1
[03/09 17:34:32    715s] LayerId::4 widthSet size::1
[03/09 17:34:32    715s] LayerId::5 widthSet size::1
[03/09 17:34:32    715s] LayerId::6 widthSet size::1
[03/09 17:34:32    715s] LayerId::7 widthSet size::1
[03/09 17:34:32    715s] LayerId::8 widthSet size::1
[03/09 17:34:32    715s] LayerId::9 widthSet size::1
[03/09 17:34:32    715s] LayerId::10 widthSet size::1
[03/09 17:34:32    715s] Updating RC grid for preRoute extraction ...
[03/09 17:34:32    715s] eee: pegSigSF::1.070000
[03/09 17:34:32    715s] Initializing multi-corner resistance tables ...
[03/09 17:34:32    715s] eee: l::1 avDens::0.000871 usedTrk::132.300007 availTrk::151875.000000 sigTrk::132.300007
[03/09 17:34:32    715s] eee: l::2 avDens::0.150111 usedTrk::22876.971925 availTrk::152400.000000 sigTrk::22876.971925
[03/09 17:34:32    715s] eee: l::3 avDens::0.049650 usedTrk::7719.277031 availTrk::155475.000000 sigTrk::7719.277031
[03/09 17:34:32    715s] eee: l::4 avDens::0.095591 usedTrk::7258.927317 availTrk::75937.500000 sigTrk::7258.927317
[03/09 17:34:32    715s] eee: l::5 avDens::0.188075 usedTrk::3855.541109 availTrk::20500.000000 sigTrk::3855.541109
[03/09 17:34:32    715s] eee: l::6 avDens::0.073057 usedTrk::1460.908522 availTrk::19996.875000 sigTrk::1460.908522
[03/09 17:34:32    715s] eee: l::7 avDens::0.022998 usedTrk::243.529490 availTrk::10589.062500 sigTrk::243.529490
[03/09 17:34:32    715s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:34:32    715s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:34:32    715s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 17:34:32    715s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 17:34:32    715s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288804 ; uaWl: 0.961273 ; uaWlH: 0.549264 ; aWlH: 0.037788 ; Pmax: 0.902800 ; wcR: 0.633100 ; newSi: 0.002200 ; pMod: 78 ; wHLS: 1.672280 ;
[03/09 17:34:32    715s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2884.027M)
[03/09 17:34:32    716s] Topological Sorting (REAL = 0:00:00.0, MEM = 2965.5M, InitMEM = 2965.5M)
[03/09 17:34:32    716s] Calculate delays in Single mode...
[03/09 17:34:32    716s] Start delay calculation (fullDC) (8 T). (MEM=3005.52)
[03/09 17:34:32    716s] siFlow : Timing analysis mode is single, using late cdB files
[03/09 17:34:32    716s] Start AAE Lib Loading. (MEM=3017.04)
[03/09 17:34:32    716s] End AAE Lib Loading. (MEM=3036.11 CPU=0:00:00.0 Real=0:00:00.0)
[03/09 17:34:32    716s] End AAE Lib Interpolated Model. (MEM=3036.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/09 17:34:33    719s] Total number of fetched objects 9238
[03/09 17:34:33    719s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 17:34:33    719s] End delay calculation. (MEM=3468.74 CPU=0:00:02.5 REAL=0:00:01.0)
[03/09 17:34:34    719s] End delay calculation (fullDC). (MEM=3309.35 CPU=0:00:03.3 REAL=0:00:02.0)
[03/09 17:34:34    719s] *** CDM Built up (cpu=0:00:04.7  real=0:00:02.0  mem= 3309.3M) ***
[03/09 17:34:34    720s] <CMD> verify_drc > ../drc_0.1_700.rpt
[03/09 17:34:34    720s] #-check_same_via_cell true               # bool, default=false, user setting
[03/09 17:34:34    720s]  *** Starting Verify DRC (MEM: 3309.3) ***
[03/09 17:34:34    720s] 
[03/09 17:34:34    720s]   VERIFY DRC ...... Starting Verification
[03/09 17:34:34    720s]   VERIFY DRC ...... Initializing
[03/09 17:34:34    720s]   VERIFY DRC ...... Deleting Existing Violations
[03/09 17:34:34    720s]   VERIFY DRC ...... Creating Sub-Areas
[03/09 17:34:34    720s]   VERIFY DRC ...... Using new threading
[03/09 17:34:35    727s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 62.208 61.056} 1 of 64  Thread : 3
[03/09 17:34:35    727s]  VERIFY DRC ...... Sub-Area: {373.248 0.000 435.456 61.056} 7 of 64  Thread : 4
[03/09 17:34:36    731s]  VERIFY DRC ...... Sub-Area: {248.832 0.000 311.040 61.056} 5 of 64  Thread : 7
[03/09 17:34:36    731s]  VERIFY DRC ...... Sub-Area: {124.416 0.000 186.624 61.056} 3 of 64  Thread : 0
[03/09 17:34:36    732s]  VERIFY DRC ...... Sub-Area: {435.456 0.000 489.744 61.056} 8 of 64  Thread : 4
[03/09 17:34:36    733s]  VERIFY DRC ...... Sub-Area: {0.000 122.112 62.208 183.168} 17 of 64  Thread : 2
[03/09 17:34:36    735s]  VERIFY DRC ...... Sub-Area: {373.248 122.112 435.456 183.168} 23 of 64  Thread : 6
[03/09 17:34:36    739s]  VERIFY DRC ...... Sub-Area: {0.000 244.224 62.208 305.280} 33 of 64  Thread : 3
[03/09 17:34:37    740s]  VERIFY DRC ...... Sub-Area: {62.208 0.000 124.416 61.056} 2 of 64  Thread : 0
[03/09 17:34:37    741s]  VERIFY DRC ...... Sub-Area: {311.040 0.000 373.248 61.056} 6 of 64  Thread : 7
[03/09 17:34:37    742s]  VERIFY DRC ...... Sub-Area: {435.456 61.056 489.744 122.112} 16 of 64  Thread : 6
[03/09 17:34:37    742s]  VERIFY DRC ...... Sub-Area: {248.832 122.112 311.040 183.168} 21 of 64  Thread : 1
[03/09 17:34:37    743s]  VERIFY DRC ...... Sub-Area: {124.416 122.112 186.624 183.168} 19 of 64  Thread : 5
[03/09 17:34:37    743s]  VERIFY DRC ...... Sub-Area: {186.624 0.000 248.832 61.056} 4 of 64  Thread : 4
[03/09 17:34:38    751s]  VERIFY DRC ...... Sub-Area: {0.000 61.056 62.208 122.112} 9 of 64  Thread : 0
[03/09 17:34:38    753s]  VERIFY DRC ...... Sub-Area: {0.000 183.168 62.208 244.224} 25 of 64  Thread : 3
[03/09 17:34:38    755s]  VERIFY DRC ...... Sub-Area: {124.416 244.224 186.624 305.280} 35 of 64  Thread : 2
[03/09 17:34:39    756s]  VERIFY DRC ...... Sub-Area: {373.248 183.168 435.456 244.224} 31 of 64  Thread : 7
[03/09 17:34:39    757s]  VERIFY DRC ...... Sub-Area: {373.248 61.056 435.456 122.112} 15 of 64  Thread : 6
[03/09 17:34:39    758s]  VERIFY DRC ...... Sub-Area: {0.000 305.280 62.208 366.336} 41 of 64  Thread : 5
[03/09 17:34:40    764s]  VERIFY DRC ...... Sub-Area: {435.456 183.168 489.744 244.224} 32 of 64  Thread : 7
[03/09 17:34:40    764s]  VERIFY DRC ...... Sub-Area: {124.416 61.056 186.624 122.112} 11 of 64  Thread : 4
[03/09 17:34:40    767s]  VERIFY DRC ...... Sub-Area: {248.832 183.168 311.040 244.224} 29 of 64  Thread : 1
[03/09 17:34:40    769s]  VERIFY DRC ...... Sub-Area: {248.832 61.056 311.040 122.112} 13 of 64  Thread : 0
[03/09 17:34:41    771s]  VERIFY DRC ...... Sub-Area: {373.248 305.280 435.456 366.336} 47 of 64  Thread : 5
[03/09 17:34:41    772s]  VERIFY DRC ...... Sub-Area: {435.456 122.112 489.744 183.168} 24 of 64  Thread : 7
[03/09 17:34:41    774s]  VERIFY DRC ...... Sub-Area: {248.832 305.280 311.040 366.336} 45 of 64  Thread : 3
[03/09 17:34:41    774s]  VERIFY DRC ...... Sub-Area: {62.208 183.168 124.416 244.224} 26 of 64  Thread : 2
[03/09 17:34:41    778s]  VERIFY DRC ...... Sub-Area: {124.416 305.280 186.624 366.336} 43 of 64  Thread : 6
[03/09 17:34:42    781s]  VERIFY DRC ...... Sub-Area: {62.208 61.056 124.416 122.112} 10 of 64  Thread : 4
[03/09 17:34:42    782s]  VERIFY DRC ...... Sub-Area: {435.456 244.224 489.744 305.280} 40 of 64  Thread : 3
[03/09 17:34:42    787s]  VERIFY DRC ...... Sub-Area: {186.624 61.056 248.832 122.112} 12 of 64  Thread : 0
[03/09 17:34:43    788s]  VERIFY DRC ...... Sub-Area: {311.040 61.056 373.248 122.112} 14 of 64  Thread : 5
[03/09 17:34:43    791s]  VERIFY DRC ...... Sub-Area: {186.624 183.168 248.832 244.224} 28 of 64  Thread : 1
[03/09 17:34:43    792s]  VERIFY DRC ...... Sub-Area: {311.040 183.168 373.248 244.224} 30 of 64  Thread : 7
[03/09 17:34:43    793s]  VERIFY DRC ...... Sub-Area: {311.040 305.280 373.248 366.336} 46 of 64  Thread : 2
[03/09 17:34:43    794s]  VERIFY DRC ...... Sub-Area: {435.456 305.280 489.744 366.336} 48 of 64  Thread : 0
[03/09 17:34:44    799s]  VERIFY DRC ...... Sub-Area: {62.208 244.224 124.416 305.280} 34 of 64  Thread : 6
[03/09 17:34:44    801s]  VERIFY DRC ...... Sub-Area: {62.208 122.112 124.416 183.168} 18 of 64  Thread : 4
[03/09 17:34:45    803s]  VERIFY DRC ...... Sub-Area: {62.208 366.336 124.416 427.392} 50 of 64  Thread : 5
[03/09 17:34:45    804s]  VERIFY DRC ...... Sub-Area: {186.624 305.280 248.832 366.336} 44 of 64  Thread : 3
[03/09 17:34:45    806s]  VERIFY DRC ...... Sub-Area: {435.456 366.336 489.744 427.392} 56 of 64  Thread : 6
[03/09 17:34:45    810s]  VERIFY DRC ...... Sub-Area: {311.040 366.336 373.248 427.392} 54 of 64  Thread : 0
[03/09 17:34:46    812s]  VERIFY DRC ...... Sub-Area: {0.000 427.392 62.208 487.872} 57 of 64  Thread : 6
[03/09 17:34:46    812s]  VERIFY DRC ...... Sub-Area: {186.624 427.392 248.832 487.872} 60 of 64  Thread : 4
[03/09 17:34:46    813s]  VERIFY DRC ...... Sub-Area: {311.040 122.112 373.248 183.168} 22 of 64  Thread : 7
[03/09 17:34:46    813s]  VERIFY DRC ...... Sub-Area: {311.040 244.224 373.248 305.280} 38 of 64  Thread : 2
[03/09 17:34:46    814s]  VERIFY DRC ...... Sub-Area: {186.624 122.112 248.832 183.168} 20 of 64  Thread : 1
[03/09 17:34:47    819s]  VERIFY DRC ...... Sub-Area: {62.208 305.280 124.416 366.336} 42 of 64  Thread : 5
[03/09 17:34:47    820s]  VERIFY DRC ...... Sub-Area: {373.248 366.336 435.456 427.392} 55 of 64  Thread : 0
[03/09 17:34:47    820s]  VERIFY DRC ...... Sub-Area: {62.208 427.392 124.416 487.872} 58 of 64  Thread : 6
[03/09 17:34:47    822s]  VERIFY DRC ...... Sub-Area: {435.456 427.392 489.744 487.872} 64 of 64  Thread : 5
[03/09 17:34:47    822s]  VERIFY DRC ...... Sub-Area: {186.624 244.224 248.832 305.280} 36 of 64  Thread : 3
[03/09 17:34:48    824s]  VERIFY DRC ...... Sub-Area: {373.248 244.224 435.456 305.280} 39 of 64  Thread : 2
[03/09 17:34:48    826s]  VERIFY DRC ...... Sub-Area: {186.624 366.336 248.832 427.392} 52 of 64  Thread : 4
[03/09 17:34:48    826s]  VERIFY DRC ...... Sub-Area: {311.040 427.392 373.248 487.872} 62 of 64  Thread : 0
[03/09 17:34:48    827s]  VERIFY DRC ...... Sub-Area: {0.000 366.336 62.208 427.392} 49 of 64  Thread : 6
[03/09 17:34:49    831s]  VERIFY DRC ...... Sub-Area: {373.248 427.392 435.456 487.872} 63 of 64  Thread : 2
[03/09 17:34:50    835s]  VERIFY DRC ...... Sub-Area: {124.416 183.168 186.624 244.224} 27 of 64  Thread : 3
[03/09 17:34:50    835s]  VERIFY DRC ...... Sub-Area: {248.832 244.224 311.040 305.280} 37 of 64  Thread : 5
[03/09 17:34:50    835s]  VERIFY DRC ...... Sub-Area: {124.416 366.336 186.624 427.392} 51 of 64  Thread : 4
[03/09 17:34:50    835s]  VERIFY DRC ...... Sub-Area: {248.832 366.336 311.040 427.392} 53 of 64  Thread : 0
[03/09 17:34:50    835s]  VERIFY DRC ...... Thread : 3 finished.
[03/09 17:34:51    838s]  VERIFY DRC ...... Sub-Area: {248.832 427.392 311.040 487.872} 61 of 64  Thread : 0
[03/09 17:34:51    838s]  VERIFY DRC ...... Thread : 0 finished.
[03/09 17:34:51    838s]  VERIFY DRC ...... Sub-Area: {124.416 427.392 186.624 487.872} 59 of 64  Thread : 4
[03/09 17:34:51    838s]  VERIFY DRC ...... Thread : 4 finished.
[03/09 17:34:52    838s] 
[03/09 17:34:52    838s]   Verification Complete : 0 Viols.
[03/09 17:34:52    838s] 
[03/09 17:34:52    838s]  *** End Verify DRC (CPU: 0:01:58  ELAPSED TIME: 18.00  MEM: 1173.7M) ***
[03/09 17:34:52    838s] 
[03/09 17:34:52    838s] 
[03/09 17:34:52    838s] *** Memory Usage v#1 (Current mem = 3245.027M, initial mem = 387.363M) ***
[03/09 17:34:52    838s] 
[03/09 17:34:52    838s] *** Summary of all messages that are not suppressed in this session:
[03/09 17:34:52    838s] Severity  ID               Count  Summary                                  
[03/09 17:34:52    838s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/09 17:34:52    838s] WARNING   IMPFP-6001           1  NO matching routing blockage found. Noth...
[03/09 17:34:52    838s] WARNING   IMPSYC-534           1  Cannot %s (%s %s) (%s %s) %s %.20s - cou...
[03/09 17:34:52    838s] WARNING   IMPPP-528           20  ViaGen failed to add via %s.             
[03/09 17:34:52    838s] WARNING   IMPPP-532          461  ViaGen Warning: The top layer and bottom...
[03/09 17:34:52    838s] WARNING   IMPPP-610           20  The power planner failed to find a match...
[03/09 17:34:52    838s] WARNING   IMPPP-4022           9  Option "-%s" is obsolete and has been re...
[03/09 17:34:52    838s] WARNING   IMPPP-4055           2  The run time of addStripe will degrade w...
[03/09 17:34:52    838s] WARNING   IMPPP-2030           4  Layer %s allows on grid right way wires ...
[03/09 17:34:52    838s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[03/09 17:34:52    838s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[03/09 17:34:52    838s] WARNING   IMPSR-4058           2  Sroute option: %s should be used in conj...
[03/09 17:34:52    838s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/09 17:34:52    838s] WARNING   IMPSP-376           23  Library has same-mask rule, but tracks h...
[03/09 17:34:52    838s] WARNING   IMPSP-377          138  Center of Cell %s's %s(%d) %s does not f...
[03/09 17:34:52    838s] WARNING   IMPSP-2041           9  Found %d fixed insts that could not be c...
[03/09 17:34:52    838s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/09 17:34:52    838s] WARNING   IMPTR-2106           1  There is no track defined on layer %s. T...
[03/09 17:34:52    838s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[03/09 17:34:52    838s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/09 17:34:52    838s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/09 17:34:52    838s] WARNING   TECHLIB-1277         4  The %s '%s' has been defined for %s %s '...
[03/09 17:34:52    838s] *** Message Summary: 706 warning(s), 0 error(s)
[03/09 17:34:52    838s] 
[03/09 17:34:52    838s] --- Ending "Innovus" (totcpu=0:13:59, real=0:04:01, mem=3245.0M) ---
