verilog xil_defaultlib -i "../../../../../../../Xilinx/2025.1/data/rsb/busdef" \
"../../../../riscv.gen/sources_1/ip/instr_mem_gen/sim/instr_mem_gen.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
