\# Program start time:     UTC 2024.11.25 08:08:15.455
\# Local time: AEDT (UTC+11:00) 2024.11.25 19:08:15.455
\o Program:		@(#)$CDS: virtuoso version 6.1.7-64b 12/04/2018 19:24 (sjfhw316) $
\o Hierarchy:		/usr/local/cadence/IC617-500-23/tools.lnx86/dfII/
\o Sub version:		sub-version  IC6.1.7-64b.500.23  (64-bit addresses)
\# Command line:	/usr/local/cadence/IC617-500-23/tools.lnx86/dfII/bin/64bit/virtuoso -noautostart -mpssession virtuoso6530 -mpshost localhost.localdomain -davinciService DaVinciService_6530_1732493433 -log /home/eleccds/cadence/logs_eleccds/logs0/Job67.log -licenseLockFileName /home/eleccds/cadence/.tmp_eleccds/.localhost.localdomain_6530 -nograph -nostdin -axlChildIdFlag 67
\# Host name (type):	localhost.localdomain (x86_64)
\# Operating system:	Linux 3.10.0-1160.71.1.el7.x86_64 #1 SMP Wed Jun 15 08:55:08 UTC 2022
\# Linux /etc/issue:	\S
\# Linux /etc/issue:	Kernel \r on an \m
\# X display name (WxH):	:95 (1024x868)
\# Available geometry:			TL(0:0) BR(1023:867)
\# X server:			RealVNC Ltd (VNC nograph server, PID 14214)
\# Depth of Visual (Root):	16 (16)
\# Number of Planes Used:	16
\# X version:		11.0 (vendor release 3370)
\# X resource pool:	base 0x800000, mask 0x3fffff (4194303), shift 0
\# 			current id 0x0, current max 0x3ffffa (4194298)
\# Max data seg size:	     unlimited
\# Max process size:	     unlimited
\# Initial sbrk value:	        472 MB
\# Available memory:	      5,252 MB
\# System memory:	      7,757 MB
\# Maximum memory size:	      7,360 MB
\# Max mem available:	      5,326 MB
\# Initial memory used:	         75 MB
\#        process size:	      1,051 MB
\# Thread usage limits (effective/default):	maxthreads 4096/4096 maxload 1.00/1.00
\# Qt version:		4.8.5
\# Window Manager:	other
\# User Name:		eleccds
\o Working Directory:	localhost.localdomain:/home/eleccds/cadence
\# Process Id:		14232
\o 
\o COPYRIGHT (C) 1992-2018  CADENCE DESIGN SYSTEMS INC.  ALL RIGHTS RESERVED.
\o           (C) 1992-2018  UNIX SYSTEMS Laboratories INC.,
\o                          Reproduced with permission.
\o 
\o This Cadence Design Systems program and online documentation are
\o proprietary/confidential information and may be disclosed/used only
\o as authorized in a license agreement controlling such use and disclosure.
\o 
\o           RESTRICTED RIGHTS NOTICE (SHORT FORM)
\o Use/reproduction/disclosure is subject to restriction
\o set forth at FAR 1252.227-19 or its equivalent.
\o Loading geView.cxt 
\o Loading menuBuilder.cxt 
\o Loading schView.cxt 
\o Loading selectSv.cxt 
\o Loading wireEdit.cxt 
\o Loading pte2.cxt 
\o Loading xlUI.cxt 
\o Loading auCore.cxt 
\o Loading vhdl.cxt 
\o Loading seismic.cxt 
\o Loading ci.cxt 
\o Loading ams.cxt 
\o Loading oasis.cxt 
\o Loading analog.cxt 
\o Loading asimenv.cxt 
\o Loading socket.cxt 
\o Loading dal.cxt 
\o Loading awv.cxt 
\o Loading par.cxt 
\o Loading alvs.cxt 
\o Loading caa.cxt 
\o Loading adexlCore.cxt 
\o Loading adexl.cxt 
\# Memory report: using         182 MB, process size 1,278 MB at UTC 2024.11.25 08:08:16.160
\o *Info*    Exporting services from client ... 
\o 
\o *INFO* (icLic-303) virtuoso: PID=14232, Child Mode is true, ICPR Mode is true, Registration Timeout is 180 seconds, Communication Timeout is 180 seconds.
\o //
\o //  Calibre Skill Interface * (v2019.1_18.11) *
\o //
\o //                 Copyright Mentor Graphics Corporation 2005
\o //                             All Rights Reserved.
\o //         THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
\o //            WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION
\o //              OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
\o //
\o //
\e *Error* iliMakeDefstruct: defstruct field name not known - (GlobalDefs ?MinWTO)
\o loading vars from /usr/local/cadence/FreePDK45/ncsu_basekit/cdssetup/cdsenv for tool layout
\o ---------------------------------------------------------------------------
\o Welcome to the FreePDK 45nm Free, Open-Source Process Design Kit
\o 
\o This initiative is brought to you by the Semiconductor Research
\o Corporation (SRC), the National Science Foundation (NSF), Silicon
\o Integration Initiative (Si2), Mentor Graphics, and Synopsys.
\o 
\o This version of the kit was created by Rhett Davis, Paul Franzon,
\o Michael Bucher, Sunil Basavarajaiah, and Harun Demircioglu
\o of North Carolina State University, and James Stine and Ivan Castellanos
\o of Oklahoma State University.
\o 
\o Contributions and modifications to this kit are welcomed and encouraged.
\o 
\o Copyright 2007 - W. Rhett Davis, Paul Franzon, Michael Bucher,
\o                  and Sunil Basavarajaiah, North Carolina State University
\o Copyright 2008 - W. Rhett Davis, Michael Bucher, and Sunil Basavarajaiah,
\o                  North Carolina State University (ncsu_basekit subtree)
\o                  James Stine, and Ivan Castellanos,
\o                  and Oklahoma State University (osu_soc subtree)
\o Copyright 2011 - W. Rhett Davis, and Harun Demircioglu,
\o                  North Carolina State University
\o 
\o Licensed under the Apache License, Version 2.0 (the "License");
\o you may not use this file except in compliance with the License.
\o You may obtain a copy of the License at
\o 
\o     http://www.apache.org/licenses/LICENSE-2.0
\o 
\o Unless required by applicable law or agreed to in writing, software
\o distributed under the License is distributed on an "AS IS" BASIS,
\o WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
\o See the License for the specific language governing permissions and
\o limitations under the License.
\o ---------------------------------------------------------------------------
\o 
\o Done loading FreePDK customizations.
\o *Info*    Client has finished starting ... 
\o 
\p > 
\o Loading pe.cxt 
\a _treeSetOpcGUI(t)
\r t
\o Loading vqp.cxt 
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o 	Library      = ELEC9701_Assignments
\o 	Cell         = Completed_Differential_Comparator_tb
\o 	View         = schematic
\o 	Simulator    = spectre
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = ExplorerRun.0
\o 	Results DB   = /home/eleccds/cadence/ELEC9701_Assignments/Completed_Differential_Comparator_tb/maestro/results/maestro/ExplorerRun.0.rdb
\o 	Results Dir  = /home/eleccds/simulation/ELEC9701_Assignments/Completed_Differential_Comparator_tb/maestro/results/maestro/ExplorerRun.0/1/ELEC9701_Assignments:Completed_Differential_Comparator_tb:1
\o 	Results Loc  = /home/eleccds/simulation/ELEC9701_Assignments/Completed_Differential_Comparator_tb/maestro/results/maestro
\o 	Project Dir  = /home/eleccds/simulation
\o 	Setup DB loc = /home/eleccds/cadence/ELEC9701_Assignments/Completed_Differential_Comparator_tb/maestro
\o 	File Encoding = 0
\o 
\o 
\o Loading simui.cxt 
\o *INFO* (icLic-304) Start to connect to parent process (session=virtuoso6530, host=localhost.localdomain). Total timeout is 180 seconds. Connection timeout is 90 seconds.
\o *INFO* (icLic-305) Step 1: Connecting to parent. Spent time is 0 seconds.
\o *INFO* (icLic-309) The registration of the child 14232 within 90 seconds is being processed ...
\o *INFO* (icLic-310) The result of registration is true. Spend time is 0 seconds.
\o *INFO* (icLic-308) The end of connection. Result is true. Total spent time is 0 seconds.
\o Loading viva.cxt 
\o Loading spectrei.cxt 
\o Loading devCheck.cxt 
\o Loading relXpert.cxt 
\o Loading hspiceD.cxt 
\o Loading spectreinl.cxt 
\o Loading msgHandler.cxt 
\o Loading UltraSim.cxt 
\o Loading AMSOSS.cxt 
\o Loading AMS.cxt 
\o 
\o *Info*    The auto suspension is disabled.
\o 
\o Loading monte.cxt 
\o *Info*    Run start for points ((34 1) (34 2) (34 3) (34 4) (34 5)
\o           (34 6) (34 7) (34 8) (34 9) (34 10) (34 11) (34 12) (34 13)
\o           (34 14) (34 15) (34 16) (34 17) (34 18) (34 19) (34 20))
\o 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (34 1) on testbench [
\o           ELEC9701_Assignments:Completed_Differential_Comparator_tb:1
\o           ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var R = "10k"
\o Setting var T = "20n"
\o Setting var T_signal_1n = "0"
\o Setting var T_signal_1p = "0"
\o Setting var T_signal_2n = "0"
\o Setting var T_signal_2p = "0"
\o Setting var V1n = "0"
\o Setting var V1p = "0.9"
\o Setting var V2n = "0.6"
\o Setting var V2p = "0.9"
\o Setting var Vref = "0.45"
\o Setting var W = "90n"
\o Setting temp(T) = 27
\o 
\o *Info*    Netlist Directory =
\o           /home/eleccds/simulation/ELEC9701_Assignments/Completed_Differential_Comparator_tb/maestro/results/maestro/ExplorerRun.0/1/ELEC9701_Assignments:Completed_Differential_Comparator_tb:1/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/eleccds/simulation/ELEC9701_Assignments/Completed_Differential_Comparator_tb/maestro/results/maestro/ExplorerRun.0/1/ELEC9701_Assignments:Completed_Differential_Comparator_tb:1
\o 
\o 
\o *Info*    Creating Netlist for Point ID (34 1)
\o 
\o generate netlist...
\o Loading seCore.cxt 
\o Begin Incremental Netlisting Nov 25 19:08:17 2024
\o WARNING (ADE-6003): Terminal "clock", specified in the CDF termOrder, does not exist
\o            in the cell-view "9701" "comparator" "schematic"
\o WARNING (ADE-6004): Mismatch was found between the terminals in the cellView and those on the
\o            termOrder property on the CDF. Because of the mismatch, the CDF termOrder will
\o            be ignored. The terminals in the cellView will be netlisted in the alphabetical
\o            order of their names. Eliminate the mismatch if you want the CDF termOrder
\o            property to be used for netlisting.
\o            To edit CDF of a cell, 
\o            i) Open CIW->Tools->CDF->Edit.
\o            ii) Select Library Name & Cell Name.
\o            iii) Click on the Edit button in the simulation information section of the
\o                 Edit CDF window.
\o End netlisting Nov 25 19:08:17 2024
\o 
\o Netlisting Statistics:
\o 	Number of components:   73
\o 
\o 	Elapsed time:          0.0s
\o Errors: 0	Warnings: 2
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [
\o           ELEC9701_Assignments:Completed_Differential_Comparator_tb:1
\o           ] for Point ID (34 1).
\o 
\o Delete psf data in /home/eleccds/simulation/ELEC9701_Assignments/Completed_Differential_Comparator_tb/maestro/results/maestro/ExplorerRun.0/1/ELEC9701_Assignments:Completed_Differential_Comparator_tb:1/psf.
\o compose simulator input file...
\o       ...successful.
\o start simulator if needed...
\o       ...successful.
\# Memory report: using         284 MB, process size 1,384 MB at UTC 2024.11.25 08:08:18.967
\o simulate...
\o To view the simulator output, right-click on the test name, result 
\o name, or any value in the "Results" tab of the Outputs section and 
\o choose "Output Log" menu option.
\o Loading paraplot.cxt 
\# Available memory:          4,924 MB at UTC 2024.11.25 08:08:25.108
\# Memory report: Maximum memory size now 5,209 MB at UTC 2024.11.25 08:08:25.108
\# Thread usage report: 2 active threads, active load 1.00 at UTC 2024.11.25 08:08:25.108
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (34 1) on testbench [
\o           ELEC9701_Assignments:Completed_Differential_Comparator_tb:1
\o           ].
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (34 2) on testbench [
\o           ELEC9701_Assignments:Completed_Differential_Comparator_tb:1
\o           ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var V2p = "0.899473684210526"
\o 
\o *Info*    Data Directory    =
\o           /home/eleccds/simulation/ELEC9701_Assignments/Completed_Differential_Comparator_tb/maestro/results/maestro/ExplorerRun.0/2/ELEC9701_Assignments:Completed_Differential_Comparator_tb:1
\o 
\o 
\o *Info*    Running simulation on testbench [
\o           ELEC9701_Assignments:Completed_Differential_Comparator_tb:1
\o           ] for Point ID (34 2).
\o 
\o Delete psf data in /home/eleccds/simulation/ELEC9701_Assignments/Completed_Differential_Comparator_tb/maestro/results/maestro/ExplorerRun.0/2/ELEC9701_Assignments:Completed_Differential_Comparator_tb:1/psf.
\o compose simulator input file...
\o       ...successful.
\o start simulator if needed...
\o       ...successful.
\o simulate...
\o To view the simulator output, right-click on the test name, result 
\o name, or any value in the "Results" tab of the Outputs section and 
\o choose "Output Log" menu option.
\o *Info*    (ADE-3072): Simulation stopped because you selected the
\o           'Stop Simulation' command in ADE.
\o 
\o *Info*    Completed simulation for points ((34 1)).
\o 
\o ERROR (ADE-3036): Errors encountered during simulation. The simulator run log has not been generated.
\o         Possible cause could be an invalid command line option for the version of the simulator
\o         you are running. Choose Setup->Environment and verify that the command line options
\o         specified in the userCmdLineOption field are supported for the simulator.
\o         Alternatively, run the simulator standalone using the runSimulation file in the netlist
\o         directory to know the exact cause of the error.
\o *Info*    Client has finished evaluating ... 
\o 
\o QV : error writing data to aggregate database
\o QV : ("strlen" 1 t nil ("*Error* strlen: argument #1 should be a string (type template = \"t\")" nil))
\o 
\o *Info*    Run complete for Point ID (34 2) on testbench [
\o           ELEC9701_Assignments:Completed_Differential_Comparator_tb:1
\o           ].
\o 
\o 
\o 
\o 
\o 
\e *Error* Error occurred while simulating the design for the point ID (34 2).
\e ("error" 0 t nil ("*Error* "))
\e 
\e 
\o 
\o *Error*   Error ID  = 5011
\o *Error*   Error Msg = Failed to launch the simulation.
\o 
\o 
\o 
\o 
\o *Info*    (ADE-3072): Simulation is Stopped by ADE. If interactive
\o           spectre process is closed - resubmit another one to run
\o           simulation. Simulation results may not be complete.
\o 
\o Simulation design variables differ from those on the cellView,
\o they have been saved in the file "/tmp/saved-design-variables".
\o To save future changes, copy variables to cellView before exiting.
\o 
\o *Info*    Received signal SIGTERM.
\o 
\o 
\# Memory report: on exit            302 MB, process size 1,416 MB at UTC 2024.11.25 08:08:56.312
\# Memory report: peak usage         302 MB, process size 1,416 MB
