# Usage:
# make -f 2-Makefile			#compiles 

CC = gcc
SRC = main.c school.c
OBJ = $(SRC:%.c=%.o)
NAME = $(OBJ:%.o=%)

all: ${OBJ}
	gcc ${OBJ} -o school

${OBJ}.o: ${SRC}
	gcc -c -o $@ $<
