EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# ASSoC
#
DEF ASSoC U 0 40 Y Y 1 F N
F0 "U" -950 150 50 H V C CNN
F1 "ASSoC" -950 50 50 H V C CNN
F2 "GAPH-Chips:PLCC-68_THT-Socket" -100 550 50 H I C CNN
F3 "" 300 0 50 H I C CNN
$FPLIST
 *PLCC-68*THT*Socket
$ENDFPLIST
DRAW
S -1050 0 1050 -3900 0 0 0 f
X GPIO.B0_TI 10 1150 -1600 100 L 50 50 0 1 B
X GPIO.B1_TO 11 1150 -1700 100 L 50 50 0 1 B
X GPIO.B2 12 1150 -1800 100 L 50 50 0 1 B
X GPIO.B3 13 1150 -1900 100 L 50 50 0 1 B
X GPIO.B4 14 1150 -2000 100 L 50 50 0 1 B
X GPIO.B5 15 1150 -2100 100 L 50 50 0 1 B
X GPIO.B6 16 1150 -2200 100 L 50 50 0 1 B
X GPIO.B7 17 1150 -2300 100 L 50 50 0 1 B
X GPIO.B8 18 1150 -2400 100 L 50 50 0 1 B
X GPIO.B9 19 1150 -2500 100 L 50 50 0 1 B
X GPIO.B10 20 1150 -2600 100 L 50 50 0 1 B
X GPIO.B11 21 1150 -2700 100 L 50 50 0 1 B
X GPIO.B12 25 1150 -2800 100 L 50 50 0 1 B
X GPIO.B13 26 1150 -2900 100 L 50 50 0 1 B
X GPIO.B14 27 1150 -3000 100 L 50 50 0 1 B
X GPIO.B15 28 1150 -3100 100 L 50 50 0 1 B
X GPIO.A15_SPI0H.MISO 29 -1150 -3150 100 R 50 50 0 1 B
X GPIO.A14_SPI0H.MOSI 30 -1150 -3050 100 R 50 50 0 1 B
X GPIO.A13_UART1H.RX_SPI0H.CLK 31 -1150 -2950 100 R 50 50 0 1 B
X GPIO.A12_UART1H.TX_SPI0H.SSN 32 -1150 -2850 100 R 50 50 0 1 B
X GPIO.A11_UART0H.RX_SPI1H.MISO 33 -1150 -2750 100 R 50 50 0 1 B
X GPIO.A10_UART0H.TX_SPI1H.MOSI 34 -1150 -2650 100 R 50 50 0 1 B
X GPIO.A9_SPI1H.CLK 35 -1150 -2550 100 R 50 50 0 1 B
X GPIO.A8_OSC0H_PWM0H_SPI1.SSN 42 -1150 -2450 100 R 50 50 0 1 B
X GPIO.A7_SPI0.MISO 43 -1150 -2350 100 R 50 50 0 1 B
X GPIO.A6_SPI0.MOSI 44 -1150 -2250 100 R 50 50 0 1 B
X GPIO.A5_UART1.RX_SPI0.CLK 45 -1150 -2150 100 R 50 50 0 1 B
X GPIO.A4_UART1.TX_SPI0.SSN 46 -1150 -2050 100 R 50 50 0 1 B
X GPIO.A3_UART0.RX 47 -1150 -1950 100 R 50 50 0 1 B
X GPIO.A2_UART0.TXD_SPI1.MOSI 48 -1150 -1850 100 R 50 50 0 1 B
X GPIO.A1_SPI1.CLK 49 -1150 -1750 100 R 50 50 0 1 B
X GPIO.A0_OSC0_PWM0_SPI1.SSN 50 -1150 -1650 100 R 50 50 0 1 B
X MEM_MISO 54 1150 -1000 100 L 50 50 0 1 I
X MEM_MOSI 55 1150 -900 100 L 50 50 0 1 O
X MEM_SCLK 56 1150 -800 100 L 50 50 0 1 O
X ~MEM_SS2 57 1150 -1200 100 L 50 50 0 1 O
X ~MEM_SS 58 1150 -1100 100 L 50 50 0 1 O
X ~RST 62 -1150 -1250 100 R 50 50 0 1 I
X XTAL_I 65 -1150 -1050 100 R 50 50 0 1 I
X XTAL_O 66 -1150 -1150 100 R 50 50 0 1 O
X GND_IO 1 -550 -4000 100 U 50 50 1 1 W
X GND_IO 2 -650 -4000 100 U 50 50 1 1 W
X VDD_IO_PERIPH_POC_3V3 22 -100 100 100 D 50 50 1 1 W
X VDD_PERIPH_1V8 23 500 100 100 D 50 50 1 1 W
X GND_PERIPH 24 400 -4000 100 U 50 50 1 1 W
X VDD_IO_ASYNC_POC_3V3 3 0 100 100 D 50 50 1 1 W
X VDD_IO_PERIPH_3V3 36 -200 100 100 D 50 50 1 1 W
X VDD_IO_PERIPH_3V3 37 -300 100 100 D 50 50 1 1 W
X GND_IO 38 -350 -4000 100 U 50 50 1 1 W
X GND_IO 39 -450 -4000 100 U 50 50 1 1 W
X DL_I 4 -1150 -1350 100 R 50 50 1 1 I
X GND_PERIPH 40 300 -4000 100 U 50 50 1 1 W
X VDD_PERIPH_1V8 41 400 100 100 D 50 50 1 1 W
X DL_O 5 -1150 -1450 100 R 50 50 1 1 O
X GND_CORE 51 150 -4000 100 U 50 50 1 1 W
X VDD_CORE_1V8 52 200 100 100 D 50 50 1 1 W
X VDD_IO_CORE_POC_3V3 53 -600 100 100 D 50 50 1 1 W
X TEST_TM 59 1150 -1350 100 L 50 50 1 1 I
X VDD_ASYNC_1V8 6 600 100 100 D 50 50 1 1 W
X TEST_SE 60 1150 -1450 100 L 50 50 1 1 I
X GND_SUBSTRATE 61 -200 -4000 100 U 50 50 1 1 W
X VDD_PERIPH_1V8 63 300 100 100 D 50 50 1 1 W
X GND_PERIPH 64 500 -4000 100 U 50 50 1 1 W
X VDD_IO_PERIPH_3V3 67 -400 100 100 D 50 50 1 1 W
X VDD_IO_PERIPH_3V3 68 -500 100 100 D 50 50 1 1 W
X GND_ASYNC 7 650 -4000 100 U 50 50 1 1 W
X GND_SUBSTRATE 8 -100 -4000 100 U 50 50 1 1 W
X GND_SUBSTRATE 9 0 -4000 100 U 50 50 1 1 W
ENDDRAW
ENDDEF
#
# CSoC
#
DEF CSoC U 0 40 Y Y 1 F N
F0 "U" 0 200 60 H V C CNN
F1 "CSoC" 0 100 60 H V C CNN
F2 "Package_DIP:DIP-40_W15.24mm_Socket" 50 -2100 60 H I C CNN
F3 "" 100 -2000 60 H I C CNN
$FPLIST
 *DIP*40*W15.24mm*
$ENDFPLIST
DRAW
S 550 0 -500 -2000 0 1 10 f
X VDD_1V8_CORE 1 -700 -50 200 R 50 50 1 1 W
X XTAL_I 10 -700 -950 200 R 50 50 1 1 I
X XTAL_O 11 -700 -1050 200 R 50 50 1 1 O
X VDD_1V8_MEMS 12 -700 -1150 200 R 50 50 1 1 W
X GND 13 -700 -1250 200 R 50 50 1 1 W
X DO_0 14 -700 -1350 200 R 50 50 1 1 O
X DO_1 15 -700 -1450 200 R 50 50 1 1 O
X DO_2 16 -700 -1550 200 R 50 50 1 1 O
X DO_3 17 -700 -1650 200 R 50 50 1 1 O
X DO_4 18 -700 -1750 200 R 50 50 1 1 O
X DO_5 19 -700 -1850 200 R 50 50 1 1 O
X GND 2 -700 -150 200 R 50 50 1 1 W
X DO_6 20 -700 -1950 200 R 50 50 1 1 O
X TEST_DO_7 21 750 -1950 200 L 50 50 1 1 O
X TEST_SE_I 22 750 -1850 200 L 50 50 1 1 I
X TEST_TM_I 23 750 -1750 200 L 50 50 1 1 I
X VDD_3V3_IO 24 750 -1650 200 L 50 50 1 1 W
X NC 25 750 -1550 200 L 50 50 1 1 N
X VDD_1V8_MEMS 26 750 -1450 200 L 50 50 1 1 W
X GND 27 750 -1350 200 L 50 50 1 1 W
X RST_N 28 750 -1250 200 L 50 50 1 1 I
X GND 29 750 -1150 200 L 50 50 1 1 W
X VDD_3V3_IO 3 -700 -250 200 R 50 50 1 1 W
X UART_I 30 750 -1050 200 L 50 50 1 1 I
X UART_O 31 750 -950 200 L 50 50 1 1 O
X TEST_DI_7 32 750 -850 200 L 50 50 1 1 I
X DI_6 33 750 -750 200 L 50 50 1 1 I
X DI_5 34 750 -650 200 L 50 50 1 1 I
X DI_4 35 750 -550 200 L 50 50 1 1 I
X DI_3 36 750 -450 200 L 50 50 1 1 I
X DI_2 37 750 -350 200 L 50 50 1 1 I
X DI_1 38 750 -250 200 L 50 50 1 1 I
X DI_0 39 750 -150 200 L 50 50 1 1 I
X CLK_O 4 -700 -350 200 R 50 50 1 1 O
X GND 40 750 -50 200 L 50 50 1 1 W
X CLK_I 5 -700 -450 200 R 50 50 1 1 I C
X VDD_3V3_IO 6 -700 -550 200 R 50 50 1 1 W
X VDD_1V8_XTEA 7 -700 -650 200 R 50 50 1 1 W
X GND 8 -700 -750 200 R 50 50 1 1 W
X GND 9 -700 -850 200 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
# CSoC-Standalone-Board-Shield
#
DEF CSoC-Standalone-Board-Shield J 0 40 Y Y 1 F N
F0 "J" 0 200 60 H V C CNN
F1 "CSoC-Standalone-Board-Shield" 0 100 60 H V C CNN
F2 "" 0 0 60 H I C CNN
F3 "" 0 0 60 H I C CNN
$FPLIST
 csoc-standalone-shield-*
$ENDFPLIST
DRAW
S -450 0 500 -1500 0 1 10 f
X 5V 1 -600 -50 150 R 50 50 1 1 P
X DO_2 10 -600 -950 150 R 50 50 1 1 P
X DO_3 11 -600 -1050 150 R 50 50 1 1 P
X DO_4 12 -600 -1150 150 R 50 50 1 1 P
X DO_5 13 -600 -1250 150 R 50 50 1 1 P
X DO_6 14 -600 -1350 150 R 50 50 1 1 P
X DO_7|TEST_0 15 -600 -1450 150 R 50 50 1 1 P
X TEST_SE 16 650 -1450 150 L 50 50 1 1 P
X TEST_TM 17 650 -1350 150 L 50 50 1 1 P
X RST_N 18 650 -1250 150 L 50 50 1 1 P
X UART_RX 19 650 -1150 150 L 50 50 1 1 P
X 3V3 2 -600 -150 150 R 50 50 1 1 P
X UART_TX 20 650 -1050 150 L 50 50 1 1 P
X TEST_I|DI_7 21 650 -950 150 L 50 50 1 1 P
X DI_6 22 650 -850 150 L 50 50 1 1 P
X DI_5 23 650 -750 150 L 50 50 1 1 P
X DI_4 24 650 -650 150 L 50 50 1 1 P
X DI_3 25 650 -550 150 L 50 50 1 1 P
X DI_2 26 650 -450 150 L 50 50 1 1 P
X DI_1 27 650 -350 150 L 50 50 1 1 P
X DI_0 28 650 -250 150 L 50 50 1 1 P
X GND 29 650 -150 150 L 50 50 1 1 P
X 1V8_CORE 3 -600 -250 150 R 50 50 1 1 P
X CLK_SOC 30 650 -50 150 L 50 50 1 1 P
X 1V8_MEMS 4 -600 -350 150 R 50 50 1 1 P
X 1V8_XTEA 5 -600 -450 150 R 50 50 1 1 P
X GND 6 -600 -550 150 R 50 50 1 1 P
X GND 7 -600 -650 150 R 50 50 1 1 P
X DO_0 8 -600 -750 150 R 50 50 1 1 P
X DO_1 9 -600 -850 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# SSoC
#
DEF SSoC U 0 40 Y Y 1 F N
F0 "U" 0 200 60 H V C CNN
F1 "SSoC" 0 100 60 H V C CNN
F2 "Package_DIP:DIP-24_W10.16mm_Socket" -50 -1400 60 H I C CNN
F3 "" -50 -1300 60 H I C CNN
$FPLIST
 *DIP-24*W10.16mm*Socket*
$ENDFPLIST
DRAW
S -400 -1300 400 0 0 1 0 f
X CLK_I 1 -600 -100 200 R 50 50 1 1 I C
X NC 10 -600 -1000 200 R 50 50 1 1 N
X XTAL_I 11 -600 -1100 200 R 50 50 1 1 I
X XTAL_O 12 -600 -1200 200 R 50 50 1 1 O
X CLK_O 13 600 -1200 200 L 50 50 1 1 O
X GND 14 600 -1100 200 L 50 50 1 1 W
X VDD_3V3 15 600 -1000 200 L 50 50 1 1 W
X VDD_1V8 16 600 -900 200 L 50 50 1 1 W
X GND 17 600 -800 200 L 50 50 1 1 I
X DO_0 18 600 -700 200 L 50 50 1 1 O
X DO_1 19 600 -600 200 L 50 50 1 1 O
X VDD_1V8 2 -600 -200 200 R 50 50 1 1 W
X DO_2 20 600 -500 200 L 50 50 1 1 O
X DO_3 21 600 -400 200 L 50 50 1 1 O
X UART_I 22 600 -300 200 L 50 50 1 1 I
X UART_O 23 600 -200 200 L 50 50 1 1 O
X GND 24 600 -100 200 L 50 50 1 1 I
X RST 3 -600 -300 200 R 50 50 1 1 I
X DI_3 4 -600 -400 200 R 50 50 1 1 I
X DI_2 5 -600 -500 200 R 50 50 1 1 I
X DI_1 6 -600 -600 200 R 50 50 1 1 I
X DI_0 7 -600 -700 200 R 50 50 1 1 I
X GND 8 -600 -800 200 R 50 50 1 1 W
X VDD_1V8 9 -600 -900 200 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
# SSoC-Standalone-Board-Shield
#
DEF SSoC-Standalone-Board-Shield J 0 40 Y Y 1 F N
F0 "J" 0 200 60 H V C CNN
F1 "SSoC-Standalone-Board-Shield" 0 100 60 H V C CNN
F2 "" -50 -1450 60 H I C CNN
F3 "" -50 -1450 60 H I C CNN
$FPLIST
 ssoc-standalone-board-shield-*
$ENDFPLIST
DRAW
S -400 0 400 -1450 0 1 0 f
P 2 0 1 0 -400 -175 400 -175 N
X CLK_I 1 -600 -250 200 R 50 50 1 1 P C
X NC 10 -600 -1150 200 R 50 50 1 1 N
X XTAL_I 11 -600 -1250 200 R 50 50 1 1 P
X XTAL_O 12 -600 -1350 200 R 50 50 1 1 P
X CLK_O 13 600 -1350 200 L 50 50 1 1 P
X GND 14 600 -1250 200 L 50 50 1 1 P
X 3V3 15 600 -1150 200 L 50 50 1 1 P
X 1V8 16 600 -1050 200 L 50 50 1 1 P
X GND 17 600 -950 200 L 50 50 1 1 P
X DO_0 18 600 -850 200 L 50 50 1 1 P
X DO_1 19 600 -750 200 L 50 50 1 1 P
X 1V8 2 -600 -350 200 R 50 50 1 1 P
X DO_2 20 600 -650 200 L 50 50 1 1 P
X DO_3 21 600 -550 200 L 50 50 1 1 P
X UART_RX 22 600 -450 200 L 50 50 1 1 P
X UART_TX 23 600 -350 200 L 50 50 1 1 P
X GND 24 600 -250 200 L 50 50 1 1 P
X 5V 25 -600 -100 200 R 50 50 1 1 P
X GND 26 500 -100 100 L 50 50 1 1 I
X RST 3 -600 -450 200 R 50 50 1 1 P
X DI_3 4 -600 -550 200 R 50 50 1 1 P
X DI_2 5 -600 -650 200 R 50 50 1 1 P
X DI_1 6 -600 -750 200 R 50 50 1 1 P
X DI_0 7 -600 -850 200 R 50 50 1 1 P
X GND 8 -600 -950 200 R 50 50 1 1 P
X 1V8 9 -600 -1050 200 R 50 50 1 1 P
ENDDRAW
ENDDEF
##
## BERYL
##
DEF BERYL-MBLite  U     0 40 Y Y 7 L N
F0 "U" 200 250 60 H V L CNN
F1 "BERYL-MBLite" 200 150 60 H V L CNN
F2 "*PGA*209*" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
X clk_i 196 0 0 200 R 50 50 1 1 I 
X rst_i 198 0 -100 200 R 50 50 1 1 I 
X int_i 199 0 -200 200 R 50 50 1 1 I 
X test_tm_i 31 1400 -200 200 L 50 50 1 1 I 
X test_se_i 30 1400 -100 200 L 50 50 1 1 I 
S 200 100 1200 -300 1 1 0 f
X data_mem_i_0 189 0 0 200 R 50 50 2 1 I 
X data_mem_i_1 188 0 -100 200 R 50 50 2 1 I 
X data_mem_i_2 187 0 -200 200 R 50 50 2 1 I 
X data_mem_i_3 186 0 -300 200 R 50 50 2 1 I 
X data_mem_i_4 185 0 -400 200 R 50 50 2 1 I 
X data_mem_i_5 184 0 -500 200 R 50 50 2 1 I 
X data_mem_i_6 183 0 -600 200 R 50 50 2 1 I 
X data_mem_i_7 182 0 -700 200 R 50 50 2 1 I 
X data_mem_i_8 181 0 -800 200 R 50 50 2 1 I 
X data_mem_i_9 180 0 -900 200 R 50 50 2 1 I 
X data_mem_i_10 179 0 -1000 200 R 50 50 2 1 I 
X data_mem_i_11 178 0 -1100 200 R 50 50 2 1 I 
X data_mem_i_12 177 0 -1200 200 R 50 50 2 1 I 
X data_mem_i_13 176 0 -1300 200 R 50 50 2 1 I 
X data_mem_i_14 173 0 -1400 200 R 50 50 2 1 I 
X data_mem_i_15 172 0 -1500 200 R 50 50 2 1 I 
X data_mem_i_16 171 0 -1600 200 R 50 50 2 1 I 
X data_mem_i_17 170 0 -1700 200 R 50 50 2 1 I 
X data_mem_i_18 169 0 -1800 200 R 50 50 2 1 I 
X data_mem_i_19 168 0 -1900 200 R 50 50 2 1 I 
X data_mem_i_20 167 0 -2000 200 R 50 50 2 1 I 
X data_mem_i_21 166 0 -2100 200 R 50 50 2 1 I 
X data_mem_i_22 165 0 -2200 200 R 50 50 2 1 I 
X data_mem_i_23 164 0 -2300 200 R 50 50 2 1 I 
X data_mem_i_24 163 0 -2400 200 R 50 50 2 1 I 
X data_mem_i_25 160 0 -2500 200 R 50 50 2 1 I 
X data_mem_i_26 159 0 -2600 200 R 50 50 2 1 I 
X data_mem_i_27 158 0 -2700 200 R 50 50 2 1 I 
X data_mem_i_28 157 0 -2800 200 R 50 50 2 1 I 
X data_mem_i_29 156 0 -2900 200 R 50 50 2 1 I 
X data_mem_i_30 155 0 -3000 200 R 50 50 2 1 I 
X data_mem_i_31 154 0 -3100 200 R 50 50 2 1 I 
X data_mem_i_32 153 0 -3200 200 R 50 50 2 1 I 
S 200 100 1000 -3300 2 1 0 f
X inst_mem_i_0 29 0 0 200 R 50 50 3 1 I 
X inst_mem_i_1 28 0 -100 200 R 50 50 3 1 I 
X inst_mem_i_2 27 0 -200 200 R 50 50 3 1 I 
X inst_mem_i_3 24 0 -300 200 R 50 50 3 1 I 
X inst_mem_i_4 23 0 -400 200 R 50 50 3 1 I 
X inst_mem_i_5 22 0 -500 200 R 50 50 3 1 I 
X inst_mem_i_6 21 0 -600 200 R 50 50 3 1 I 
X inst_mem_i_7 20 0 -700 200 R 50 50 3 1 I 
X inst_mem_i_8 19 0 -800 200 R 50 50 3 1 I 
X inst_mem_i_9 18 0 -900 200 R 50 50 3 1 I 
X inst_mem_i_10 15 0 -1000 200 R 50 50 3 1 I 
X inst_mem_i_11 14 0 -1100 200 R 50 50 3 1 I 
X inst_mem_i_12 13 0 -1200 200 R 50 50 3 1 I 
X inst_mem_i_13 12 0 -1300 200 R 50 50 3 1 I 
X inst_mem_i_14 11 0 -1400 200 R 50 50 3 1 I 
X inst_mem_i_15 10 0 -1500 200 R 50 50 3 1 I 
X inst_mem_i_16 7 0 -1600 200 R 50 50 3 1 I 
X inst_mem_i_17 6 0 -1700 200 R 50 50 3 1 I 
X inst_mem_i_18 5 0 -1800 200 R 50 50 3 1 I 
X inst_mem_i_19 4 0 -1900 200 R 50 50 3 1 I 
X inst_mem_i_20 3 0 -2000 200 R 50 50 3 1 I 
X inst_mem_i_21 2 0 -2100 200 R 50 50 3 1 I 
X inst_mem_i_22 1 0 -2200 200 R 50 50 3 1 I 
X inst_mem_i_23 208 0 -2300 200 R 50 50 3 1 I 
X inst_mem_i_24 207 0 -2400 200 R 50 50 3 1 I 
X inst_mem_i_25 206 0 -2500 200 R 50 50 3 1 I 
X inst_mem_i_26 205 0 -2600 200 R 50 50 3 1 I 
X inst_mem_i_27 204 0 -2700 200 R 50 50 3 1 I 
X inst_mem_i_28 203 0 -2800 200 R 50 50 3 1 I 
X inst_mem_i_29 202 0 -2900 200 R 50 50 3 1 I 
X inst_mem_i_30 193 0 -3000 200 R 50 50 3 1 I 
X inst_mem_i_31 192 0 -3100 200 R 50 50 3 1 I 
S 200 100 1000 -3200 3 1 0 f
X chip_data_mem_o_69 148 1400 -6900 200 L 50 50 4 1 O 
X chip_data_mem_o_68 147 1400 -6800 200 L 50 50 4 1 O 
X chip_data_mem_o_67 146 1400 -6700 200 L 50 50 4 1 O 
X chip_data_mem_o_66 145 1400 -6600 200 L 50 50 4 1 O 
X chip_data_mem_o_65 144 1400 -6500 200 L 50 50 4 1 O 
X chip_data_mem_o_64 143 1400 -6400 200 L 50 50 4 1 O 
X chip_data_mem_o_63 142 1400 -6300 200 L 50 50 4 1 O 
X chip_data_mem_o_62 141 1400 -6200 200 L 50 50 4 1 O 
X chip_data_mem_o_61 140 1400 -6100 200 L 50 50 4 1 O 
X chip_data_mem_o_60 139 1400 -6000 200 L 50 50 4 1 O 
X chip_data_mem_o_59 136 1400 -5900 200 L 50 50 4 1 O 
X chip_data_mem_o_58 133 1400 -5800 200 L 50 50 4 1 O 
X chip_data_mem_o_57 132 1400 -5700 200 L 50 50 4 1 O 
X chip_data_mem_o_56 131 1400 -5600 200 L 50 50 4 1 O 
X chip_data_mem_o_55 130 1400 -5500 200 L 50 50 4 1 O 
X chip_data_mem_o_54 129 1400 -5400 200 L 50 50 4 1 O 
X chip_data_mem_o_53 128 1400 -5300 200 L 50 50 4 1 O 
X chip_data_mem_o_52 127 1400 -5200 200 L 50 50 4 1 O 
X chip_data_mem_o_51 126 1400 -5100 200 L 50 50 4 1 O 
X chip_data_mem_o_50 125 1400 -5000 200 L 50 50 4 1 O 
X chip_data_mem_o_49 124 1400 -4900 200 L 50 50 4 1 O 
X chip_data_mem_o_48 123 1400 -4800 200 L 50 50 4 1 O 
X chip_data_mem_o_47 122 1400 -4700 200 L 50 50 4 1 O 
X chip_data_mem_o_46 119 1400 -4600 200 L 50 50 4 1 O 
X chip_data_mem_o_45 118 1400 -4500 200 L 50 50 4 1 O 
X chip_data_mem_o_44 115 1400 -4400 200 L 50 50 4 1 O 
X chip_data_mem_o_43 114 1400 -4300 200 L 50 50 4 1 O 
X chip_data_mem_o_42 113 1400 -4200 200 L 50 50 4 1 O 
X chip_data_mem_o_41 112 1400 -4100 200 L 50 50 4 1 O 
X chip_data_mem_o_40 111 1400 -4000 200 L 50 50 4 1 O 
X chip_data_mem_o_39 110 1400 -3900 200 L 50 50 4 1 O 
X chip_data_mem_o_38 109 1400 -3800 200 L 50 50 4 1 O 
X chip_data_mem_o_37 108 1400 -3700 200 L 50 50 4 1 O 
X chip_data_mem_o_36 107 1400 -3600 200 L 50 50 4 1 O 
X chip_data_mem_o_35 79 1400 -3500 200 L 50 50 4 1 O 
X chip_data_mem_o_34 80 1400 -3400 200 L 50 50 4 1 O 
X chip_data_mem_o_33 81 1400 -3300 200 L 50 50 4 1 O 
X chip_data_mem_o_32 82 1400 -3200 200 L 50 50 4 1 O 
X chip_data_mem_o_31 83 1400 -3100 200 L 50 50 4 1 O 
X chip_data_mem_o_30 84 1400 -3000 200 L 50 50 4 1 O 
X chip_data_mem_o_29 85 1400 -2900 200 L 50 50 4 1 O 
X chip_data_mem_o_28 88 1400 -2800 200 L 50 50 4 1 O 
X chip_data_mem_o_27 89 1400 -2700 200 L 50 50 4 1 O 
X chip_data_mem_o_26 90 1400 -2600 200 L 50 50 4 1 O 
X chip_data_mem_o_25 93 1400 -2500 200 L 50 50 4 1 O 
X chip_data_mem_o_24 94 1400 -2400 200 L 50 50 4 1 O 
X chip_data_mem_o_23 95 1400 -2300 200 L 50 50 4 1 O 
X chip_data_mem_o_22 96 1400 -2200 200 L 50 50 4 1 O 
X chip_data_mem_o_21 99 1400 -2100 200 L 50 50 4 1 O 
X chip_data_mem_o_20 100 1400 -2000 200 L 50 50 4 1 O 
X chip_data_mem_o_19 101 1400 -1900 200 L 50 50 4 1 O 
X chip_data_mem_o_18 102 1400 -1800 200 L 50 50 4 1 O 
X chip_data_mem_o_17 103 1400 -1700 200 L 50 50 4 1 O 
X chip_data_mem_o_16 104 1400 -1600 200 L 50 50 4 1 O 
X chip_data_mem_o_15 76 1400 -1500 200 L 50 50 4 1 O 
X chip_data_mem_o_14 75 1400 -1400 200 L 50 50 4 1 O 
X chip_data_mem_o_13 74 1400 -1300 200 L 50 50 4 1 O 
X chip_data_mem_o_12 73 1400 -1200 200 L 50 50 4 1 O 
X chip_data_mem_o_11 72 1400 -1100 200 L 50 50 4 1 O 
X chip_data_mem_o_10 71 1400 -1000 200 L 50 50 4 1 O 
X chip_data_mem_o_9 70 1400 -900 200 L 50 50 4 1 O 
X chip_data_mem_o_8 69 1400 -800 200 L 50 50 4 1 O 
X chip_data_mem_o_7 68 1400 -700 200 L 50 50 4 1 O 
X chip_data_mem_o_6 65 1400 -600 200 L 50 50 4 1 O 
X chip_data_mem_o_5 64 1400 -500 200 L 50 50 4 1 O 
X chip_data_mem_o_4 61 1400 -400 200 L 50 50 4 1 O 
X chip_data_mem_o_3 60 1400 -300 200 L 50 50 4 1 O 
X chip_data_mem_o_2 59 1400 -200 200 L 50 50 4 1 O 
X chip_data_mem_o_1 58 1400 -100 200 L 50 50 4 1 O 
X chip_data_mem_o_0 57 1400 0 200 L 50 50 4 1 O 
S 200 100 1200 -7000 4 1 0 f
X chip_isnt_mem_o_16 56 1400 -1600 200 L 50 50 5 1 O 
X chip_isnt_mem_o_15 53 1400 -1500 200 L 50 50 5 1 O 
X chip_isnt_mem_o_14 52 1400 -1400 200 L 50 50 5 1 O 
X chip_isnt_mem_o_13 51 1400 -1300 200 L 50 50 5 1 O 
X chip_isnt_mem_o_12 50 1400 -1200 200 L 50 50 5 1 O 
X chip_isnt_mem_o_11 49 1400 -1100 200 L 50 50 5 1 O 
X chip_isnt_mem_o_10 46 1400 -1000 200 L 50 50 5 1 O 
X chip_isnt_mem_o_9 45 1400 -900 200 L 50 50 5 1 O 
X chip_isnt_mem_o_8 44 1400 -800 200 L 50 50 5 1 O 
X chip_isnt_mem_o_7 43 1400 -700 200 L 50 50 5 1 O 
X chip_isnt_mem_o_6 42 1400 -600 200 L 50 50 5 1 O 
X chip_isnt_mem_o_5 41 1400 -500 200 L 50 50 5 1 O 
X chip_isnt_mem_o_4 40 1400 -400 200 L 50 50 5 1 O 
X chip_isnt_mem_o_3 37 1400 -300 200 L 50 50 5 1 O 
X chip_isnt_mem_o_2 36 1400 -200 200 L 50 50 5 1 O 
X chip_isnt_mem_o_1 35 1400 -100 200 L 50 50 5 1 O 
X chip_isnt_mem_o_0 34 1400 0 200 L 50 50 5 1 O 
S 200 100 1200 -1700 5 1 0 f
X vdd_pad_0 33 0 0 200 R 50 50 6 1 W 
X vdd_pad_1 48 0 -100 200 R 50 50 6 1 W 
X vdd_pad_2 63 0 -200 200 R 50 50 6 1 W 
X vdd_pad_3 78 0 -300 200 R 50 50 6 1 W 
X vdd_pad_4 91 0 -400 200 R 50 50 6 1 W 
X vdd_pad_5 105 0 -500 200 R 50 50 6 1 W 
X vdd_pad_6 120 0 -600 200 R 50 50 6 1 W 
X vdd_pad_7 134 0 -700 200 R 50 50 6 1 W 
X vdd_pad_8 149 0 -800 200 R 50 50 6 1 W 
X vdd_pad_9 194 0 -900 200 R 50 50 6 1 W 
X gnd_pad_0 32 0 -1100 200 R 50 50 6 1 W 
X gnd_pad_1 47 0 -1200 200 R 50 50 6 1 W 
X gnd_pad_2 62 0 -1300 200 R 50 50 6 1 W 
X gnd_pad_3 77 0 -1400 200 R 50 50 6 1 W 
X gnd_pad_4 92 0 -1500 200 R 50 50 6 1 W 
X gnd_pad_5 106 0 -1600 200 R 50 50 6 1 W 
X gnd_pad_6 121 0 -1700 200 R 50 50 6 1 W 
X gnd_pad_7 135 0 -1800 200 R 50 50 6 1 W 
X gnd_pad_8 150 0 -1900 200 R 50 50 6 1 W 
X gnd_pad_9 195 0 -2000 200 R 50 50 6 1 W 
X gnd_pad_10 197 0 -2100 200 R 50 50 6 1 W 
S 200 100 800 -2200 6 1 0 f
X vdd_core_0 9 0 0 200 R 50 50 7 1 W 
X vdd_core_1 17 0 -100 200 R 50 50 7 1 W 
X vdd_core_2 26 0 -200 200 R 50 50 7 1 W 
X vdd_core_3 39 0 -300 200 R 50 50 7 1 W 
X vdd_core_4 55 0 -400 200 R 50 50 7 1 W 
X vdd_core_5 67 0 -500 200 R 50 50 7 1 W 
X vdd_core_7 86 0 -600 200 R 50 50 7 1 W 
X vdd_core_6 97 0 -700 200 R 50 50 7 1 W 
X vdd_core_8 116 0 -800 200 R 50 50 7 1 W 
X vdd_core_9 137 0 -900 200 R 50 50 7 1 W 
X vdd_core_10 151 0 -1000 200 R 50 50 7 1 W 
X vdd_core_11 161 0 -1100 200 R 50 50 7 1 W 
X vdd_core_12 174 0 -1200 200 R 50 50 7 1 W 
X vdd_core_13 190 0 -1300 200 R 50 50 7 1 W 
X vdd_core_14 200 0 -1400 200 R 50 50 7 1 W 
X gnd_core_0 8 0 -1600 200 R 50 50 7 1 W 
X gnd_core_1 16 0 -1700 200 R 50 50 7 1 W 
X gnd_core_2 25 0 -1800 200 R 50 50 7 1 W 
X gnd_core_3 38 0 -1900 200 R 50 50 7 1 W 
X gnd_core_4 54 0 -2000 200 R 50 50 7 1 W 
X gnd_core_5 66 0 -2100 200 R 50 50 7 1 W 
X gnd_core_6 98 0 -2200 200 R 50 50 7 1 W 
X gnd_core_7 87 0 -2300 200 R 50 50 7 1 W 
X gnd_core_8 117 0 -2400 200 R 50 50 7 1 W 
X gnd_core_9 138 0 -2500 200 R 50 50 7 1 W 
X gnd_core_10 152 0 -2600 200 R 50 50 7 1 W 
X gnd_core_11 162 0 -2700 200 R 50 50 7 1 W 
X gnd_core_12 175 0 -2800 200 R 50 50 7 1 W 
X gnd_core_13 191 0 -2900 200 R 50 50 7 1 W 
X gnd_core_14 201 0 -3000 200 R 50 50 7 1 W 
S 200 100 900 -3100 7 1 0 f
ENDDRAW
ENDDEF
#
#End Library
