{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692191129648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692191129660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 16 21:05:29 2023 " "Processing started: Wed Aug 16 21:05:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692191129660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191129660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C5TB_top -c C5TB_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off C5TB_top -c C5TB_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191129660 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Effort Standard Fit " "Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1692191146870 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191146870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692191147227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5 " "Found entity 1: soc_system_mm_interconnect_5" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_rsp_mux " "Found entity 1: soc_system_mm_interconnect_5_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_mux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157457 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_rsp_demux " "Found entity 1: soc_system_mm_interconnect_5_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_cmd_mux " "Found entity 1: soc_system_mm_interconnect_5_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_mux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_5_cmd_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_demux_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_cmd_demux " "Found entity 1: soc_system_mm_interconnect_5_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_5_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_5_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_5_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_5_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_5_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157470 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_5_router_002 " "Found entity 2: soc_system_mm_interconnect_5_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_5_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_5_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_5_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_5_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_5_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157473 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_5_router_001 " "Found entity 2: soc_system_mm_interconnect_5_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_5_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_5_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_5_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_5_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_router_default_decode " "Found entity 1: soc_system_mm_interconnect_5_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157476 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_5_router " "Found entity 2: soc_system_mm_interconnect_5_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4 " "Found entity 1: soc_system_mm_interconnect_4" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_rsp_mux " "Found entity 1: soc_system_mm_interconnect_4_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_mux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_cmd_mux " "Found entity 1: soc_system_mm_interconnect_4_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_mux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_4_cmd_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_demux_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_cmd_demux " "Found entity 1: soc_system_mm_interconnect_4_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157521 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_4_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_4_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_4_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_4_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_4_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157525 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_4_router_002 " "Found entity 2: soc_system_mm_interconnect_4_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_4_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_4_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_4_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_4_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_4_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157529 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_4_router_001 " "Found entity 2: soc_system_mm_interconnect_4_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_4_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_4_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_4_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_4_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_router_default_decode " "Found entity 1: soc_system_mm_interconnect_4_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157533 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_4_router " "Found entity 2: soc_system_mm_interconnect_4_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3 " "Found entity 1: soc_system_mm_interconnect_3" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_mux_001 " "Found entity 1: soc_system_mm_interconnect_3_rsp_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_mux " "Found entity 1: soc_system_mm_interconnect_3_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_demux_003 " "Found entity 1: soc_system_mm_interconnect_3_rsp_demux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_003.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_demux_001 " "Found entity 1: soc_system_mm_interconnect_3_rsp_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_demux " "Found entity 1: soc_system_mm_interconnect_3_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_3_cmd_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_mux " "Found entity 1: soc_system_mm_interconnect_3_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_3_cmd_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_demux " "Found entity 1: soc_system_mm_interconnect_3_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157590 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_003 " "Found entity 2: soc_system_mm_interconnect_3_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157594 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_002 " "Found entity 2: soc_system_mm_interconnect_3_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157596 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_001 " "Found entity 2: soc_system_mm_interconnect_3_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157601 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router " "Found entity 2: soc_system_mm_interconnect_3_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_004_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157624 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_004 " "Found entity 2: soc_system_mm_interconnect_2_router_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157627 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_002 " "Found entity 2: soc_system_mm_interconnect_2_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157632 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157668 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157668 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157668 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157668 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157668 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157690 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157692 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157695 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157723 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_005 " "Found entity 2: soc_system_mm_interconnect_0_router_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157726 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/vhdmi.qxp 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/vhdmi.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 receive_top " "Found entity 1: receive_top" {  } { { "soc_system/synthesis/submodules/vhdmi.qxp" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vhdmi.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/vcam.qxp 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/vcam.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 vcam_top " "Found entity 1: vcam_top" {  } { { "soc_system/synthesis/submodules/vcam.qxp" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vcam.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0 " "Found entity 1: soc_system_sld_hub_controller_system_0" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_avalon_st_adapter " "Found entity 1: soc_system_sld_hub_controller_system_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_avalon_st_adapter.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_avalon_st_adapter_channel_adapter_0 " "Found entity 1: soc_system_sld_hub_controller_system_0_avalon_st_adapter_channel_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_avalon_st_adapter_channel_adapter_0.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_hub_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_hub_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_hub_controller " "Found entity 1: soc_system_sld_hub_controller_system_0_hub_controller" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_hub_controller.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_hub_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157817 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_streaming_sld_hub_controller_core.sv(468) " "Verilog HDL warning at altera_streaming_sld_hub_controller_core.sv(468): extended using \"x\" or \"z\"" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 468 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1692191157819 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_streaming_sld_hub_controller_core.sv(469) " "Verilog HDL warning at altera_streaming_sld_hub_controller_core.sv(469): extended using \"x\" or \"z\"" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 469 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1692191157819 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_streaming_sld_hub_controller_core.sv(525) " "Verilog HDL warning at altera_streaming_sld_hub_controller_core.sv(525): extended using \"x\" or \"z\"" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 525 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1692191157819 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_streaming_sld_hub_controller_core.sv(529) " "Verilog HDL warning at altera_streaming_sld_hub_controller_core.sv(529): extended using \"x\" or \"z\"" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 529 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1692191157819 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_streaming_sld_hub_controller_core.sv(541) " "Verilog HDL warning at altera_streaming_sld_hub_controller_core.sv(541): extended using \"x\" or \"z\"" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 541 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1692191157819 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_streaming_sld_hub_controller_core.sv(318) " "Verilog HDL information at altera_streaming_sld_hub_controller_core.sv(318): always construct contains both blocking and non-blocking assignments" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 318 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1692191157821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "valid VALID altera_streaming_sld_hub_controller_core.sv(814) " "Verilog HDL Declaration information at altera_streaming_sld_hub_controller_core.sv(814): object \"valid\" differs only in case from object \"VALID\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 814 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "eop_gen EOP_GEN altera_streaming_sld_hub_controller_core.sv(815) " "Verilog HDL Declaration information at altera_streaming_sld_hub_controller_core.sv(815): object \"eop_gen\" differs only in case from object \"EOP_GEN\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 815 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_streaming_sld_hub_controller_core " "Found entity 1: altera_streaming_sld_hub_controller_core" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157824 ""} { "Info" "ISGN_ENTITY_NAME" "2 resp_fsm " "Found entity 2: resp_fsm" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 612 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157824 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_streaming_sld_hub_controller_fifo " "Found entity 3: altera_streaming_sld_hub_controller_fifo" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 694 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157824 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_streaming_sld_hub_controller_fifo_element " "Found entity 4: altera_streaming_sld_hub_controller_fifo_element" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157824 ""} { "Info" "ISGN_ENTITY_NAME" "5 csr_slave " "Found entity 5: csr_slave" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_sld_node.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_sld_node.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_streaming_sld_hub_controller_sld_node " "Found entity 1: altera_streaming_sld_hub_controller_sld_node" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_sld_node.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_sld_node.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_tck_generation.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_tck_generation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_streaming_sld_hub_controller_tck_generation " "Found entity 1: altera_streaming_sld_hub_controller_tck_generation" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_tck_generation.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_tck_generation.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157830 ""} { "Info" "ISGN_ENTITY_NAME" "2 default_tck_generation " "Found entity 2: default_tck_generation" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_tck_generation.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_tck_generation.sv" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv 24 24 " "Found 24 design units, including 24 entities, in source file soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_streaming_sld_hub_controller_arriaiigx_altclkctrl_altclkctrl " "Found entity 1: altera_streaming_sld_hub_controller_arriaiigx_altclkctrl_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_streaming_sld_hub_controller_arriaiigx_altclkctrl " "Found entity 2: altera_streaming_sld_hub_controller_arriaiigx_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_streaming_sld_hub_controller_arriaiigz_altclkctrl_altclkctrl " "Found entity 3: altera_streaming_sld_hub_controller_arriaiigz_altclkctrl_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_streaming_sld_hub_controller_arriaiigz_altclkctrl " "Found entity 4: altera_streaming_sld_hub_controller_arriaiigz_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_streaming_sld_hub_controller_arriav_altclkctrl_altclkctrl " "Found entity 5: altera_streaming_sld_hub_controller_arriav_altclkctrl_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_streaming_sld_hub_controller_arriav_altclkctrl " "Found entity 6: altera_streaming_sld_hub_controller_arriav_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_streaming_sld_hub_controller_cycloneiii_altclkctrl_altclkctrl " "Found entity 7: altera_streaming_sld_hub_controller_cycloneiii_altclkctrl_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "8 altera_streaming_sld_hub_controller_cycloneiii_altclkctrl " "Found entity 8: altera_streaming_sld_hub_controller_cycloneiii_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 596 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "9 altera_streaming_sld_hub_controller_cycloneiiils_altclkctrl_altclkctrl " "Found entity 9: altera_streaming_sld_hub_controller_cycloneiiils_altclkctrl_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "10 altera_streaming_sld_hub_controller_cycloneiiils_altclkctrl " "Found entity 10: altera_streaming_sld_hub_controller_cycloneiiils_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 747 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "11 altera_streaming_sld_hub_controller_cycloneive_altclkctrl_altclkctrl " "Found entity 11: altera_streaming_sld_hub_controller_cycloneive_altclkctrl_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "12 altera_streaming_sld_hub_controller_cycloneive_altclkctrl " "Found entity 12: altera_streaming_sld_hub_controller_cycloneive_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 898 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "13 altera_streaming_sld_hub_controller_cycloneivgx_altclkctrl_altclkctrl " "Found entity 13: altera_streaming_sld_hub_controller_cycloneivgx_altclkctrl_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 998 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "14 altera_streaming_sld_hub_controller_cycloneivgx_altclkctrl " "Found entity 14: altera_streaming_sld_hub_controller_cycloneivgx_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 1049 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "15 altera_streaming_sld_hub_controller_cyclonev_altclkctrl_altclkctrl " "Found entity 15: altera_streaming_sld_hub_controller_cyclonev_altclkctrl_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 1149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "16 altera_streaming_sld_hub_controller_cyclonev_altclkctrl " "Found entity 16: altera_streaming_sld_hub_controller_cyclonev_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 1189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "17 altera_streaming_sld_hub_controller_stratixiii_altclkctrl_altclkctrl " "Found entity 17: altera_streaming_sld_hub_controller_stratixiii_altclkctrl_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 1316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "18 altera_streaming_sld_hub_controller_stratixiii_altclkctrl " "Found entity 18: altera_streaming_sld_hub_controller_stratixiii_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 1362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "19 altera_streaming_sld_hub_controller_stratixiv_altclkctrl_altclkctrl " "Found entity 19: altera_streaming_sld_hub_controller_stratixiv_altclkctrl_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "20 altera_streaming_sld_hub_controller_stratixiv_altclkctrl " "Found entity 20: altera_streaming_sld_hub_controller_stratixiv_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 1505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "21 altera_streaming_sld_hub_controller_stratixv_altclkctrl_altclkctrl " "Found entity 21: altera_streaming_sld_hub_controller_stratixv_altclkctrl_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 1602 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "22 altera_streaming_sld_hub_controller_stratixv_altclkctrl " "Found entity 22: altera_streaming_sld_hub_controller_stratixv_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 1642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "23 altera_streaming_sld_hub_controller_arria10_altclkctrl_altclkctrl " "Found entity 23: altera_streaming_sld_hub_controller_arria10_altclkctrl_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 1723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""} { "Info" "ISGN_ENTITY_NAME" "24 altera_streaming_sld_hub_controller_arria10_altclkctrl " "Found entity 24: altera_streaming_sld_hub_controller_arria10_altclkctrl" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 1774 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_fabric " "Found entity 1: soc_system_sld_hub_controller_system_0_fabric" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mgmt_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mgmt_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mgmt_reset " "Found entity 1: altera_mgmt_reset" {  } { { "soc_system/synthesis/submodules/altera_mgmt_reset.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_mgmt_reset.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mgmt_time_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mgmt_time_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_fabric_mgmt_time_adap " "Found entity 1: soc_system_sld_hub_controller_system_0_fabric_mgmt_time_adap" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mgmt_time_adap.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mgmt_time_adap.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mgmt_demux.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mgmt_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_fabric_mgmt_demux " "Found entity 1: soc_system_sld_hub_controller_system_0_fabric_mgmt_demux" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mgmt_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mgmt_demux.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157863 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_sld_hub_controller_system_0_fabric_mgmt_demux_1stage_pipeline " "Found entity 2: soc_system_sld_hub_controller_system_0_fabric_mgmt_demux_1stage_pipeline" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mgmt_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mgmt_demux.sv" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mux.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_fabric_mux " "Found entity 1: soc_system_sld_hub_controller_system_0_fabric_mux" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mux.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157868 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_sld_hub_controller_system_0_fabric_mux_1stage_pipeline " "Found entity 2: soc_system_sld_hub_controller_system_0_fabric_mux_1stage_pipeline" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mux.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_demux.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_fabric_demux " "Found entity 1: soc_system_sld_hub_controller_system_0_fabric_demux" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_demux.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157872 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_sld_hub_controller_system_0_fabric_demux_1stage_pipeline " "Found entity 2: soc_system_sld_hub_controller_system_0_fabric_demux_1stage_pipeline" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_demux.sv" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link " "Found entity 1: soc_system_sld_hub_controller_system_0_link" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link_mm_interconnect_2 " "Found entity 1: soc_system_sld_hub_controller_system_0_link_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_2.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link_mm_interconnect_1 " "Found entity 1: soc_system_sld_hub_controller_system_0_link_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_1.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link_mm_interconnect_0 " "Found entity 1: soc_system_sld_hub_controller_system_0_link_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157914 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001 " "Found entity 2: soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692191157917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157918 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router " "Found entity 2: soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mm_mgmt_wrapper.sv(84) " "Verilog HDL warning at altera_mm_mgmt_wrapper.sv(84): extended using \"x\" or \"z\"" {  } { { "soc_system/synthesis/submodules/altera_mm_mgmt_wrapper.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_mm_mgmt_wrapper.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1692191157920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mm_mgmt_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mm_mgmt_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mm_mgmt_wrapper " "Found entity 1: altera_mm_mgmt_wrapper" {  } { { "soc_system/synthesis/submodules/altera_mm_mgmt_wrapper.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_mm_mgmt_wrapper.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_connection_identification_rom_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_connection_identification_rom_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_connection_identification_rom_wrapper " "Found entity 1: altera_connection_identification_rom_wrapper" {  } { { "soc_system/synthesis/submodules/altera_connection_identification_rom_wrapper.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_connection_identification_rom_wrapper.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_sink_to_read_slave.v 4 4 " "Found 4 design units, including 4 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_sink_to_read_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_single_clock_fifo " "Found entity 1: soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_sink_to_read_slave.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_sink_to_read_slave.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157932 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_scfifo_with_controls " "Found entity 2: soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_sink_to_read_slave.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_sink_to_read_slave.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157932 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_map_avalonst_to_avalonmm " "Found entity 3: soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_map_avalonst_to_avalonmm" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_sink_to_read_slave.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_sink_to_read_slave.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157932 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_sld_hub_controller_system_0_link_sink_to_read_slave " "Found entity 4: soc_system_sld_hub_controller_system_0_link_sink_to_read_slave" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_sink_to_read_slave.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_sink_to_read_slave.v" 491 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_t2h_timing_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_t2h_timing_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link_t2h_timing_adapter " "Found entity 1: soc_system_sld_hub_controller_system_0_link_t2h_timing_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_t2h_timing_adapter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_t2h_timing_adapter.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_t2h_channel_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_t2h_channel_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link_t2h_channel_adapter " "Found entity 1: soc_system_sld_hub_controller_system_0_link_t2h_channel_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_t2h_channel_adapter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_t2h_channel_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_h2t_channel_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_h2t_channel_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link_h2t_channel_adapter " "Found entity 1: soc_system_sld_hub_controller_system_0_link_h2t_channel_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_h2t_channel_adapter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_h2t_channel_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mm_debug_link_datawidth_matcher.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mm_debug_link_datawidth_matcher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mm_debug_link_datawidth_matcher " "Found entity 1: altera_mm_debug_link_datawidth_matcher" {  } { { "soc_system/synthesis/submodules/altera_mm_debug_link_datawidth_matcher.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_mm_debug_link_datawidth_matcher.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter " "Found entity 1: soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo " "Found entity 1: soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v 4 4 " "Found 4 design units, including 4 entities, in source file soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo " "Found entity 1: soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157965 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls " "Found entity 2: soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157965 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_sld_hub_controller_system_0_link_write_slave_to_source_map_avalonmm_to_avalonst " "Found entity 3: soc_system_sld_hub_controller_system_0_link_write_slave_to_source_map_avalonmm_to_avalonst" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157965 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_sld_hub_controller_system_0_link_write_slave_to_source " "Found entity 4: soc_system_sld_hub_controller_system_0_link_write_slave_to_source" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_1_cnn.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_1_cnn.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_1_cnn " "Found entity 1: soc_system_pll_1_cnn" {  } { { "soc_system/synthesis/submodules/soc_system_pll_1_cnn.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_pll_1_cnn.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191157997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191157997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master " "Found entity 1: soc_system_f2sdram_only_master" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_p2b_adapter " "Found entity 1: soc_system_f2sdram_only_master_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_b2p_adapter " "Found entity 1: soc_system_f2sdram_only_master_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158135 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158135 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158135 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158135 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158135 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158135 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_timing_adt " "Found entity 1: soc_system_f2sdram_only_master_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158147 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158147 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "soc_system/synthesis/submodules/burst_read_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "soc_system/synthesis/submodules/burst_write_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/ddr3_read.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/ddr3_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_read " "Found entity 1: ddr3_read" {  } { { "soc_system/synthesis/submodules/ddr3_read.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/ddr3_vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/ddr3_vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_vga_ctrl " "Found entity 1: ddr3_vga_ctrl" {  } { { "soc_system/synthesis/submodules/ddr3_vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/ddr3_vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/ddr3_vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_vga_top_me " "Found entity 1: ddr3_vga_top_me" {  } { { "soc_system/synthesis/submodules/ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_vga_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/ddr3_write.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/ddr3_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_write " "Found entity 1: ddr3_write" {  } { { "soc_system/synthesis/submodules/ddr3_write.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/dvp_ddr3_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/dvp_ddr3_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvp_ddr3_ctrl " "Found entity 1: dvp_ddr3_ctrl" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/dvp_ddr3_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/dvp_ddr3_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvp_ddr3_top_me " "Found entity 1: dvp_ddr3_top_me" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvp_ddr3_vga_top " "Found entity 1: dvp_ddr3_vga_top" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158200 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "dvp_rgb888.v(44) " "Verilog HDL Module Instantiation warning at dvp_rgb888.v(44): ignored dangling comma in List of Port Connections" {  } { { "soc_system/synthesis/submodules/dvp_rgb888.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_rgb888.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1692191158202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/dvp_rgb888.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/dvp_rgb888.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvp_rgb888 " "Found entity 1: dvp_rgb888" {  } { { "soc_system/synthesis/submodules/dvp_rgb888.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_rgb888.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "soc_system/synthesis/submodules/latency_aware_read_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/latency_aware_read_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/vip.v 0 0 " "Found 0 design units, including 0 entities, in source file soc_system/synthesis/submodules/vip.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/write_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/asyn_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/asyn_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 asyn_fifo " "Found entity 1: asyn_fifo" {  } { { "soc_system/synthesis/submodules/asyn_fifo.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/asyn_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/bilinear_interpolation.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/bilinear_interpolation.v" { { "Info" "ISGN_ENTITY_NAME" "1 bilinear_interpolation " "Found entity 1: bilinear_interpolation" {  } { { "soc_system/synthesis/submodules/bilinear_interpolation.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/bilinear_interpolation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/bram_ture_dual_port.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/bram_ture_dual_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ture_dual_port " "Found entity 1: bram_ture_dual_port" {  } { { "soc_system/synthesis/submodules/bram_ture_dual_port.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/bram_ture_dual_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/dvp_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/dvp_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvp_gray " "Found entity 1: dvp_gray" {  } { { "soc_system/synthesis/submodules/dvp_gray.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_gray.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/resize_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/resize_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 resize_top " "Found entity 1: resize_top" {  } { { "soc_system/synthesis/submodules/resize_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/resize_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158238 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "rgb2gray.v(58) " "Verilog HDL Module Instantiation warning at rgb2gray.v(58): ignored dangling comma in List of Port Connections" {  } { { "soc_system/synthesis/submodules/rgb2gray.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/rgb2gray.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1692191158240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/rgb2gray.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/rgb2gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2gray " "Found entity 1: rgb2gray" {  } { { "soc_system/synthesis/submodules/rgb2gray.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/rgb2gray.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/flag_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/flag_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_generate " "Found entity 1: flag_generate" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/plot_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/plot_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 plot_ctrl " "Found entity 1: plot_ctrl" {  } { { "soc_system/synthesis/submodules/plot_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/plot_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "soc_system/synthesis/submodules/bin2bcd.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dipsw_pio " "Found entity 1: soc_system_dipsw_pio" {  } { { "soc_system/synthesis/submodules/soc_system_dipsw_pio.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/cnn_top.qxp 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/cnn_top.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 cnn_top " "Found entity 1: cnn_top" {  } { { "soc_system/synthesis/submodules/cnn_top.qxp" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/cnn_top.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "soc_system/synthesis/submodules/soc_system_button_pio.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student.v 1 1 " "Found 1 design units, including 1 entities, in source file student.v" { { "Info" "ISGN_ENTITY_NAME" "1 student " "Found entity 1: student" {  } { { "student.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/student.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5tb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file c5tb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5TB_top " "Found entity 1: C5TB_top" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll/pll_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_inst " "Found entity 1: pll_inst" {  } { { "ip/pll/pll_inst.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/ip/pll/pll_inst.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll_inst/pll_inst_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll/pll_inst/pll_inst_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_inst_0002 " "Found entity 1: pll_inst_0002" {  } { { "ip/pll/pll_inst/pll_inst_0002.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/ip/pll/pll_inst/pll_inst_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/vga_pll/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/vga_pll/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "ip/vga_pll/vga_pll.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/ip/vga_pll/vga_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/vga_pll/vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/vga_pll/vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_0002 " "Found entity 1: vga_pll_0002" {  } { { "ip/vga_pll/vga_pll/vga_pll_0002.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/ip/vga_pll/vga_pll/vga_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/dvp_three_pll/div_three_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/dvp_three_pll/div_three_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_three_pll " "Found entity 1: div_three_pll" {  } { { "ip/dvp_three_pll/div_three_pll.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/ip/dvp_three_pll/div_three_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/dvp_three_pll/div_three_pll/div_three_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/dvp_three_pll/div_three_pll/div_three_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_three_pll_0002 " "Found entity 1: div_three_pll_0002" {  } { { "ip/dvp_three_pll/div_three_pll/div_three_pll_0002.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/ip/dvp_three_pll/div_three_pll/div_three_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191158542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191158542 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191158542 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset ddr3_read.v(67) " "Verilog HDL Implicit Net warning at ddr3_read.v(67): created implicit net for \"reset\"" {  } { { "soc_system/synthesis/submodules/ddr3_read.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_read.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191158543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset ddr3_write.v(63) " "Verilog HDL Implicit Net warning at ddr3_write.v(63): created implicit net for \"reset\"" {  } { { "soc_system/synthesis/submodules/ddr3_write.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_write.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191158543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pre_vga_de vga_ctrl.v(127) " "Verilog HDL Implicit Net warning at vga_ctrl.v(127): created implicit net for \"pre_vga_de\"" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191158543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_used write_master.v(187) " "Verilog HDL Implicit Net warning at write_master.v(187): created implicit net for \"fifo_used\"" {  } { { "soc_system/synthesis/submodules/write_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/write_master.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191158543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "div_three rgb2gray.v(57) " "Verilog HDL Implicit Net warning at rgb2gray.v(57): created implicit net for \"div_three\"" {  } { { "soc_system/synthesis/submodules/rgb2gray.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/rgb2gray.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191158543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bcd4 flag_generate.v(170) " "Verilog HDL Implicit Net warning at flag_generate.v(170): created implicit net for \"bcd4\"" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191158543 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "dvp_ddr3_top_me dvp_ddr3_top.v(62) " "Verilog HDL Parameter Declaration warning at dvp_ddr3_top.v(62): Parameter Declaration in module \"dvp_ddr3_top_me\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_top.v" 62 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158544 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "dvp_ddr3_top_me dvp_ddr3_top.v(63) " "Verilog HDL Parameter Declaration warning at dvp_ddr3_top.v(63): Parameter Declaration in module \"dvp_ddr3_top_me\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_top.v" 63 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158544 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "dvp_ddr3_top_me dvp_ddr3_top.v(64) " "Verilog HDL Parameter Declaration warning at dvp_ddr3_top.v(64): Parameter Declaration in module \"dvp_ddr3_top_me\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_top.v" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158544 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "dvp_ddr3_top_me dvp_ddr3_top.v(107) " "Verilog HDL Parameter Declaration warning at dvp_ddr3_top.v(107): Parameter Declaration in module \"dvp_ddr3_top_me\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_top.v" 107 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158545 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "dvp_rgb888 dvp_rgb888.v(20) " "Verilog HDL Parameter Declaration warning at dvp_rgb888.v(20): Parameter Declaration in module \"dvp_rgb888\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/dvp_rgb888.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_rgb888.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "dvp_rgb888 dvp_rgb888.v(21) " "Verilog HDL Parameter Declaration warning at dvp_rgb888.v(21): Parameter Declaration in module \"dvp_rgb888\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/dvp_rgb888.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_rgb888.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "dvp_gray dvp_gray.v(20) " "Verilog HDL Parameter Declaration warning at dvp_gray.v(20): Parameter Declaration in module \"dvp_gray\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/dvp_gray.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_gray.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158548 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "dvp_gray dvp_gray.v(21) " "Verilog HDL Parameter Declaration warning at dvp_gray.v(21): Parameter Declaration in module \"dvp_gray\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/dvp_gray.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_gray.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ddr3_vga_top_me ddr3_vga_top.v(63) " "Verilog HDL Parameter Declaration warning at ddr3_vga_top.v(63): Parameter Declaration in module \"ddr3_vga_top_me\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_vga_top.v" 63 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ddr3_vga_top_me ddr3_vga_top.v(64) " "Verilog HDL Parameter Declaration warning at ddr3_vga_top.v(64): Parameter Declaration in module \"ddr3_vga_top_me\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_vga_top.v" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ddr3_vga_top_me ddr3_vga_top.v(111) " "Verilog HDL Parameter Declaration warning at ddr3_vga_top.v(111): Parameter Declaration in module \"ddr3_vga_top_me\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_vga_top.v" 111 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158549 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_ctrl vga_ctrl.v(47) " "Verilog HDL Parameter Declaration warning at vga_ctrl.v(47): Parameter Declaration in module \"vga_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158551 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_ctrl vga_ctrl.v(52) " "Verilog HDL Parameter Declaration warning at vga_ctrl.v(52): Parameter Declaration in module \"vga_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158551 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_ctrl vga_ctrl.v(293) " "Verilog HDL Parameter Declaration warning at vga_ctrl.v(293): Parameter Declaration in module \"vga_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 293 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_ctrl vga_ctrl.v(295) " "Verilog HDL Parameter Declaration warning at vga_ctrl.v(295): Parameter Declaration in module \"vga_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 295 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_ctrl vga_ctrl.v(305) " "Verilog HDL Parameter Declaration warning at vga_ctrl.v(305): Parameter Declaration in module \"vga_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 305 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_ctrl vga_ctrl.v(357) " "Verilog HDL Parameter Declaration warning at vga_ctrl.v(357): Parameter Declaration in module \"vga_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 357 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158552 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "dvp_ddr3_vga_top dvp_ddr3_vga_top.v(255) " "Verilog HDL Parameter Declaration warning at dvp_ddr3_vga_top.v(255): Parameter Declaration in module \"dvp_ddr3_vga_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 255 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692191158558 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C5TB_top " "Elaborating entity \"C5TB_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692191158960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "C5TB_top.v" "u0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191158980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_button_pio soc_system:u0\|soc_system_button_pio:button_pio " "Elaborating entity \"soc_system_button_pio\" for hierarchy \"soc_system:u0\|soc_system_button_pio:button_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "button_pio" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191159124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnn_top soc_system:u0\|cnn_top:cnn_top_0 " "Elaborating entity \"cnn_top\" for hierarchy \"soc_system:u0\|cnn_top:cnn_top_0\"" {  } { { "soc_system/synthesis/soc_system.v" "cnn_top_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191159136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dipsw_pio soc_system:u0\|soc_system_dipsw_pio:dipsw_pio " "Elaborating entity \"soc_system_dipsw_pio\" for hierarchy \"soc_system:u0\|soc_system_dipsw_pio:dipsw_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "dipsw_pio" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191159928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvp_ddr3_vga_top soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0 " "Elaborating entity \"dvp_ddr3_vga_top\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\"" {  } { { "soc_system/synthesis/soc_system.v" "dvp_ddr3_vga_top_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191159939 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_done_posedge dvp_ddr3_vga_top.v(239) " "Verilog HDL or VHDL warning at dvp_ddr3_vga_top.v(239): object \"vga_done_posedge\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191159940 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 dvp_ddr3_vga_top.v(305) " "Verilog HDL assignment warning at dvp_ddr3_vga_top.v(305): truncated value with size 34 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191159943 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 dvp_ddr3_vga_top.v(311) " "Verilog HDL assignment warning at dvp_ddr3_vga_top.v(311): truncated value with size 34 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191159943 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 dvp_ddr3_vga_top.v(312) " "Verilog HDL assignment warning at dvp_ddr3_vga_top.v(312): truncated value with size 34 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191159943 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 dvp_ddr3_vga_top.v(318) " "Verilog HDL assignment warning at dvp_ddr3_vga_top.v(318): truncated value with size 34 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191159943 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 dvp_ddr3_vga_top.v(319) " "Verilog HDL assignment warning at dvp_ddr3_vga_top.v(319): truncated value with size 34 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191159943 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dvp_buffer_status1 dvp_ddr3_vga_top.v(292) " "Verilog HDL Always Construct warning at dvp_ddr3_vga_top.v(292): inferring latch(es) for variable \"dvp_buffer_status1\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692191159943 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_buffer_status1 dvp_ddr3_vga_top.v(292) " "Verilog HDL Always Construct warning at dvp_ddr3_vga_top.v(292): inferring latch(es) for variable \"vga_buffer_status1\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692191159943 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dvp_go1 dvp_ddr3_vga_top.v(292) " "Verilog HDL Always Construct warning at dvp_ddr3_vga_top.v(292): inferring latch(es) for variable \"dvp_go1\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692191159944 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_go1 dvp_ddr3_vga_top.v(292) " "Verilog HDL Always Construct warning at dvp_ddr3_vga_top.v(292): inferring latch(es) for variable \"vga_go1\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692191159944 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_go1 dvp_ddr3_vga_top.v(292) " "Inferred latch for \"vga_go1\" at dvp_ddr3_vga_top.v(292)" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191159945 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dvp_go1 dvp_ddr3_vga_top.v(292) " "Inferred latch for \"dvp_go1\" at dvp_ddr3_vga_top.v(292)" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191159945 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_buffer_status1 dvp_ddr3_vga_top.v(292) " "Inferred latch for \"vga_buffer_status1\" at dvp_ddr3_vga_top.v(292)" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191159945 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dvp_buffer_status1 dvp_ddr3_vga_top.v(292) " "Inferred latch for \"dvp_buffer_status1\" at dvp_ddr3_vga_top.v(292)" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191159945 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvp_ddr3_top_me soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0 " "Elaborating entity \"dvp_ddr3_top_me\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\"" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "dvp_ddr3_top_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191159967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status dvp_ddr3_top.v(88) " "Verilog HDL or VHDL warning at dvp_ddr3_top.v(88): object \"status\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_top.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191159968 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_write soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0 " "Elaborating entity \"ddr3_write\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\"" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_top.v" "ddr3_write_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191159993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burst_write_master soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master " "Elaborating entity \"burst_write_master\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\"" {  } { { "soc_system/synthesis/submodules/ddr3_write.v" "a_burst_write_master" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_write.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\"" {  } { { "soc_system/synthesis/submodules/burst_write_master.v" "the_user_to_master_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_write_master.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\"" {  } { { "soc_system/synthesis/submodules/burst_write_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_write_master.v" 301 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo " "Instantiated megafunction \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191160309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191160309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191160309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191160309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191160309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191160309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191160309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 128 " "Parameter \"lpm_width_r\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191160309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191160309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191160309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191160309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191160309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191160309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191160309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191160309 ""}  } { { "soc_system/synthesis/submodules/burst_write_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_write_master.v" 301 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692191160309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_eeq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_eeq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_eeq1 " "Found entity 1: dcfifo_eeq1" {  } { { "db/dcfifo_eeq1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_eeq1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191160363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191160363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_eeq1 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated " "Elaborating entity \"dcfifo_eeq1\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_g9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_g9b " "Found entity 1: a_gray2bin_g9b" {  } { { "db/a_gray2bin_g9b.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_gray2bin_g9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191160397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191160397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_g9b soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_g9b\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_eeq1.tdf" "rdptr_g_gray2bin" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_eeq1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_graycounter_fu6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191160464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191160464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_eeq1.tdf" "rdptr_g1p" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_eeq1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_graycounter_bcc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191160528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191160528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_eeq1.tdf" "wrptr_g1p" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_eeq1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52b1 " "Found entity 1: altsyncram_52b1" {  } { { "db/altsyncram_52b1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_52b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191160614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191160614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52b1 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|altsyncram_52b1:fifo_ram " "Elaborating entity \"altsyncram_52b1\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|altsyncram_52b1:fifo_ram\"" {  } { { "db/dcfifo_eeq1.tdf" "fifo_ram" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_eeq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191160687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191160687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_eeq1.tdf" "rdaclr" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_eeq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191160721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191160721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_eeq1.tdf" "rs_brp" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_eeq1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191160759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191160759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_eeq1.tdf" "rs_dgwp" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_eeq1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191160791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191160791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe15 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe15" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191160832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191160832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_eeq1.tdf" "ws_dgrp" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_eeq1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191160864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191160864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe18 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe18\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe18" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/cmpr_1v5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191160931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191160931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_eeq1.tdf" "rdempty_eq_comp" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_eeq1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|cmpr_1v5:wrfull_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_eeq1:auto_generated\|cmpr_1v5:wrfull_eq_comp\"" {  } { { "db/dcfifo_eeq1.tdf" "wrfull_eq_comp" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_eeq1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_write soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0 " "Elaborating entity \"ddr3_write\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\"" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_top.v" "resize_ddr3_write_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_top.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burst_write_master soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master " "Elaborating entity \"burst_write_master\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\"" {  } { { "soc_system/synthesis/submodules/ddr3_write.v" "a_burst_write_master" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_write.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191160972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\"" {  } { { "soc_system/synthesis/submodules/burst_write_master.v" "the_user_to_master_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_write_master.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\"" {  } { { "soc_system/synthesis/submodules/burst_write_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_write_master.v" 301 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo " "Instantiated megafunction \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191161237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191161237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191161237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191161237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191161237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191161237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 5 " "Parameter \"lpm_widthu_r\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191161237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 128 " "Parameter \"lpm_width_r\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191161237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191161237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191161237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191161237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191161237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191161237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191161237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191161237 ""}  } { { "soc_system/synthesis/submodules/burst_write_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_write_master.v" 301 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692191161237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_mcq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_mcq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mcq1 " "Found entity 1: dcfifo_mcq1" {  } { { "db/dcfifo_mcq1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_mcq1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191161291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191161291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mcq1 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated " "Elaborating entity \"dcfifo_mcq1\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_e9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_e9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_e9b " "Found entity 1: a_gray2bin_e9b" {  } { { "db/a_gray2bin_e9b.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_gray2bin_e9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191161324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191161324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_e9b soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|a_gray2bin_e9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_e9b\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|a_gray2bin_e9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_mcq1.tdf" "rdptr_g_gray2bin" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_mcq1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_du6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_du6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_du6 " "Found entity 1: a_graycounter_du6" {  } { { "db/a_graycounter_du6.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_graycounter_du6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191161392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191161392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_du6 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|a_graycounter_du6:rdptr_g1p " "Elaborating entity \"a_graycounter_du6\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|a_graycounter_du6:rdptr_g1p\"" {  } { { "db/dcfifo_mcq1.tdf" "rdptr_g1p" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_mcq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8cc " "Found entity 1: a_graycounter_8cc" {  } { { "db/a_graycounter_8cc.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_graycounter_8cc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191161463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191161463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8cc soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|a_graycounter_8cc:wrptr_g1p " "Elaborating entity \"a_graycounter_8cc\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|a_graycounter_8cc:wrptr_g1p\"" {  } { { "db/dcfifo_mcq1.tdf" "wrptr_g1p" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_mcq1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jk71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jk71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jk71 " "Found entity 1: altsyncram_jk71" {  } { { "db/altsyncram_jk71.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_jk71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191161539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191161539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jk71 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|altsyncram_jk71:fifo_ram " "Elaborating entity \"altsyncram_jk71\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|altsyncram_jk71:fifo_ram\"" {  } { { "db/dcfifo_mcq1.tdf" "fifo_ram" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_mcq1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191161596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191161596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|dffpipe_ed9:rs_brp " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|dffpipe_ed9:rs_brp\"" {  } { { "db/dcfifo_mcq1.tdf" "rs_brp" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_mcq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_unl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_unl " "Found entity 1: alt_synch_pipe_unl" {  } { { "db/alt_synch_pipe_unl.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/alt_synch_pipe_unl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191161636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191161636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_unl soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|alt_synch_pipe_unl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_unl\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\"" {  } { { "db/dcfifo_mcq1.tdf" "rs_dgwp" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_mcq1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191161667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191161667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\|dffpipe_fd9:dffpipe13 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\|dffpipe_fd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_unl.tdf" "dffpipe13" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/alt_synch_pipe_unl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vnl " "Found entity 1: alt_synch_pipe_vnl" {  } { { "db/alt_synch_pipe_vnl.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/alt_synch_pipe_vnl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191161710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191161710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vnl soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vnl\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\"" {  } { { "db/dcfifo_mcq1.tdf" "ws_dgrp" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_mcq1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ld9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ld9 " "Found entity 1: dffpipe_ld9" {  } { { "db/dffpipe_ld9.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dffpipe_ld9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191161743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191161743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ld9 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\|dffpipe_ld9:dffpipe16 " "Elaborating entity \"dffpipe_ld9\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\|dffpipe_ld9:dffpipe16\"" {  } { { "db/alt_synch_pipe_vnl.tdf" "dffpipe16" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/alt_synch_pipe_vnl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/cmpr_vu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191161812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191161812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|cmpr_vu5:rdempty_eq_comp " "Elaborating entity \"cmpr_vu5\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|cmpr_vu5:rdempty_eq_comp\"" {  } { { "db/dcfifo_mcq1.tdf" "rdempty_eq_comp" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_mcq1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|cmpr_vu5:wrfull_eq_comp " "Elaborating entity \"cmpr_vu5\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|cmpr_vu5:wrfull_eq_comp\"" {  } { { "db/dcfifo_mcq1.tdf" "wrfull_eq_comp" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_mcq1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_osd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_osd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_osd " "Found entity 1: cntr_osd" {  } { { "db/cntr_osd.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/cntr_osd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191161889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191161889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_osd soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|cntr_osd:cntr_b " "Elaborating entity \"cntr_osd\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|ddr3_write:resize_ddr3_write_0\|burst_write_master:a_burst_write_master\|dcfifo_mixed_widths:the_user_to_master_fifo\|dcfifo_mcq1:auto_generated\|cntr_osd:cntr_b\"" {  } { { "db/dcfifo_mcq1.tdf" "cntr_b" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_mcq1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvp_ddr3_ctrl soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|dvp_ddr3_ctrl:dvp_ddr3_ctrl_0 " "Elaborating entity \"dvp_ddr3_ctrl\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|dvp_ddr3_ctrl:dvp_ddr3_ctrl_0\"" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_top.v" "dvp_ddr3_ctrl_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_top.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvp_rgb888 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|dvp_rgb888:dvp_rgb888_inst " "Elaborating entity \"dvp_rgb888\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|dvp_rgb888:dvp_rgb888_inst\"" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_top.v" "dvp_rgb888_inst" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_top.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_three_pll_0002 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|dvp_rgb888:dvp_rgb888_inst\|div_three_pll_0002:div_three_pll_inst " "Elaborating entity \"div_three_pll_0002\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|dvp_rgb888:dvp_rgb888_inst\|div_three_pll_0002:div_three_pll_inst\"" {  } { { "soc_system/synthesis/submodules/dvp_rgb888.v" "div_three_pll_inst" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_rgb888.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191161954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|dvp_rgb888:dvp_rgb888_inst\|div_three_pll_0002:div_three_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|dvp_rgb888:dvp_rgb888_inst\|div_three_pll_0002:div_three_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip/dvp_three_pll/div_three_pll/div_three_pll_0002.v" "altera_pll_i" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/ip/dvp_three_pll/div_three_pll/div_three_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191162028 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1692191162042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|dvp_rgb888:dvp_rgb888_inst\|div_three_pll_0002:div_three_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|dvp_rgb888:dvp_rgb888_inst\|div_three_pll_0002:div_three_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip/dvp_three_pll/div_three_pll/div_three_pll_0002.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/ip/dvp_three_pll/div_three_pll/div_three_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191162048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|dvp_rgb888:dvp_rgb888_inst\|div_three_pll_0002:div_three_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|dvp_rgb888:dvp_rgb888_inst\|div_three_pll_0002:div_three_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 12.5 MHz " "Parameter \"reference_clock_frequency\" = \"12.5 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 4.166666 MHz " "Parameter \"output_clock_frequency0\" = \"4.166666 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191162049 ""}  } { { "ip/dvp_three_pll/div_three_pll/div_three_pll_0002.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/ip/dvp_three_pll/div_three_pll/div_three_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692191162049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resize_top soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|resize_top:resize_top_inst " "Elaborating entity \"resize_top\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|resize_top:resize_top_inst\"" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_top.v" "resize_top_inst" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_top.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191162066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb2gray soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|resize_top:resize_top_inst\|rgb2gray:rgb2gray_inst " "Elaborating entity \"rgb2gray\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|resize_top:resize_top_inst\|rgb2gray:rgb2gray_inst\"" {  } { { "soc_system/synthesis/submodules/resize_top.v" "rgb2gray_inst" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/resize_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191162078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bilinear_interpolation soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|resize_top:resize_top_inst\|bilinear_interpolation:u_bilinear_interpolation " "Elaborating entity \"bilinear_interpolation\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|resize_top:resize_top_inst\|bilinear_interpolation:u_bilinear_interpolation\"" {  } { { "soc_system/synthesis/submodules/resize_top.v" "u_bilinear_interpolation" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/resize_top.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191162105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 bilinear_interpolation.v(389) " "Verilog HDL assignment warning at bilinear_interpolation.v(389): truncated value with size 32 to match size of target (27)" {  } { { "soc_system/synthesis/submodules/bilinear_interpolation.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/bilinear_interpolation.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191162110 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|bilinear_interpolation:u_bilinear_interpolation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 bilinear_interpolation.v(415) " "Verilog HDL assignment warning at bilinear_interpolation.v(415): truncated value with size 32 to match size of target (27)" {  } { { "soc_system/synthesis/submodules/bilinear_interpolation.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/bilinear_interpolation.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191162111 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|bilinear_interpolation:u_bilinear_interpolation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_ture_dual_port soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|resize_top:resize_top_inst\|bilinear_interpolation:u_bilinear_interpolation\|bram_ture_dual_port:u0_image_data_bram1 " "Elaborating entity \"bram_ture_dual_port\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|resize_top:resize_top_inst\|bilinear_interpolation:u_bilinear_interpolation\|bram_ture_dual_port:u0_image_data_bram1\"" {  } { { "soc_system/synthesis/submodules/bilinear_interpolation.v" "u0_image_data_bram1" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/bilinear_interpolation.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191162197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asyn_fifo soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|resize_top:resize_top_inst\|bilinear_interpolation:u_bilinear_interpolation\|asyn_fifo:u_tag_fifo " "Elaborating entity \"asyn_fifo\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|resize_top:resize_top_inst\|bilinear_interpolation:u_bilinear_interpolation\|asyn_fifo:u_tag_fifo\"" {  } { { "soc_system/synthesis/submodules/bilinear_interpolation.v" "u_tag_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/bilinear_interpolation.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191165413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 asyn_fifo.v(79) " "Verilog HDL assignment warning at asyn_fifo.v(79): truncated value with size 32 to match size of target (5)" {  } { { "soc_system/synthesis/submodules/asyn_fifo.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/asyn_fifo.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191165415 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|bilinear_interpolation:u_bilinear_interpolation|asyn_fifo:u_tag_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 asyn_fifo.v(89) " "Verilog HDL assignment warning at asyn_fifo.v(89): truncated value with size 32 to match size of target (5)" {  } { { "soc_system/synthesis/submodules/asyn_fifo.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/asyn_fifo.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191165415 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|bilinear_interpolation:u_bilinear_interpolation|asyn_fifo:u_tag_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 asyn_fifo.v(137) " "Verilog HDL assignment warning at asyn_fifo.v(137): truncated value with size 5 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/asyn_fifo.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/asyn_fifo.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191165415 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|bilinear_interpolation:u_bilinear_interpolation|asyn_fifo:u_tag_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 asyn_fifo.v(138) " "Verilog HDL assignment warning at asyn_fifo.v(138): truncated value with size 5 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/asyn_fifo.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/asyn_fifo.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191165415 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|resize_top:resize_top_inst|bilinear_interpolation:u_bilinear_interpolation|asyn_fifo:u_tag_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvp_gray soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|resize_top:resize_top_inst\|dvp_gray:dvp_gray_inst " "Elaborating entity \"dvp_gray\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_ddr3_top_me:dvp_ddr3_top_0\|resize_top:resize_top_inst\|dvp_gray:dvp_gray_inst\"" {  } { { "soc_system/synthesis/submodules/resize_top.v" "dvp_gray_inst" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/resize_top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191165431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_vga_top_me soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0 " "Elaborating entity \"ddr3_vga_top_me\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\"" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "ddr3_vga_top_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191165451 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status ddr3_vga_top.v(89) " "Verilog HDL or VHDL warning at ddr3_vga_top.v(89): object \"status\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_vga_top.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191165452 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_0002 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_pll_0002:vga_pll_inst " "Elaborating entity \"vga_pll_0002\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_pll_0002:vga_pll_inst\"" {  } { { "soc_system/synthesis/submodules/ddr3_vga_top.v" "vga_pll_inst" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_vga_top.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191165473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip/vga_pll/vga_pll/vga_pll_0002.v" "altera_pll_i" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/ip/vga_pll/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191165486 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1692191165500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip/vga_pll/vga_pll/vga_pll_0002.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/ip/vga_pll/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191165507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 5.000000 MHz " "Parameter \"output_clock_frequency0\" = \"5.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165507 ""}  } { { "ip/vga_pll/vga_pll/vga_pll_0002.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/ip/vga_pll/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692191165507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_read soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0 " "Elaborating entity \"ddr3_read\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\"" {  } { { "soc_system/synthesis/submodules/ddr3_vga_top.v" "ddr3_read_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_vga_top.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191165522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burst_read_master soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master " "Elaborating entity \"burst_read_master\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\"" {  } { { "soc_system/synthesis/submodules/ddr3_read.v" "a_burst_read_master" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_read.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191165542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first_short_burst_count burst_read_master.v(73) " "Verilog HDL or VHDL warning at burst_read_master.v(73): object \"first_short_burst_count\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/burst_read_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_read_master.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191165543 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|ddr3_read:ddr3_read_0|burst_read_master:a_burst_read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first_short_burst_enable burst_read_master.v(74) " "Verilog HDL or VHDL warning at burst_read_master.v(74): object \"first_short_burst_enable\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/burst_read_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_read_master.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191165543 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|ddr3_read:ddr3_read_0|burst_read_master:a_burst_read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "final_short_burst_count burst_read_master.v(75) " "Verilog HDL or VHDL warning at burst_read_master.v(75): object \"final_short_burst_count\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/burst_read_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_read_master.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191165543 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|ddr3_read:ddr3_read_0|burst_read_master:a_burst_read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "final_short_burst_enable burst_read_master.v(76) " "Verilog HDL or VHDL warning at burst_read_master.v(76): object \"final_short_burst_enable\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/burst_read_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_read_master.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191165543 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|ddr3_read:ddr3_read_0|burst_read_master:a_burst_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 burst_read_master.v(150) " "Verilog HDL assignment warning at burst_read_master.v(150): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/burst_read_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_read_master.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191165544 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|ddr3_read:ddr3_read_0|burst_read_master:a_burst_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 burst_read_master.v(159) " "Verilog HDL assignment warning at burst_read_master.v(159): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/burst_read_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_read_master.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191165544 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|ddr3_read:ddr3_read_0|burst_read_master:a_burst_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 burst_read_master.v(163) " "Verilog HDL assignment warning at burst_read_master.v(163): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/burst_read_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_read_master.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191165544 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|ddr3_read:ddr3_read_0|burst_read_master:a_burst_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 burst_read_master.v(166) " "Verilog HDL assignment warning at burst_read_master.v(166): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/burst_read_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_read_master.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191165544 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|ddr3_read:ddr3_read_0|burst_read_master:a_burst_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 burst_read_master.v(171) " "Verilog HDL assignment warning at burst_read_master.v(171): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/burst_read_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_read_master.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191165544 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|ddr3_read:ddr3_read_0|burst_read_master:a_burst_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 burst_read_master.v(192) " "Verilog HDL assignment warning at burst_read_master.v(192): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/burst_read_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_read_master.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191165545 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|ddr3_read:ddr3_read_0|burst_read_master:a_burst_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 burst_read_master.v(203) " "Verilog HDL assignment warning at burst_read_master.v(203): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/burst_read_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_read_master.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191165545 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|ddr3_read:ddr3_read_0|burst_read_master:a_burst_read_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\|dcfifo:the_master_to_user_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\|dcfifo:the_master_to_user_fifo\"" {  } { { "soc_system/synthesis/submodules/burst_read_master.v" "the_master_to_user_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_read_master.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191165901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\|dcfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\|dcfifo:the_master_to_user_fifo\"" {  } { { "soc_system/synthesis/submodules/burst_read_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_read_master.v" 281 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191165909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\|dcfifo:the_master_to_user_fifo " "Instantiated megafunction \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\|dcfifo:the_master_to_user_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191165909 ""}  } { { "soc_system/synthesis/submodules/burst_read_master.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_read_master.v" 281 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692191165909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ecq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ecq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ecq1 " "Found entity 1: dcfifo_ecq1" {  } { { "db/dcfifo_ecq1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_ecq1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191165981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191165981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ecq1 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\|dcfifo:the_master_to_user_fifo\|dcfifo_ecq1:auto_generated " "Elaborating entity \"dcfifo_ecq1\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\|dcfifo:the_master_to_user_fifo\|dcfifo_ecq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191165985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2ol " "Found entity 1: alt_synch_pipe_2ol" {  } { { "db/alt_synch_pipe_2ol.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/alt_synch_pipe_2ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191166054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191166054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2ol soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\|dcfifo:the_master_to_user_fifo\|dcfifo_ecq1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_2ol\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\|dcfifo:the_master_to_user_fifo\|dcfifo_ecq1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\"" {  } { { "db/dcfifo_ecq1.tdf" "rs_dgwp" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_ecq1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191166059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191166090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191166090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\|dcfifo:the_master_to_user_fifo\|dcfifo_ecq1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe5 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\|dcfifo:the_master_to_user_fifo\|dcfifo_ecq1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe5\"" {  } { { "db/alt_synch_pipe_2ol.tdf" "dffpipe5" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/alt_synch_pipe_2ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191166097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3ol " "Found entity 1: alt_synch_pipe_3ol" {  } { { "db/alt_synch_pipe_3ol.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/alt_synch_pipe_3ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191166144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191166144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3ol soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\|dcfifo:the_master_to_user_fifo\|dcfifo_ecq1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3ol\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\|dcfifo:the_master_to_user_fifo\|dcfifo_ecq1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\"" {  } { { "db/dcfifo_ecq1.tdf" "ws_dgrp" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dcfifo_ecq1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191166148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191166177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191166177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\|dcfifo:the_master_to_user_fifo\|dcfifo_ecq1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe8 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_read:ddr3_read_0\|burst_read_master:a_burst_read_master\|dcfifo:the_master_to_user_fifo\|dcfifo_ecq1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe8\"" {  } { { "db/alt_synch_pipe_3ol.tdf" "dffpipe8" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/alt_synch_pipe_3ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191166183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_vga_ctrl soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_vga_ctrl:ddr3_vga_ctrl_0 " "Elaborating entity \"ddr3_vga_ctrl\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|ddr3_vga_ctrl:ddr3_vga_ctrl_0\"" {  } { { "soc_system/synthesis/submodules/ddr3_vga_top.v" "ddr3_vga_ctrl_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_vga_top.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191166227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plot_ctrl soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|plot_ctrl:plot_ctrl_0 " "Elaborating entity \"plot_ctrl\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|plot_ctrl:plot_ctrl_0\"" {  } { { "soc_system/synthesis/submodules/ddr3_vga_top.v" "plot_ctrl_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_vga_top.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191166247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst " "Elaborating entity \"vga_ctrl\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\"" {  } { { "soc_system/synthesis/submodules/ddr3_vga_top.v" "vga_ctrl_inst" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/ddr3_vga_top.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191166271 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display_begin vga_ctrl.v(542) " "Verilog HDL or VHDL warning at vga_ctrl.v(542): object \"display_begin\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 542 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191166283 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i vga_ctrl.v(405) " "Verilog HDL Always Construct warning at vga_ctrl.v(405): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 405 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692191166291 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_generate soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|flag_generate:flag_generate_inst1 " "Elaborating entity \"flag_generate\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|flag_generate:flag_generate_inst1\"" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "flag_generate_inst1" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191166378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 flag_generate.v(81) " "Verilog HDL assignment warning at flag_generate.v(81): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191166384 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 flag_generate.v(178) " "Verilog HDL assignment warning at flag_generate.v(178): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191166388 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "flag_generate.v(194) " "Verilog HDL Case Statement warning at flag_generate.v(194): case item expression never matches the case expression" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 194 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1692191166390 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "flag_generate.v(195) " "Verilog HDL Case Statement warning at flag_generate.v(195): case item expression never matches the case expression" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 195 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1692191166390 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "flag_generate.v(196) " "Verilog HDL Case Statement warning at flag_generate.v(196): case item expression never matches the case expression" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 196 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1692191166390 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "flag_generate.v(197) " "Verilog HDL Case Statement warning at flag_generate.v(197): case item expression never matches the case expression" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 197 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1692191166390 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "flag_generate.v(198) " "Verilog HDL Case Statement warning at flag_generate.v(198): case item expression never matches the case expression" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 198 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1692191166390 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "flag_generate.v(199) " "Verilog HDL Case Statement warning at flag_generate.v(199): case item expression never matches the case expression" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 199 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1692191166390 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "flag_generate.v(200) " "Verilog HDL Case Statement warning at flag_generate.v(200): case item expression never matches the case expression" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 200 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1692191166390 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "flag_generate.v(201) " "Verilog HDL Case Statement warning at flag_generate.v(201): case item expression never matches the case expression" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 201 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1692191166390 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 flag_generate.v(214) " "Verilog HDL assignment warning at flag_generate.v(214): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191166391 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 flag_generate.v(232) " "Verilog HDL assignment warning at flag_generate.v(232): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191166392 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 flag_generate.v(263) " "Verilog HDL assignment warning at flag_generate.v(263): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191166399 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 flag_generate.v(294) " "Verilog HDL assignment warning at flag_generate.v(294): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191166407 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 flag_generate.v(325) " "Verilog HDL assignment warning at flag_generate.v(325): truncated value with size 32 to match size of target (10)" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191166417 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|flag_generate:flag_generate_inst1\|bin2bcd:u1_bin2bcd " "Elaborating entity \"bin2bcd\" for hierarchy \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|flag_generate:flag_generate_inst1\|bin2bcd:u1_bin2bcd\"" {  } { { "soc_system/synthesis/submodules/flag_generate.v" "u1_bin2bcd" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191166870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191166977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167210 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191167211 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1692191167212 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167223 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191167225 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167266 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1692191167268 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191167269 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1692191167274 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1692191167274 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167338 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191167339 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191167339 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167350 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1692191167358 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1692191167358 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1692191167358 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1692191167358 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191167704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191167704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191167704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191167704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191167704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191167704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191167704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191167704 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692191167704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191167770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191167770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191167828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191168030 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1692191168030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191168044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191168077 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191168077 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191168077 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191168077 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191168078 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191168078 "|C5TB_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191168450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191168470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:u0\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:u0\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "led_pio" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191168484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_axi " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_axi\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_bridge_axi" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191168504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_lw_axi " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_lw_axi\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_bridge_lw_axi" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191168562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_1_cnn soc_system:u0\|soc_system_pll_1_cnn:pll_1_cnn " "Elaborating entity \"soc_system_pll_1_cnn\" for hierarchy \"soc_system:u0\|soc_system_pll_1_cnn:pll_1_cnn\"" {  } { { "soc_system/synthesis/soc_system.v" "pll_1_cnn" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191168601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_1_cnn:pll_1_cnn\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_1_cnn:pll_1_cnn\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_1_cnn.v" "altera_pll_i" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_pll_1_cnn.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191168613 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1692191168629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_1_cnn:pll_1_cnn\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_1_cnn:pll_1_cnn\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_1_cnn.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_pll_1_cnn.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191168638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_1_cnn:pll_1_cnn\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_1_cnn:pll_1_cnn\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 150.000000 MHz " "Parameter \"output_clock_frequency0\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191168638 ""}  } { { "soc_system/synthesis/submodules/soc_system_pll_1_cnn.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_pll_1_cnn.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692191168638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0 soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0 " "Elaborating entity \"soc_system_sld_hub_controller_system_0\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\"" {  } { { "soc_system/synthesis/soc_system.v" "sld_hub_controller_system_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191168653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "link" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191168667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_avalon_mm_bridge:export_slave " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_avalon_mm_bridge:export_slave\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "export_slave" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191168704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_write_slave_to_source soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_write_slave_to_source\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "write_slave_to_source" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191168718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "the_scfifo_with_controls" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191168737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "the_scfifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191168761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "single_clock_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191169008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191169008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191169008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191169008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191169008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191169008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191169008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191169008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191169008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191169008 ""}  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692191169008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_32a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_32a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_32a1 " "Found entity 1: scfifo_32a1" {  } { { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191169072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191169072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_32a1 soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated " "Elaborating entity \"scfifo_32a1\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a8a1 " "Found entity 1: a_dpfifo_a8a1" {  } { { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191169104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191169104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a8a1 soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo " "Elaborating entity \"a_dpfifo_a8a1\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\"" {  } { { "db/scfifo_32a1.tdf" "dpfifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_56f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_56f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_56f " "Found entity 1: a_fefifo_56f" {  } { { "db/a_fefifo_56f.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_fefifo_56f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191169141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191169141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_56f soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|a_fefifo_56f:fifo_state " "Elaborating entity \"a_fefifo_56f\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|a_fefifo_56f:fifo_state\"" {  } { { "db/a_dpfifo_a8a1.tdf" "fifo_state" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ug7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ug7 " "Found entity 1: cntr_ug7" {  } { { "db/cntr_ug7.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/cntr_ug7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191169208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191169208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ug7 soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|a_fefifo_56f:fifo_state\|cntr_ug7:count_usedw " "Elaborating entity \"cntr_ug7\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|a_fefifo_56f:fifo_state\|cntr_ug7:count_usedw\"" {  } { { "db/a_fefifo_56f.tdf" "count_usedw" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_fefifo_56f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gqs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gqs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gqs1 " "Found entity 1: altsyncram_gqs1" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191169281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191169281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gqs1 soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram " "Elaborating entity \"altsyncram_gqs1\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\"" {  } { { "db/a_dpfifo_a8a1.tdf" "FIFOram" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/cntr_igb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191169357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191169357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|cntr_igb:rd_ptr_count " "Elaborating entity \"cntr_igb\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|cntr_igb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a8a1.tdf" "rd_ptr_count" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_write_slave_to_source_map_avalonmm_to_avalonst soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_write_slave_to_source_map_avalonmm_to_avalonst\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "the_map_avalonmm_to_avalonst" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter:h2t_timing_adapter " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter:h2t_timing_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "h2t_timing_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter:h2t_timing_adapter\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo:soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter:h2t_timing_adapter\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo:soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter.sv" "soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mm_debug_link_datawidth_matcher soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_mm_debug_link_datawidth_matcher:h2t_data_matcher " "Elaborating entity \"altera_mm_debug_link_datawidth_matcher\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_mm_debug_link_datawidth_matcher:h2t_data_matcher\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "h2t_data_matcher" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_avalon_st_bytes_to_packets:h2t_packet_source " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_avalon_st_bytes_to_packets:h2t_packet_source\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "h2t_packet_source" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_h2t_channel_adapter soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_h2t_channel_adapter:h2t_channel_adapter " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_h2t_channel_adapter\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_h2t_channel_adapter:h2t_channel_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "h2t_channel_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_t2h_channel_adapter soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_t2h_channel_adapter:t2h_channel_adapter " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_t2h_channel_adapter\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_t2h_channel_adapter:t2h_channel_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "t2h_channel_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_avalon_st_packets_to_bytes:t2h_byte_source " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_avalon_st_packets_to_bytes:t2h_byte_source\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "t2h_byte_source" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mm_debug_link_datawidth_matcher soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_mm_debug_link_datawidth_matcher:t2h_data_matcher " "Elaborating entity \"altera_mm_debug_link_datawidth_matcher\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_mm_debug_link_datawidth_matcher:t2h_data_matcher\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "t2h_data_matcher" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_t2h_timing_adapter soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_t2h_timing_adapter:t2h_timing_adapter " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_t2h_timing_adapter\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_t2h_timing_adapter:t2h_timing_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "t2h_timing_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_sink_to_read_slave soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave:sink_to_read_slave " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_sink_to_read_slave\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave:sink_to_read_slave\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "sink_to_read_slave" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_scfifo_with_controls soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave:sink_to_read_slave\|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_scfifo_with_controls\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave:sink_to_read_slave\|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_sink_to_read_slave.v" "the_scfifo_with_controls" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_sink_to_read_slave.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_single_clock_fifo soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave:sink_to_read_slave\|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_single_clock_fifo:the_scfifo " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_single_clock_fifo\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave:sink_to_read_slave\|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_single_clock_fifo:the_scfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_sink_to_read_slave.v" "the_scfifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_sink_to_read_slave.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_map_avalonst_to_avalonmm soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave:sink_to_read_slave\|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_map_avalonst_to_avalonmm\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave:sink_to_read_slave\|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_sink_to_read_slave.v" "the_map_avalonst_to_avalonmm" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_sink_to_read_slave.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_connection_identification_rom_wrapper soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_connection_identification_rom_wrapper:connection_id_rom " "Elaborating entity \"altera_connection_identification_rom_wrapper\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_connection_identification_rom_wrapper:connection_id_rom\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "connection_id_rom" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191169802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_connection_identification_rom soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_connection_identification_rom_wrapper:connection_id_rom\|altera_connection_identification_rom:the_rom " "Elaborating entity \"altera_connection_identification_rom\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_connection_identification_rom_wrapper:connection_id_rom\|altera_connection_identification_rom:the_rom\"" {  } { { "soc_system/synthesis/submodules/altera_connection_identification_rom_wrapper.v" "the_rom" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_connection_identification_rom_wrapper.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_connection_identification_rom_wrapper:connection_id_rom\|altera_connection_identification_rom:the_rom " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_connection_identification_rom_wrapper:connection_id_rom\|altera_connection_identification_rom:the_rom\"" {  } { { "soc_system/synthesis/submodules/altera_connection_identification_rom_wrapper.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_connection_identification_rom_wrapper.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_connection_identification_rom_wrapper:connection_id_rom\|altera_connection_identification_rom:the_rom " "Instantiated megafunction \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_connection_identification_rom_wrapper:connection_id_rom\|altera_connection_identification_rom:the_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191170311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LATENCY 0 " "Parameter \"LATENCY\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191170311 ""}  } { { "soc_system/synthesis/submodules/altera_connection_identification_rom_wrapper.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_connection_identification_rom_wrapper.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692191170311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_connection_identification_rom_wrapper:connection_id_rom\|altera_connection_identification_rom:the_rom\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_connection_identification_rom_wrapper:connection_id_rom\|altera_connection_identification_rom:the_rom\|altera_fabric_endpoint:ep\"" {  } { { "altera_connection_identification_rom.vhd" "ep" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altera_connection_identification_rom.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170342 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_connection_identification_rom_wrapper:connection_id_rom\|altera_connection_identification_rom:the_rom\|altera_fabric_endpoint:ep soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_connection_identification_rom_wrapper:connection_id_rom\|altera_connection_identification_rom:the_rom " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_connection_identification_rom_wrapper:connection_id_rom\|altera_connection_identification_rom:the_rom\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_connection_identification_rom_wrapper:connection_id_rom\|altera_connection_identification_rom:the_rom\"" {  } { { "altera_connection_identification_rom.vhd" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altera_connection_identification_rom.vhd" 187 0 0 } } { "soc_system/synthesis/submodules/altera_connection_identification_rom_wrapper.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_connection_identification_rom_wrapper.v" 70 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mm_mgmt_wrapper soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_mm_mgmt_wrapper:mm_mgmt " "Elaborating entity \"altera_mm_mgmt_wrapper\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|altera_mm_mgmt_wrapper:mm_mgmt\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "mm_mgmt" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_mm_interconnect_0 soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "mm_interconnect_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:export_slave_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:export_slave_m0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "export_slave_m0_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:write_slave_addr_fixer_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:write_slave_addr_fixer_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "write_slave_addr_fixer_s0_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:write_fifo_capacity_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:write_fifo_capacity_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "write_fifo_capacity_s0_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:write_slave_to_source_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:write_slave_to_source_in_csr_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "write_slave_to_source_in_csr_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:connection_id_rom_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:connection_id_rom_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "connection_id_rom_s0_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_mgmt_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_mgmt_csr_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "mm_mgmt_csr_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:export_slave_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:export_slave_m0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "export_slave_m0_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:write_slave_addr_fixer_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:write_slave_addr_fixer_s0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "write_slave_addr_fixer_s0_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:write_slave_addr_fixer_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:write_slave_addr_fixer_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:write_slave_addr_fixer_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:write_slave_addr_fixer_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "write_slave_addr_fixer_s0_agent_rsp_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:connection_id_rom_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:connection_id_rom_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "connection_id_rom_s0_agent_rsp_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 2079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "router" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 2220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router:router\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router:router\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001 soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "router_001" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 2236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001_default_decode soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001:router_001\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001:router_001\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:export_slave_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:export_slave_m0_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "export_slave_m0_limiter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 2398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "cmd_demux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 2457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191170997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "cmd_mux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 2474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "rsp_demux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 2610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "rsp_mux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 2788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0.v" 2817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_mm_interconnect_1 soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "mm_interconnect_1" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:write_slave_addr_fixer_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:write_slave_addr_fixer_m0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_1.v" "write_slave_addr_fixer_m0_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:write_slave_to_source_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:write_slave_to_source_in_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_1.v" "write_slave_to_source_in_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_1.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_link_mm_interconnect_2 soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_sld_hub_controller_system_0_link_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_2:mm_interconnect_2\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "mm_interconnect_2" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sink_to_read_slave_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sink_to_read_slave_out_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_2.v" "sink_to_read_slave_out_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_2.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_fabric soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric " "Elaborating entity \"soc_system_sld_hub_controller_system_0_fabric\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "fabric" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_fabric_demux soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_demux:demux " "Elaborating entity \"soc_system_sld_hub_controller_system_0_fabric_demux\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_demux:demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric.v" "demux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_fabric_demux_1stage_pipeline soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_demux:demux\|soc_system_sld_hub_controller_system_0_fabric_demux_1stage_pipeline:inpipe " "Elaborating entity \"soc_system_sld_hub_controller_system_0_fabric_demux_1stage_pipeline\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_demux:demux\|soc_system_sld_hub_controller_system_0_fabric_demux_1stage_pipeline:inpipe\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_demux.sv" "inpipe" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_demux.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_fabric_demux_1stage_pipeline soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_demux:demux\|soc_system_sld_hub_controller_system_0_fabric_demux_1stage_pipeline:outpipe0 " "Elaborating entity \"soc_system_sld_hub_controller_system_0_fabric_demux_1stage_pipeline\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_demux:demux\|soc_system_sld_hub_controller_system_0_fabric_demux_1stage_pipeline:outpipe0\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_demux.sv" "outpipe0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_demux.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_fabric_mux soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_mux:mux " "Elaborating entity \"soc_system_sld_hub_controller_system_0_fabric_mux\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_mux:mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric.v" "mux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_fabric_mux_1stage_pipeline soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_mux:mux\|soc_system_sld_hub_controller_system_0_fabric_mux_1stage_pipeline:outpipe " "Elaborating entity \"soc_system_sld_hub_controller_system_0_fabric_mux_1stage_pipeline\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_mux:mux\|soc_system_sld_hub_controller_system_0_fabric_mux_1stage_pipeline:outpipe\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mux.sv" "outpipe" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mux.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_fabric_mgmt_demux soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_mgmt_demux:mgmt_demux " "Elaborating entity \"soc_system_sld_hub_controller_system_0_fabric_mgmt_demux\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_mgmt_demux:mgmt_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric.v" "mgmt_demux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_fabric_mgmt_demux_1stage_pipeline soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_mgmt_demux:mgmt_demux\|soc_system_sld_hub_controller_system_0_fabric_mgmt_demux_1stage_pipeline:inpipe " "Elaborating entity \"soc_system_sld_hub_controller_system_0_fabric_mgmt_demux_1stage_pipeline\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_mgmt_demux:mgmt_demux\|soc_system_sld_hub_controller_system_0_fabric_mgmt_demux_1stage_pipeline:inpipe\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mgmt_demux.sv" "inpipe" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mgmt_demux.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_fabric_mgmt_demux_1stage_pipeline soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_mgmt_demux:mgmt_demux\|soc_system_sld_hub_controller_system_0_fabric_mgmt_demux_1stage_pipeline:outpipe0 " "Elaborating entity \"soc_system_sld_hub_controller_system_0_fabric_mgmt_demux_1stage_pipeline\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_mgmt_demux:mgmt_demux\|soc_system_sld_hub_controller_system_0_fabric_mgmt_demux_1stage_pipeline:outpipe0\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mgmt_demux.sv" "outpipe0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mgmt_demux.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_fabric_mgmt_time_adap soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_mgmt_time_adap:mgmt_time_adap " "Elaborating entity \"soc_system_sld_hub_controller_system_0_fabric_mgmt_time_adap\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|soc_system_sld_hub_controller_system_0_fabric_mgmt_time_adap:mgmt_time_adap\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric.v" "mgmt_time_adap" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_sld_hub_controller_system_0_fabric_mgmt_time_adap.sv(84) " "Verilog HDL or VHDL warning at soc_system_sld_hub_controller_system_0_fabric_mgmt_time_adap.sv(84): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mgmt_time_adap.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric_mgmt_time_adap.sv" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191171444 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_fabric:fabric|soc_system_sld_hub_controller_system_0_fabric_mgmt_time_adap:mgmt_time_adap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mgmt_reset soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|altera_mgmt_reset:mgmt_reset_0 " "Elaborating entity \"altera_mgmt_reset\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_fabric:fabric\|altera_mgmt_reset:mgmt_reset_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric.v" "mgmt_reset_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_fabric.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_hub_controller soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller " "Elaborating entity \"soc_system_sld_hub_controller_system_0_hub_controller\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "hub_controller" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_streaming_sld_hub_controller_core soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core " "Elaborating entity \"altera_streaming_sld_hub_controller_core\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_hub_controller.v" "core" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_hub_controller.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_streaming_sld_hub_controller_tck_generation soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_tck_generation:tck_gen " "Elaborating entity \"altera_streaming_sld_hub_controller_tck_generation\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_tck_generation:tck_gen\"" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "tck_gen" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_streaming_sld_hub_controller_cyclonev_altclkctrl soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_tck_generation:tck_gen\|altera_streaming_sld_hub_controller_cyclonev_altclkctrl:tck_generation.use_global_clock.use_altclkctrl.cyclonev.the_altclkctrl " "Elaborating entity \"altera_streaming_sld_hub_controller_cyclonev_altclkctrl\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_tck_generation:tck_gen\|altera_streaming_sld_hub_controller_cyclonev_altclkctrl:tck_generation.use_global_clock.use_altclkctrl.cyclonev.the_altclkctrl\"" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_tck_generation.sv" "tck_generation.use_global_clock.use_altclkctrl.cyclonev.the_altclkctrl" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_tck_generation.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_streaming_sld_hub_controller_cyclonev_altclkctrl_altclkctrl soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_tck_generation:tck_gen\|altera_streaming_sld_hub_controller_cyclonev_altclkctrl:tck_generation.use_global_clock.use_altclkctrl.cyclonev.the_altclkctrl\|altera_streaming_sld_hub_controller_cyclonev_altclkctrl_altclkctrl:altera_streaming_sld_hub_controller_cyclonev_altclkctrl_altclkctrl_component " "Elaborating entity \"altera_streaming_sld_hub_controller_cyclonev_altclkctrl_altclkctrl\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_tck_generation:tck_gen\|altera_streaming_sld_hub_controller_cyclonev_altclkctrl:tck_generation.use_global_clock.use_altclkctrl.cyclonev.the_altclkctrl\|altera_streaming_sld_hub_controller_cyclonev_altclkctrl_altclkctrl:altera_streaming_sld_hub_controller_cyclonev_altclkctrl_altclkctrl_component\"" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "altera_streaming_sld_hub_controller_cyclonev_altclkctrl_altclkctrl_component" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 1214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171536 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect altera_streaming_sld_hub_controller_altclkctrl.sv(1167) " "Verilog HDL or VHDL warning at altera_streaming_sld_hub_controller_altclkctrl.sv(1167): object \"clkselect\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_altclkctrl.sv" 1167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191171536 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller|altera_streaming_sld_hub_controller_core:core|altera_streaming_sld_hub_controller_tck_generation:tck_gen|altera_streaming_sld_hub_controller_cyclonev_altclkctrl:tck_generation.use_global_clock.use_altclkctrl.cyclonev.the_altclkctrl|altera_streaming_sld_hub_controller_cyclonev_altclkctrl_altclkctrl:altera_streaming_sld_hub_controller_cyclonev_altclkctrl_altclkctrl_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_streaming_sld_hub_controller_fifo soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_fifo:tdo_enable_fifo " "Elaborating entity \"altera_streaming_sld_hub_controller_fifo\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_fifo:tdo_enable_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "tdo_enable_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_streaming_sld_hub_controller_fifo_element soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_fifo:tdo_enable_fifo\|altera_streaming_sld_hub_controller_fifo_element:el0 " "Elaborating entity \"altera_streaming_sld_hub_controller_fifo_element\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_fifo:tdo_enable_fifo\|altera_streaming_sld_hub_controller_fifo_element:el0\"" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "el0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_slave soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|csr_slave:the_csr_slave " "Elaborating entity \"csr_slave\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|csr_slave:the_csr_slave\"" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "the_csr_slave" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_streaming_sld_hub_controller_sld_node soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_sld_node:the_node " "Elaborating entity \"altera_streaming_sld_hub_controller_sld_node\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_sld_node:the_node\"" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "the_node" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_host_endpoint soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_sld_node:the_node\|altera_sld_host_endpoint:jtag_access " "Elaborating entity \"altera_sld_host_endpoint\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_sld_node:the_node\|altera_sld_host_endpoint:jtag_access\"" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_sld_node.sv" "jtag_access" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_sld_node.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_sld_node:the_node\|altera_sld_host_endpoint:jtag_access " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_sld_node:the_node\|altera_sld_host_endpoint:jtag_access\"" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_sld_node.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_sld_node.sv" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_sld_node:the_node\|altera_sld_host_endpoint:jtag_access " "Instantiated megafunction \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_sld_node:the_node\|altera_sld_host_endpoint:jtag_access\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_JTAG_IO_SELECTION 0 " "Parameter \"ENABLE_JTAG_IO_SELECTION\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191171630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CONTROL hubctrl " "Parameter \"CONTROL\" = \"hubctrl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191171630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NAME sldhub " "Parameter \"NAME\" = \"sldhub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191171630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "HOST_PRIORITY 200 " "Parameter \"HOST_PRIORITY\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191171630 ""}  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_sld_node.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_sld_node.sv" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692191171630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_sld_node:the_node\|altera_sld_host_endpoint:jtag_access\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_sld_node:the_node\|altera_sld_host_endpoint:jtag_access\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_host_endpoint.vhd" "ep" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altera_sld_host_endpoint.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171635 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_sld_node:the_node\|altera_sld_host_endpoint:jtag_access\|altera_fabric_endpoint:ep soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_sld_node:the_node\|altera_sld_host_endpoint:jtag_access " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_sld_node:the_node\|altera_sld_host_endpoint:jtag_access\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|altera_streaming_sld_hub_controller_sld_node:the_node\|altera_sld_host_endpoint:jtag_access\"" {  } { { "altera_sld_host_endpoint.vhd" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altera_sld_host_endpoint.vhd" 198 0 0 } } { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_sld_node.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_sld_node.sv" 43 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resp_fsm soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|resp_fsm:the_resp_fsm " "Elaborating entity \"resp_fsm\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_hub_controller:hub_controller\|altera_streaming_sld_hub_controller_core:core\|resp_fsm:the_resp_fsm\"" {  } { { "soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" "the_resp_fsm" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_avalon_st_adapter soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_sld_hub_controller_system_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "avalon_st_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sld_hub_controller_system_0_avalon_st_adapter_channel_adapter_0 soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_avalon_st_adapter:avalon_st_adapter\|soc_system_sld_hub_controller_system_0_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"soc_system_sld_hub_controller_system_0_avalon_st_adapter_channel_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_avalon_st_adapter:avalon_st_adapter\|soc_system_sld_hub_controller_system_0_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_avalon_st_adapter.v" "channel_adapter_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_avalon_st_adapter.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys soc_system:u0\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vcam_top soc_system:u0\|vcam_top:vcam_0 " "Elaborating entity \"vcam_top\" for hierarchy \"soc_system:u0\|vcam_top:vcam_0\"" {  } { { "soc_system/synthesis/soc_system.v" "vcam_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive_top soc_system:u0\|receive_top:vhdmi_0 " "Elaborating entity \"receive_top\" for hierarchy \"soc_system:u0\|receive_top:vhdmi_0\"" {  } { { "soc_system/synthesis/soc_system.v" "vhdmi_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191171835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vcam_0_data_bus_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vcam_0_data_bus_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vcam_0_data_bus_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dvp_ddr3_vga_top_0_dvp_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dvp_ddr3_vga_top_0_dvp_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dvp_ddr3_vga_top_0_dvp_master_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vhdmi_0_m_avalon_mm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vhdmi_0_m_avalon_mm_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vhdmi_0_m_avalon_mm_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dvp_ddr3_vga_top_0_vga_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dvp_ddr3_vga_top_0_vga_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dvp_ddr3_vga_top_0_vga_master_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_axi_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_axi_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_axi_s0_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vcam_0_data_bus_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vcam_0_data_bus_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vcam_0_data_bus_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dvp_ddr3_vga_top_0_dvp_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dvp_ddr3_vga_top_0_dvp_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dvp_ddr3_vga_top_0_dvp_master_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vhdmi_0_m_avalon_mm_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vhdmi_0_m_avalon_mm_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vhdmi_0_m_avalon_mm_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dvp_ddr3_vga_top_0_resize_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dvp_ddr3_vga_top_0_resize_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dvp_ddr3_vga_top_0_resize_master_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dvp_ddr3_vga_top_0_vga_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dvp_ddr3_vga_top_0_vga_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dvp_ddr3_vga_top_0_vga_master_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_axi_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_axi_s0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_axi_s0_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_axi_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_axi_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_axi_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_axi_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_axi_s0_agent_rsp_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"soc_system_mm_interconnect_0_router_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_005" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_axi_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_axi_s0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_axi_s0_burst_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 14 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191172674 "|C5TB_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mm_bridge_axi_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191172989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 1110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_bridge_lw_axi_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_bridge_lw_axi_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_lw_axi_s0_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_lw_axi_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_lw_axi_s0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_lw_axi_s0_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_lw_axi_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_lw_axi_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_lw_axi_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_lw_axi_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_lw_axi_s0_agent_rsp_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_lw_axi_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_lw_axi_s0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_lw_axi_s0_agent_rdata_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_lw_axi_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_lw_axi_s0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_lw_axi_s0_burst_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_lw_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_lw_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_lw_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_lw_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_lw_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_lw_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_lw_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_lw_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_lw_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_lw_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_lw_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_lw_axi_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "arb" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_2" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cnn_top_0_load_read_avalon_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cnn_top_0_load_read_avalon_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cnn_top_0_load_read_avalon_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cnn_top_0_output_read_avalon_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cnn_top_0_output_read_avalon_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cnn_top_0_output_read_avalon_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cnn_top_0_param_read_avalon_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cnn_top_0_param_read_avalon_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cnn_top_0_param_read_avalon_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:cnn_top_0_load_read_avalon_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:cnn_top_0_load_read_avalon_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cnn_top_0_load_read_avalon_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:cnn_top_0_output_read_avalon_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:cnn_top_0_output_read_avalon_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cnn_top_0_output_read_avalon_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:cnn_top_0_param_read_avalon_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:cnn_top_0_param_read_avalon_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cnn_top_0_param_read_avalon_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:cnn_top_0_scale_avm_avalon_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:cnn_top_0_scale_avm_avalon_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cnn_top_0_scale_avm_avalon_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:mm_bridge_sdram0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:mm_bridge_sdram0_s0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_sdram0_s0_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:mm_bridge_sdram0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:mm_bridge_sdram0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:mm_bridge_sdram0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:mm_bridge_sdram0_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_sdram0_s0_agent_rsp_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191173994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:mm_bridge_sdram0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:mm_bridge_sdram0_s0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_sdram0_s0_agent_rdata_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router " "Elaborating entity \"soc_system_mm_interconnect_2_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_002 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_2_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_002" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_002:router_002\|soc_system_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_002:router_002\|soc_system_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_004 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_004:router_004 " "Elaborating entity \"soc_system_mm_interconnect_2_router_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_004:router_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_004" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_004_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_004:router_004\|soc_system_mm_interconnect_2_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_004_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_004:router_004\|soc_system_mm_interconnect_2_router_004_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_demux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_mux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "arb" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_mux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:cnn_top_0_load_read_avalon_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:cnn_top_0_load_read_avalon_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cnn_top_0_load_read_avalon_rsp_width_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:cnn_top_0_param_read_avalon_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:cnn_top_0_param_read_avalon_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cnn_top_0_param_read_avalon_rsp_width_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:cnn_top_0_load_read_avalon_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:cnn_top_0_load_read_avalon_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cnn_top_0_load_read_avalon_cmd_width_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191174554 "|C5TB_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:cnn_top_0_load_read_avalon_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:cnn_top_0_load_read_avalon_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:cnn_top_0_load_read_avalon_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:cnn_top_0_param_read_avalon_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:cnn_top_0_param_read_avalon_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cnn_top_0_param_read_avalon_cmd_width_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174647 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191174658 "|C5TB_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:cnn_top_0_param_read_avalon_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:cnn_top_0_param_read_avalon_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:cnn_top_0_param_read_avalon_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"soc_system_mm_interconnect_3\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_3" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191174746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:mm_bridge_lw_axi_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:mm_bridge_lw_axi_m0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "mm_bridge_lw_axi_m0_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:fpga_only_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:fpga_only_master_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "fpga_only_master_master_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vcam_0_cfg_bus_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vcam_0_cfg_bus_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "vcam_0_cfg_bus_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "sysid_qsys_control_slave_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:dvp_ddr3_vga_top_0_dvp_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:dvp_ddr3_vga_top_0_dvp_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "dvp_ddr3_vga_top_0_dvp_slave_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:cnn_top_0_hps2cnn_avs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:cnn_top_0_hps2cnn_avs_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cnn_top_0_hps2cnn_avs_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:sld_hub_controller_system_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:sld_hub_controller_system_0_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "sld_hub_controller_system_0_s0_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:button_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:button_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "button_pio_s1_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vhdmi_0_s_avalon_mm_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vhdmi_0_s_avalon_mm_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "vhdmi_0_s_avalon_mm_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:mm_bridge_lw_axi_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:mm_bridge_lw_axi_m0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "mm_bridge_lw_axi_m0_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:fpga_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:fpga_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "fpga_only_master_master_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:vcam_0_cfg_bus_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:vcam_0_cfg_bus_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "vcam_0_cfg_bus_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:vcam_0_cfg_bus_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:vcam_0_cfg_bus_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:vcam_0_cfg_bus_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:vcam_0_cfg_bus_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "vcam_0_cfg_bus_agent_rsp_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:cnn_top_0_hps2cnn_avs_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:cnn_top_0_hps2cnn_avs_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cnn_top_0_hps2cnn_avs_agent_rdata_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 2393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router " "Elaborating entity \"soc_system_mm_interconnect_3_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\|soc_system_mm_interconnect_3_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\|soc_system_mm_interconnect_3_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_001 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_3_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router_001" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 3300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_002 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_3_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router_002" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 3316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_002:router_002\|soc_system_mm_interconnect_3_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_002:router_002\|soc_system_mm_interconnect_3_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_003 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_3_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router_003" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 3332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_003:router_003\|soc_system_mm_interconnect_3_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_003:router_003\|soc_system_mm_interconnect_3_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_traffic_limiter:mm_bridge_lw_axi_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_traffic_limiter:mm_bridge_lw_axi_m0_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "mm_bridge_lw_axi_m0_limiter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 3526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_traffic_limiter:fpga_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_traffic_limiter:fpga_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "fpga_only_master_master_limiter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_demux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_demux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 3653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_demux_001 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux_001:cmd_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_demux_001" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 3688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_mux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 3705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_mux_001 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux_001:cmd_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_mux_001" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 3728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_demux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_demux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 3916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_demux_001 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux_001:rsp_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_demux_001" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 3939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_demux_003 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_demux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux_003:rsp_demux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_demux_003" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 3973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_mux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 4187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "arb" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_mux_001 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux_001:rsp_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_mux_001" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 4222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux_001.sv" "arb" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191175996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "crosser" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 4256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4 soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4 " "Elaborating entity \"soc_system_mm_interconnect_4\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_4" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 1303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_translator:mm_bridge_axi_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_translator:mm_bridge_axi_m0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "mm_bridge_axi_m0_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:mm_bridge_axi_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:mm_bridge_axi_m0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "mm_bridge_axi_m0_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:hps_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:hps_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "hps_only_master_master_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "hps_0_f2h_axi_slave_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_router soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_router:router " "Elaborating entity \"soc_system_mm_interconnect_4_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "router" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176717 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_4_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_4_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191176736 "|C5TB_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_router_default_decode soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_router:router\|soc_system_mm_interconnect_4_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_4_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_router:router\|soc_system_mm_interconnect_4_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_router_001 soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_4_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "router_001" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_4_router_001.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_4_router_001.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191176777 "|C5TB_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|soc_system_mm_interconnect_4_router_001:router_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_router_001:router_001\|soc_system_mm_interconnect_4_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_4_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_router_001:router_001\|soc_system_mm_interconnect_4_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_router_002 soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_4_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "router_002" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_router_002:router_002\|soc_system_mm_interconnect_4_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_4_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_router_002:router_002\|soc_system_mm_interconnect_4_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_002.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_traffic_limiter:mm_bridge_axi_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_traffic_limiter:mm_bridge_axi_m0_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "mm_bridge_axi_m0_limiter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_traffic_limiter:hps_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_traffic_limiter:hps_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "hps_only_master_master_limiter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 2 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692191176854 "|C5TB_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_traffic_limiter:hps_only_master_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_cmd_demux soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_4_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "cmd_demux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_cmd_demux_001 soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_4_cmd_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_cmd_demux_001:cmd_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "cmd_demux_001" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_cmd_mux soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_4_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "cmd_mux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_rsp_mux soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_4_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "rsp_mux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191176947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_mux.sv" "arb" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_width_adapter:hps_only_master_master_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_width_adapter:hps_only_master_master_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "hps_only_master_master_cmd_width_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177025 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191177035 "|C5TB_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_width_adapter:hps_only_master_master_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191177037 "|C5TB_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_width_adapter:hps_only_master_master_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191177037 "|C5TB_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_width_adapter:hps_only_master_master_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_width_adapter:hps_only_master_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_width_adapter:hps_only_master_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_width_adapter:hps_only_master_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_width_adapter:hps_only_master_master_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "hps_only_master_master_rsp_width_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177092 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692191177107 "|C5TB_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_width_adapter:hps_only_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692191177107 "|C5TB_top|soc_system:u0|soc_system_mm_interconnect_4:mm_interconnect_4|altera_merlin_width_adapter:hps_only_master_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5 soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5 " "Elaborating entity \"soc_system_mm_interconnect_5\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_5" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "hps_0_f2h_sdram0_data_translator" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_agent:mm_bridge_sdram0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_agent:mm_bridge_sdram0_m0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "mm_bridge_sdram0_m0_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_agent:f2sdram_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_agent:f2sdram_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "f2sdram_only_master_master_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "hps_0_f2h_sdram0_data_agent" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "hps_0_f2h_sdram0_data_agent_rdata_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_router soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_router:router " "Elaborating entity \"soc_system_mm_interconnect_5_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "router" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_router_default_decode soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_router:router\|soc_system_mm_interconnect_5_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_5_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_router:router\|soc_system_mm_interconnect_5_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_router_001 soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_5_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "router_001" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_router_001:router_001\|soc_system_mm_interconnect_5_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_5_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_router_001:router_001\|soc_system_mm_interconnect_5_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_router_002 soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_5_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "router_002" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_router_002:router_002\|soc_system_mm_interconnect_5_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_5_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_router_002:router_002\|soc_system_mm_interconnect_5_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_002.sv" "the_default_decode" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_cmd_demux soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_5_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "cmd_demux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_cmd_demux_001 soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_5_cmd_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_cmd_demux_001:cmd_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "cmd_demux_001" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_cmd_mux soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_5_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "cmd_mux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_rsp_demux soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_5_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "rsp_demux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191177985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_rsp_mux soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_5_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "rsp_mux" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191178001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_width_adapter:f2sdram_only_master_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_width_adapter:f2sdram_only_master_master_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "f2sdram_only_master_master_rsp_width_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191178018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_width_adapter:f2sdram_only_master_master_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_width_adapter:f2sdram_only_master_master_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "f2sdram_only_master_master_cmd_width_adapter" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191178053 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692191178062 "|C5TB_top|soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_merlin_width_adapter:f2sdram_only_master_master_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_width_adapter:f2sdram_only_master_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_width_adapter:f2sdram_only_master_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191178110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "crosser" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 1036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191178130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191178149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 1345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191178268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191178278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191178288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191178296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "student student:u1 " "Elaborating entity \"student\" for hierarchy \"student:u1\"" {  } { { "C5TB_top.v" "u1" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191178329 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bcd4 u1_bin2bcd 1 4 " "Port \"bcd4\" on the entity instantiation of \"u1_bin2bcd\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "soc_system/synthesis/submodules/flag_generate.v" "u1_bin2bcd" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 175 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1692191184232 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1|bin2bcd:u1_bin2bcd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bin u1_bin2bcd 14 16 " "Port \"bin\" on the entity instantiation of \"u1_bin2bcd\" is connected to a signal of width 14. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/flag_generate.v" "u1_bin2bcd" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 175 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1692191184232 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1|bin2bcd:u1_bin2bcd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bcd4 u1_bin2bcd 1 4 " "Port \"bcd4\" on the entity instantiation of \"u1_bin2bcd\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "soc_system/synthesis/submodules/flag_generate.v" "u1_bin2bcd" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 175 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1692191184234 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1|bin2bcd:u1_bin2bcd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bin u1_bin2bcd 14 16 " "Port \"bin\" on the entity instantiation of \"u1_bin2bcd\" is connected to a signal of width 14. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/flag_generate.v" "u1_bin2bcd" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 175 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1692191184234 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1|bin2bcd:u1_bin2bcd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bcd4 u1_bin2bcd 1 4 " "Port \"bcd4\" on the entity instantiation of \"u1_bin2bcd\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "soc_system/synthesis/submodules/flag_generate.v" "u1_bin2bcd" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 175 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1692191184237 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1|bin2bcd:u1_bin2bcd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bin u1_bin2bcd 14 16 " "Port \"bin\" on the entity instantiation of \"u1_bin2bcd\" is connected to a signal of width 14. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/flag_generate.v" "u1_bin2bcd" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/flag_generate.v" 175 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1692191184237 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|flag_generate:flag_generate_inst1|bin2bcd:u1_bin2bcd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "rdusedw the_user_to_master_fifo 8 5 " "Port \"rdusedw\" on the entity instantiation of \"the_user_to_master_fifo\" is connected to a signal of width 8. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "soc_system/synthesis/submodules/burst_write_master.v" "the_user_to_master_fifo" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/burst_write_master.v" 301 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1692191184276 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|dvp_ddr3_top_me:dvp_ddr3_top_0|ddr3_write:resize_ddr3_write_0|burst_write_master:a_burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1692191185726 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.08.16.21:06:30 Progress: Loading sld8204be94/alt_sld_fab_wrapper_hw.tcl " "2023.08.16.21:06:30 Progress: Loading sld8204be94/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191190202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191193205 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191197102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191197185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191197266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric_0: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric_0\" " "Sldfabric_0: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191197358 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric_1: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric_1\" " "Sldfabric_1: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric_1\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191197445 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191197453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 7 modules, 7 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 7 modules, 7 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191197454 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1692191198149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8204be94/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8204be94/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8204be94/alt_sld_fab.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/ip/sld8204be94/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191198363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191198363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191198423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191198423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191198429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191198429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191198483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191198483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric_0-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric_0-rtl" {  } { { "db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric_0.vhd" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric_0.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191198550 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric_0 " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric_0" {  } { { "db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric_0.vhd" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric_0.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191198550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191198550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric_1-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric_1-rtl" {  } { { "db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric_1.vhd" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric_1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191198617 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric_1 " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric_1" {  } { { "db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric_1.vhd" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric_1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191198617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191198617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191198669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191198669 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1692191199495 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1692191199495 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1692191199495 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "4 " "4 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_IMPORTED" "cnn_top:cnn_top_0 " "Partition \"cnn_top:cnn_top_0\" does not require synthesis because its netlist was imported from a bottom-up project" {  } {  } 0 12227 "Partition \"%1!s!\" does not require synthesis because its netlist was imported from a bottom-up project" 0 0 "Design Software" 0 -1 1692191199495 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "dvp_ddr3_top_me:dvp_ddr3_top_0 " "Partition \"dvp_ddr3_top_me:dvp_ddr3_top_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1692191199495 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_IMPORTED" "vcam_top:vcam_0 " "Partition \"vcam_top:vcam_0\" does not require synthesis because its netlist was imported from a bottom-up project" {  } {  } 0 12227 "Partition \"%1!s!\" does not require synthesis because its netlist was imported from a bottom-up project" 0 0 "Design Software" 0 -1 1692191199495 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_IMPORTED" "receive_top:vhdmi_0 " "Partition \"receive_top:vhdmi_0\" does not require synthesis because its netlist was imported from a bottom-up project" {  } {  } 0 12227 "Partition \"%1!s!\" does not require synthesis because its netlist was imported from a bottom-up project" 0 0 "Design Software" 0 -1 1692191199495 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1692191199495 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 39 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 69 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 99 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 129 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 159 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 189 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 219 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[7\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 249 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[8\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 279 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 309 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 339 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 369 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 399 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 429 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 459 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 489 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 519 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 549 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 579 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 609 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 639 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 669 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 699 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[23\] " "Synthesized away node \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls\|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_gqs1.tdf" 729 2 0 } } { "db/a_dpfifo_a8a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/a_dpfifo_a8a1.tdf" 43 2 0 } } { "db/scfifo_32a1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/scfifo_32a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 63 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 188 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_write_slave_to_source.v" 556 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link.v" 168 0 0 } } { "soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0.v" 103 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/soc_system.v" 952 0 0 } } { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191205059 "|C5TB_top|soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1692191205059 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1692191205059 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1692191205215 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_packets_to_master 12 " "Ignored 12 assignments for entity \"altera_avalon_packets_to_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1692191231403 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_jtag_interface 18 " "Ignored 18 assignments for entity \"altera_avalon_st_jtag_interface\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1692191231403 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_three_pll 16 " "Ignored 16 assignments for entity \"div_three_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1692191231446 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1692191231446 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1692191231446 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1692191231446 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_packets_to_master 12 " "Ignored 12 assignments for entity \"altera_avalon_packets_to_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 11 1692191231474 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_jtag_interface 18 " "Ignored 18 assignments for entity \"altera_avalon_st_jtag_interface\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 11 1692191231474 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst 16 " "Ignored 16 assignments for entity \"pll_inst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1692191231446 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1692191231446 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1692191231446 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1692191231446 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst_0002 317 " "Ignored 317 assignments for entity \"pll_inst_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1692191231446 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master 16 " "Ignored 16 assignments for entity \"soc_system_f2sdram_only_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1692191231446 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_packets_to_master 12 " "Ignored 12 assignments for entity \"altera_avalon_packets_to_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1692191231549 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_jtag_interface 18 " "Ignored 18 assignments for entity \"altera_avalon_st_jtag_interface\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1692191231549 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_b2p_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1692191231446 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_p2b_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1692191231450 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_timing_adt 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1692191231450 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_three_pll 16 " "Ignored 16 assignments for entity \"div_three_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1692191231575 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1692191231575 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1692191231575 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1692191231575 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_three_pll 16 " "Ignored 16 assignments for entity \"div_three_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1692191231585 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1692191231585 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1692191231585 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 11 1692191231585 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll 16 " "Ignored 16 assignments for entity \"vga_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1692191231461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1692191231461 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1692191231461 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1692191231461 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst 16 " "Ignored 16 assignments for entity \"pll_inst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1692191231576 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1692191231576 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1692191231576 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1692191231576 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst_0002 317 " "Ignored 317 assignments for entity \"pll_inst_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1692191231576 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master 16 " "Ignored 16 assignments for entity \"soc_system_f2sdram_only_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1692191231576 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_b2p_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1692191231576 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_p2b_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1692191231584 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_timing_adt 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1692191231584 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll 16 " "Ignored 16 assignments for entity \"vga_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1692191231605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1692191231605 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1692191231605 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1692191231605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst 16 " "Ignored 16 assignments for entity \"pll_inst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1692191231585 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1692191231585 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1692191231585 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 11 1692191231585 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst_0002 317 " "Ignored 317 assignments for entity \"pll_inst_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 11 1692191231586 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master 16 " "Ignored 16 assignments for entity \"soc_system_f2sdram_only_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 11 1692191231586 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_b2p_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 11 1692191231586 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_p2b_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 11 1692191231588 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_timing_adt 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 11 1692191231588 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_packets_to_master 12 " "Ignored 12 assignments for entity \"altera_avalon_packets_to_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 10 1692191231774 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll 16 " "Ignored 16 assignments for entity \"vga_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1692191231615 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1692191231615 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 11 1692191231615 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 11 1692191231615 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_jtag_interface 18 " "Ignored 18 assignments for entity \"altera_avalon_st_jtag_interface\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 10 1692191231774 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_three_pll 16 " "Ignored 16 assignments for entity \"div_three_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1692191231816 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1692191231816 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1692191231816 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 10 1692191231816 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst 16 " "Ignored 16 assignments for entity \"pll_inst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1692191231816 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1692191231816 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1692191231816 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 10 1692191231816 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst_0002 317 " "Ignored 317 assignments for entity \"pll_inst_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 10 1692191231816 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master 16 " "Ignored 16 assignments for entity \"soc_system_f2sdram_only_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 10 1692191231817 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_b2p_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 10 1692191231817 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_p2b_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 10 1692191231863 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_packets_to_master 12 " "Ignored 12 assignments for entity \"altera_avalon_packets_to_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1692191231917 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_jtag_interface 18 " "Ignored 18 assignments for entity \"altera_avalon_st_jtag_interface\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1692191231917 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_timing_adt 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 10 1692191231863 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll 16 " "Ignored 16 assignments for entity \"vga_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1692191231878 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1692191231878 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 10 1692191231878 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 10 1692191231878 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_three_pll 16 " "Ignored 16 assignments for entity \"div_three_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1692191231934 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1692191231934 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1692191231934 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1692191231934 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst 16 " "Ignored 16 assignments for entity \"pll_inst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1692191231934 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1692191231934 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1692191231934 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1692191231934 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst_0002 317 " "Ignored 317 assignments for entity \"pll_inst_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1692191231934 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master 16 " "Ignored 16 assignments for entity \"soc_system_f2sdram_only_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1692191231934 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_b2p_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1692191231934 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_p2b_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1692191231939 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_timing_adt 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1692191231939 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll 16 " "Ignored 16 assignments for entity \"vga_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1692191231956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1692191231956 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1692191231956 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1692191231956 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_packets_to_master 12 " "Ignored 12 assignments for entity \"altera_avalon_packets_to_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 9 1692191232021 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_jtag_interface 18 " "Ignored 18 assignments for entity \"altera_avalon_st_jtag_interface\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 9 1692191232021 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_three_pll 16 " "Ignored 16 assignments for entity \"div_three_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1692191232068 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1692191232068 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1692191232068 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 9 1692191232068 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst 16 " "Ignored 16 assignments for entity \"pll_inst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1692191232068 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1692191232068 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1692191232068 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 9 1692191232068 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst_0002 317 " "Ignored 317 assignments for entity \"pll_inst_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 9 1692191232069 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master 16 " "Ignored 16 assignments for entity \"soc_system_f2sdram_only_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 9 1692191232069 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_b2p_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 9 1692191232069 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_p2b_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 9 1692191232076 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_timing_adt 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 9 1692191232076 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll 16 " "Ignored 16 assignments for entity \"vga_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1692191232097 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1692191232097 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 9 1692191232097 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 9 1692191232097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_packets_to_master 12 " "Ignored 12 assignments for entity \"altera_avalon_packets_to_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1692191232230 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_jtag_interface 18 " "Ignored 18 assignments for entity \"altera_avalon_st_jtag_interface\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1692191232230 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_three_pll 16 " "Ignored 16 assignments for entity \"div_three_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1692191232247 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1692191232247 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1692191232247 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1692191232247 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst 16 " "Ignored 16 assignments for entity \"pll_inst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1692191232247 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1692191232247 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1692191232247 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1692191232247 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst_0002 317 " "Ignored 317 assignments for entity \"pll_inst_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1692191232247 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master 16 " "Ignored 16 assignments for entity \"soc_system_f2sdram_only_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1692191232247 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_b2p_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1692191232247 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_p2b_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1692191232257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_timing_adt 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1692191232257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll 16 " "Ignored 16 assignments for entity \"vga_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1692191232272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1692191232272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1692191232272 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1692191232272 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_packets_to_master 12 " "Ignored 12 assignments for entity \"altera_avalon_packets_to_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 7 1692191232488 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_jtag_interface 18 " "Ignored 18 assignments for entity \"altera_avalon_st_jtag_interface\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 7 1692191232488 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_three_pll 16 " "Ignored 16 assignments for entity \"div_three_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1692191232504 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1692191232504 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1692191232504 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 7 1692191232504 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_packets_to_master 12 " "Ignored 12 assignments for entity \"altera_avalon_packets_to_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1692191232538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_jtag_interface 18 " "Ignored 18 assignments for entity \"altera_avalon_st_jtag_interface\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1692191232538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst 16 " "Ignored 16 assignments for entity \"pll_inst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1692191232504 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1692191232504 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1692191232504 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 7 1692191232504 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst_0002 317 " "Ignored 317 assignments for entity \"pll_inst_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 7 1692191232504 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master 16 " "Ignored 16 assignments for entity \"soc_system_f2sdram_only_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 7 1692191232504 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_b2p_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 7 1692191232504 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_three_pll 16 " "Ignored 16 assignments for entity \"div_three_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1692191232554 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1692191232554 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1692191232554 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1692191232554 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_p2b_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 7 1692191232515 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_timing_adt 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 7 1692191232515 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst 16 " "Ignored 16 assignments for entity \"pll_inst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1692191232555 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1692191232555 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1692191232555 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1692191232555 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst_0002 317 " "Ignored 317 assignments for entity \"pll_inst_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1692191232555 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master 16 " "Ignored 16 assignments for entity \"soc_system_f2sdram_only_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1692191232555 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll 16 " "Ignored 16 assignments for entity \"vga_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1692191232532 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1692191232532 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 7 1692191232532 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 7 1692191232532 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_b2p_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1692191232555 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_p2b_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1692191232560 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_packets_to_master 12 " "Ignored 12 assignments for entity \"altera_avalon_packets_to_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 8 1692191232609 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_jtag_interface 18 " "Ignored 18 assignments for entity \"altera_avalon_st_jtag_interface\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 8 1692191232609 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_timing_adt 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1692191232560 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll 16 " "Ignored 16 assignments for entity \"vga_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1692191232575 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1692191232575 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1692191232575 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1692191232575 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_three_pll 16 " "Ignored 16 assignments for entity \"div_three_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1692191232624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1692191232624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1692191232624 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 8 1692191232624 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst 16 " "Ignored 16 assignments for entity \"pll_inst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1692191232624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1692191232624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1692191232624 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 8 1692191232624 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst_0002 317 " "Ignored 317 assignments for entity \"pll_inst_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 8 1692191232624 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master 16 " "Ignored 16 assignments for entity \"soc_system_f2sdram_only_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 8 1692191232624 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_b2p_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 8 1692191232624 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_packets_to_master 12 " "Ignored 12 assignments for entity \"altera_avalon_packets_to_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 6 1692191232692 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_p2b_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 8 1692191232636 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_jtag_interface 18 " "Ignored 18 assignments for entity \"altera_avalon_st_jtag_interface\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 6 1692191232692 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_timing_adt 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 8 1692191232636 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll 16 " "Ignored 16 assignments for entity \"vga_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1692191232651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1692191232651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 8 1692191232651 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 8 1692191232651 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_three_pll 16 " "Ignored 16 assignments for entity \"div_three_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1692191232704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1692191232704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1692191232704 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 6 1692191232704 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst 16 " "Ignored 16 assignments for entity \"pll_inst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1692191232704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1692191232704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1692191232704 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 6 1692191232704 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst_0002 317 " "Ignored 317 assignments for entity \"pll_inst_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 6 1692191232704 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master 16 " "Ignored 16 assignments for entity \"soc_system_f2sdram_only_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 6 1692191232704 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_b2p_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 6 1692191232704 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_p2b_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 6 1692191232712 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_timing_adt 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 6 1692191232712 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll 16 " "Ignored 16 assignments for entity \"vga_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1692191232727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1692191232727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 6 1692191232727 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 6 1692191232727 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_packets_to_master 12 " "Ignored 12 assignments for entity \"altera_avalon_packets_to_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1692191232919 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_jtag_interface 18 " "Ignored 18 assignments for entity \"altera_avalon_st_jtag_interface\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1692191232919 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_three_pll 16 " "Ignored 16 assignments for entity \"div_three_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1692191232929 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1692191232929 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1692191232929 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1692191232929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst 16 " "Ignored 16 assignments for entity \"pll_inst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1692191232929 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1692191232929 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1692191232929 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1692191232929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst_0002 317 " "Ignored 317 assignments for entity \"pll_inst_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1692191232929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master 16 " "Ignored 16 assignments for entity \"soc_system_f2sdram_only_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1692191232929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_b2p_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1692191232929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_p2b_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1692191232942 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_timing_adt 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1692191232942 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll 16 " "Ignored 16 assignments for entity \"vga_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1692191232958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1692191232958 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1692191232958 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1692191232958 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:mm_bridge_sdram0_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:mm_bridge_sdram0_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_lw_axi_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_lw_axi_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter:h2t_timing_adapter\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo:soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter:h2t_timing_adapter\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo:soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692191233786 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1692191233786 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1692191233786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_lw_axi_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_lw_axi_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191233922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_lw_axi_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_lw_axi_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191233922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191233922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191233922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191233922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191233922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191233922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191233922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191233922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191233922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191233922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191233922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191233922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191233922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191233922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191233922 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692191233922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00n1 " "Found entity 1: altsyncram_00n1" {  } { { "db/altsyncram_00n1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_00n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191234001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191234001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191234044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234044 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692191234044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0an1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0an1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0an1 " "Found entity 1: altsyncram_0an1" {  } { { "db/altsyncram_0an1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_0an1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191234136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191234136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:mm_bridge_sdram0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:mm_bridge_sdram0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191234214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:mm_bridge_sdram0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:mm_bridge_sdram0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234214 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692191234214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6n1 " "Found entity 1: altsyncram_m6n1" {  } { { "db/altsyncram_m6n1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_m6n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191234305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191234305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter:h2t_timing_adapter\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo:soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter:h2t_timing_adapter\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo:soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191234376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter:h2t_timing_adapter\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo:soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0\|soc_system_sld_hub_controller_system_0_link:link\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter:h2t_timing_adapter\|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo:soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692191234376 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692191234376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6tm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6tm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6tm1 " "Found entity 1: altsyncram_6tm1" {  } { { "db/altsyncram_6tm1.tdf" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/db/altsyncram_6tm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692191234445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191234445 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "44 " "44 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1692191235793 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1692191235950 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|vga_buffer_status1 soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_buffer_status1 " "Duplicate LATCH primitive \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|vga_buffer_status1\" merged with LATCH primitive \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|dvp_buffer_status1\"" {  } { { "soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/dvp_ddr3_vga_top.v" 292 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 10 1692191260434 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 10 1692191260434 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[0\] soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[0\]~synth soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[0\]~synth " "Register \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[0\]\" is converted into an equivalent circuit using register \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[0\]~synth\" and latch \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[0\]~synth\"" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 312 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 10 1692191260551 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|data1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[1\] soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[1\]~synth soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[1\]~synth " "Register \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[1\]\" is converted into an equivalent circuit using register \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[1\]~synth\" and latch \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[1\]~synth\"" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 312 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 10 1692191260551 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|data1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[2\] soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[2\]~synth soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[2\]~synth " "Register \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[2\]\" is converted into an equivalent circuit using register \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[2\]~synth\" and latch \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[2\]~synth\"" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 312 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 10 1692191260551 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|data1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[3\] soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[3\]~synth soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[3\]~synth " "Register \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[3\]\" is converted into an equivalent circuit using register \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[3\]~synth\" and latch \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[3\]~synth\"" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 312 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 10 1692191260551 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|data1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[4\] soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[4\]~synth soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[4\]~synth " "Register \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[4\]\" is converted into an equivalent circuit using register \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[4\]~synth\" and latch \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[4\]~synth\"" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 312 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 10 1692191260551 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|data1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[5\] soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[5\]~synth soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[5\]~synth " "Register \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[5\]\" is converted into an equivalent circuit using register \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[5\]~synth\" and latch \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[5\]~synth\"" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 312 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 10 1692191260551 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|data1[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[6\] soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[6\]~synth soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[6\]~synth " "Register \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[6\]\" is converted into an equivalent circuit using register \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[6\]~synth\" and latch \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[6\]~synth\"" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 312 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 10 1692191260551 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|data1[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[7\] soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[7\]~synth soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[7\]~synth " "Register \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[7\]\" is converted into an equivalent circuit using register \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[7\]~synth\" and latch \"soc_system:u0\|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0\|ddr3_vga_top_me:ddr3_vga_top_0\|vga_ctrl:vga_ctrl_inst\|data1\[7\]~synth\"" {  } { { "soc_system/synthesis/submodules/vga_ctrl.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/vga_ctrl.v" 312 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 10 1692191260551 "|C5TB_top|soc_system:u0|dvp_ddr3_vga_top:dvp_ddr3_vga_top_0|ddr3_vga_top_me:ddr3_vga_top_0|vga_ctrl:vga_ctrl_inst|data1[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 10 1692191260551 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_n\[0\]~synth " "Node \"HPS_DDR3_DQS_n\[0\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_n\[1\]~synth " "Node \"HPS_DDR3_DQS_n\[1\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_n\[2\]~synth " "Node \"HPS_DDR3_DQS_n\[2\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_n\[3\]~synth " "Node \"HPS_DDR3_DQS_n\[3\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_p\[0\]~synth " "Node \"HPS_DDR3_DQS_p\[0\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_p\[1\]~synth " "Node \"HPS_DDR3_DQS_p\[1\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_p\[2\]~synth " "Node \"HPS_DDR3_DQS_p\[2\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_p\[3\]~synth " "Node \"HPS_DDR3_DQS_p\[3\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_n~synth " "Node \"HPS_ENET_INT_n~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SDMMC_CMD~synth " "Node \"HPS_SDMMC_CMD~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SDMMC_DATA\[0\]~synth " "Node \"HPS_SDMMC_DATA\[0\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SDMMC_DATA\[1\]~synth " "Node \"HPS_SDMMC_DATA\[1\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SDMMC_DATA\[2\]~synth " "Node \"HPS_SDMMC_DATA\[2\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SDMMC_DATA\[3\]~synth " "Node \"HPS_SDMMC_DATA\[3\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LOANIO_LED\[0\]~synth " "Node \"LOANIO_LED\[0\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LOANIO_LED\[1\]~synth " "Node \"LOANIO_LED\[1\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SW6\[0\]~synth " "Node \"SW6\[0\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SW6\[1\]~synth " "Node \"SW6\[1\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SW6\[2\]~synth " "Node \"SW6\[2\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SW6\[3\]~synth " "Node \"SW6\[3\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SW6\[4\]~synth " "Node \"SW6\[4\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SW6\[5\]~synth " "Node \"SW6\[5\]~synth\"" {  } { { "C5TB_top.v" "" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191264799 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1692191264799 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191265953 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "689 " "689 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692191283946 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "debug_tool_sw\[0\] " "Logic cell \"debug_tool_sw\[0\]\"" {  } { { "C5TB_top.v" "debug_tool_sw\[0\]" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191284054 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_tool_key\[0\] " "Logic cell \"debug_tool_key\[0\]\"" {  } { { "C5TB_top.v" "debug_tool_key\[0\]" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191284054 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_tool_key\[2\] " "Logic cell \"debug_tool_key\[2\]\"" {  } { { "C5TB_top.v" "debug_tool_key\[2\]" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191284054 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_tool_key\[1\] " "Logic cell \"debug_tool_key\[1\]\"" {  } { { "C5TB_top.v" "debug_tool_key\[1\]" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191284054 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_tool_sw\[1\] " "Logic cell \"debug_tool_sw\[1\]\"" {  } { { "C5TB_top.v" "debug_tool_sw\[1\]" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191284054 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_tool_sw\[2\] " "Logic cell \"debug_tool_sw\[2\]\"" {  } { { "C5TB_top.v" "debug_tool_sw\[2\]" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191284054 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_tool_led\[2\] " "Logic cell \"debug_tool_led\[2\]\"" {  } { { "C5TB_top.v" "debug_tool_led\[2\]" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191284054 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_tool_led\[3\] " "Logic cell \"debug_tool_led\[3\]\"" {  } { { "C5TB_top.v" "debug_tool_led\[3\]" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191284054 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_tool_led\[4\] " "Logic cell \"debug_tool_led\[4\]\"" {  } { { "C5TB_top.v" "debug_tool_led\[4\]" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191284054 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_tool_led\[5\] " "Logic cell \"debug_tool_led\[5\]\"" {  } { { "C5TB_top.v" "debug_tool_led\[5\]" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191284054 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_tool_led\[6\] " "Logic cell \"debug_tool_led\[6\]\"" {  } { { "C5TB_top.v" "debug_tool_led\[6\]" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191284054 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_tool_led\[7\] " "Logic cell \"debug_tool_led\[7\]\"" {  } { { "C5TB_top.v" "debug_tool_led\[7\]" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191284054 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_tool_led\[8\] " "Logic cell \"debug_tool_led\[8\]\"" {  } { { "C5TB_top.v" "debug_tool_led\[8\]" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191284054 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_tool_led\[9\] " "Logic cell \"debug_tool_led\[9\]\"" {  } { { "C5TB_top.v" "debug_tool_led\[9\]" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191284054 ""} { "Info" "ISCL_SCL_CELL_NAME" "debug_tool_led\[11\] " "Logic cell \"debug_tool_led\[11\]\"" {  } { { "C5TB_top.v" "debug_tool_led\[11\]" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/C5TB_top.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692191284054 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1692191284054 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16233 " "Implemented 16233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692191284220 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692191284220 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "63 " "Implemented 63 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1692191284220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15574 " "Implemented 15574 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692191284220 ""} { "Info" "ICUT_CUT_TM_RAMS" "464 " "Implemented 464 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1692191284220 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1692191284220 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "5 " "Implemented 5 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1692191284220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692191284220 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "soc_system_hps_0_hps_io_border:border " "Starting Logic Optimization and Technology Mapping for Partition soc_system_hps_0_hps_io_border:border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 149 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191284979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191285322 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "991 " "Implemented 991 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "145 " "Implemented 145 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692191285902 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692191285902 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "63 " "Implemented 63 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1692191285902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692191285902 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1692191285902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692191285902 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191285941 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692191286238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "76 " "Implemented 76 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692191286429 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692191286429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692191286429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692191286429 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_packets_to_master 12 " "Ignored 12 assignments for entity \"altera_avalon_packets_to_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1692191286544 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_jtag_interface 18 " "Ignored 18 assignments for entity \"altera_avalon_st_jtag_interface\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1692191286544 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_three_pll 16 " "Ignored 16 assignments for entity \"div_three_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1692191286544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1692191286544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_three_pll -sip ip/dvp_three_pll/div_three_pll.sip -library lib_div_three_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1692191286544 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1692191286544 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst 16 " "Ignored 16 assignments for entity \"pll_inst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1692191286544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1692191286544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_inst -sip ip/pll/pll_inst.sip -library lib_pll_inst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1692191286544 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1692191286544 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_inst_0002 317 " "Ignored 317 assignments for entity \"pll_inst_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1692191286544 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master 16 " "Ignored 16 assignments for entity \"soc_system_f2sdram_only_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1692191286544 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_b2p_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1692191286544 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_p2b_adapter 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1692191286544 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "soc_system_f2sdram_only_master_timing_adt 21 " "Ignored 21 assignments for entity \"soc_system_f2sdram_only_master_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1692191286544 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll 16 " "Ignored 16 assignments for entity \"vga_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1692191286545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1692191286545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip ip/vga_pll/vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1692191286545 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1692191286545 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/output_files/C5TB_top.map.smsg " "Generated suppressed messages file E:/7th/zongjuesai/815/C5TB_GHRD_CCIC7_C5TB_dantongdao_resize/output_files/C5TB_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191288678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 461 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 461 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5862 " "Peak virtual memory: 5862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692191483888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 16 21:11:23 2023 " "Processing ended: Wed Aug 16 21:11:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692191483888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:54 " "Elapsed time: 00:05:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692191483888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:51 " "Total CPU time (on all processors): 00:09:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692191483888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692191483888 ""}
