<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/riscv/linux-on-litex-vexriscv/build/sipeed_tang_primer_20k/gateware/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/riscv/linux-on-litex-vexriscv/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/riscv/linux-on-litex-vexriscv/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov 16 10:13:51 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>29377</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>14539</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>50</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>18</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk27 </td>
</tr>
<tr>
<td>PLL/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.000
<td>0.000</td>
<td>5.208</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>PLL/CLKOUT </td>
</tr>
<tr>
<td>PLL/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.000
<td>0.000</td>
<td>5.208</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>PLL/CLKOUTP </td>
</tr>
<tr>
<td>PLL/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>PLL/CLKOUTD </td>
</tr>
<tr>
<td>PLL/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>PLL/CLKOUTD3 </td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>PLL/CLKOUT</td>
<td>PLL/CLKOUT.default_gen_clk</td>
<td>CLKDIV/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>27.000(MHz)</td>
<td>238.254(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>PLL/CLKOUT.default_gen_clk</td>
<td>96.000(MHz)</td>
<td>2016.132(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>48.000(MHz)</td>
<td>60.640(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of PLL/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of PLL/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of PLL/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.416</td>
<td>gw2ddrphy_pause1_s0/Q</td>
<td>DQS/HOLD</td>
<td>clk27:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>0.579</td>
<td>-0.485</td>
<td>2.958</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.301</td>
<td>gw2ddrphy_pause1_s0/Q</td>
<td>DQS_1/HOLD</td>
<td>clk27:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>0.579</td>
<td>-0.485</td>
<td>2.843</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.473</td>
<td>gw2ddrphy_stop1_s0/Q</td>
<td>DHCEN/CE</td>
<td>clk27:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>0.579</td>
<td>-0.168</td>
<td>1.998</td>
</tr>
<tr>
<td>4</td>
<td>4.343</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_2_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>16.456</td>
</tr>
<tr>
<td>5</td>
<td>4.343</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_3_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>16.456</td>
</tr>
<tr>
<td>6</td>
<td>4.343</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_4_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>16.456</td>
</tr>
<tr>
<td>7</td>
<td>4.348</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_16_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>16.450</td>
</tr>
<tr>
<td>8</td>
<td>4.348</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>16.450</td>
</tr>
<tr>
<td>9</td>
<td>4.675</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_19_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>16.123</td>
</tr>
<tr>
<td>10</td>
<td>4.675</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_25_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>16.123</td>
</tr>
<tr>
<td>11</td>
<td>4.728</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_16_s1/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>16.070</td>
</tr>
<tr>
<td>12</td>
<td>4.728</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s1/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>16.070</td>
</tr>
<tr>
<td>13</td>
<td>4.801</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_2_s1/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.997</td>
</tr>
<tr>
<td>14</td>
<td>4.801</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_3_s1/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.997</td>
</tr>
<tr>
<td>15</td>
<td>4.801</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_4_s1/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.997</td>
</tr>
<tr>
<td>16</td>
<td>4.859</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_1_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.940</td>
</tr>
<tr>
<td>17</td>
<td>4.859</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_5_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.940</td>
</tr>
<tr>
<td>18</td>
<td>4.859</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_6_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.940</td>
</tr>
<tr>
<td>19</td>
<td>4.859</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_7_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.940</td>
</tr>
<tr>
<td>20</td>
<td>4.859</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_8_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.940</td>
</tr>
<tr>
<td>21</td>
<td>4.859</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_9_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.940</td>
</tr>
<tr>
<td>22</td>
<td>4.859</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_10_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.940</td>
</tr>
<tr>
<td>23</td>
<td>4.859</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_11_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.940</td>
</tr>
<tr>
<td>24</td>
<td>4.859</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_12_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.940</td>
</tr>
<tr>
<td>25</td>
<td>4.859</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_13_s1/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>15.940</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.080</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_19_s1/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[8]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>2</td>
<td>0.201</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_21_s1/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[10]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>3</td>
<td>0.201</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_13_s1/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[2]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>4</td>
<td>0.203</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_29_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[18]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.452</td>
</tr>
<tr>
<td>5</td>
<td>0.203</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_27_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[16]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.452</td>
</tr>
<tr>
<td>6</td>
<td>0.215</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_17_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[6]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>7</td>
<td>0.216</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_30_s1/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[19]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>8</td>
<td>0.216</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_29_s1/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[18]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>9</td>
<td>0.216</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_28_s1/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[17]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>10</td>
<td>0.216</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_27_s1/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[16]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>11</td>
<td>0.216</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_24_s1/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[13]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>12</td>
<td>0.216</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_22_s1/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[11]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>13</td>
<td>0.216</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_20_s1/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[9]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>14</td>
<td>0.227</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_14_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[3]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>15</td>
<td>0.311</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/peripheralBridge_logic/rsp_s2mPipe_rData_fragment_data_19_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/_zz_io_output_rsp_payload_fragment_data_0_s10/DI[3]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>16</td>
<td>0.311</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/peripheralBridge_logic/rsp_s2mPipe_rData_fragment_data_18_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/_zz_io_output_rsp_payload_fragment_data_0_s10/DI[2]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>17</td>
<td>0.313</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/peripheralBridge_logic/rsp_s2mPipe_rData_fragment_data_28_s0/Q</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/_zz_io_output_rsp_payload_fragment_data_0_s16/DI[0]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>18</td>
<td>0.317</td>
<td>soclinux_uart_rx_fifo_produce_3_s0/Q</td>
<td>storage_1_storage_1_0_1_s/WAD[3]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>19</td>
<td>0.318</td>
<td>leds_re_s0/Q</td>
<td>leds_mode_s0/CE</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>20</td>
<td>0.321</td>
<td>soclinux_uart_rx_fifo_produce_2_s0/Q</td>
<td>storage_1_storage_1_0_1_s/WAD[2]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>21</td>
<td>0.324</td>
<td>soclinux_sdram_bankmachine4_produce_1_s1/Q</td>
<td>storage_6_storage_6_0_2_s/WAD[1]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>22</td>
<td>0.327</td>
<td>soclinux_sdram_bankmachine4_produce_2_s0/Q</td>
<td>storage_6_storage_6_0_4_s/WAD[2]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>23</td>
<td>0.330</td>
<td>soclinux_sdram_bankmachine1_produce_2_s0/Q</td>
<td>storage_3_storage_3_0_5_s/WAD[2]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.342</td>
</tr>
<tr>
<td>24</td>
<td>0.331</td>
<td>soclinux_sdram_bankmachine4_produce_0_s1/Q</td>
<td>storage_6_storage_6_0_0_s/WAD[0]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.343</td>
</tr>
<tr>
<td>25</td>
<td>0.334</td>
<td>DQS_1/RPOINT[2]</td>
<td>IDES4_MEM_15/RADDR[2]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.994</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>DFFP_3/PRESET</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>0.343</td>
<td>2.895</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.994</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>DFFP_2/PRESET</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>0.343</td>
<td>2.895</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.128</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>CLKDIV/RESETN</td>
<td>clk27:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>1.157</td>
<td>-0.736</td>
<td>1.956</td>
</tr>
<tr>
<td>4</td>
<td>3.401</td>
<td>DFFP_3/Q</td>
<td>DQS_1/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>5.208</td>
<td>-0.828</td>
<td>2.113</td>
</tr>
<tr>
<td>5</td>
<td>3.401</td>
<td>DFFP_3/Q</td>
<td>DQS/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>5.208</td>
<td>-0.828</td>
<td>2.113</td>
</tr>
<tr>
<td>6</td>
<td>3.737</td>
<td>DFFP_3/Q</td>
<td>OSER4_24/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>5.208</td>
<td>-0.828</td>
<td>2.113</td>
</tr>
<tr>
<td>7</td>
<td>3.737</td>
<td>DFFP_3/Q</td>
<td>OSER4_23/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>5.208</td>
<td>-0.828</td>
<td>2.113</td>
</tr>
<tr>
<td>8</td>
<td>3.737</td>
<td>DFFP_3/Q</td>
<td>OSER4_22/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>5.208</td>
<td>-0.828</td>
<td>2.113</td>
</tr>
<tr>
<td>9</td>
<td>3.737</td>
<td>DFFP_3/Q</td>
<td>OSER4_21/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>5.208</td>
<td>-0.828</td>
<td>2.113</td>
</tr>
<tr>
<td>10</td>
<td>3.737</td>
<td>DFFP_3/Q</td>
<td>OSER4_20/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>5.208</td>
<td>-0.828</td>
<td>2.113</td>
</tr>
<tr>
<td>11</td>
<td>3.737</td>
<td>DFFP_3/Q</td>
<td>OSER4_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>5.208</td>
<td>-0.828</td>
<td>2.113</td>
</tr>
<tr>
<td>12</td>
<td>8.598</td>
<td>DFFP_3/Q</td>
<td>DQS_1/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>-0.818</td>
<td>2.113</td>
</tr>
<tr>
<td>13</td>
<td>8.598</td>
<td>DFFP_3/Q</td>
<td>DQS/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>-0.818</td>
<td>2.113</td>
</tr>
<tr>
<td>14</td>
<td>8.934</td>
<td>DFFP_3/Q</td>
<td>OSER4_24/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>-0.818</td>
<td>2.113</td>
</tr>
<tr>
<td>15</td>
<td>8.934</td>
<td>DFFP_3/Q</td>
<td>OSER4_23/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>-0.818</td>
<td>2.113</td>
</tr>
<tr>
<td>16</td>
<td>8.934</td>
<td>DFFP_3/Q</td>
<td>OSER4_22/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>-0.818</td>
<td>2.113</td>
</tr>
<tr>
<td>17</td>
<td>8.934</td>
<td>DFFP_3/Q</td>
<td>OSER4_21/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>-0.818</td>
<td>2.113</td>
</tr>
<tr>
<td>18</td>
<td>8.934</td>
<td>DFFP_3/Q</td>
<td>OSER4_20/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>-0.818</td>
<td>2.113</td>
</tr>
<tr>
<td>19</td>
<td>18.222</td>
<td>DFFP_3/Q</td>
<td>DQS_1/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>2.113</td>
</tr>
<tr>
<td>20</td>
<td>18.222</td>
<td>DFFP_3/Q</td>
<td>DQS/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>2.113</td>
</tr>
<tr>
<td>21</td>
<td>18.567</td>
<td>DFFP_3/Q</td>
<td>OSER4_24/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>2.113</td>
</tr>
<tr>
<td>22</td>
<td>18.567</td>
<td>DFFP_3/Q</td>
<td>OSER4_23/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>2.113</td>
</tr>
<tr>
<td>23</td>
<td>18.567</td>
<td>DFFP_3/Q</td>
<td>OSER4_22/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>2.113</td>
</tr>
<tr>
<td>24</td>
<td>18.567</td>
<td>DFFP_3/Q</td>
<td>OSER4_21/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>2.113</td>
</tr>
<tr>
<td>25</td>
<td>18.567</td>
<td>DFFP_3/Q</td>
<td>OSER4_20/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>2.113</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.003</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.187</td>
<td>1.372</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.003</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.187</td>
<td>1.372</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.003</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.187</td>
<td>1.372</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.003</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.187</td>
<td>1.372</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.003</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.187</td>
<td>1.372</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.003</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.187</td>
<td>1.372</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.003</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_13/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.187</td>
<td>1.372</td>
</tr>
<tr>
<td>8</td>
<td>0.365</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.819</td>
<td>1.372</td>
</tr>
<tr>
<td>9</td>
<td>0.365</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.819</td>
<td>1.372</td>
</tr>
<tr>
<td>10</td>
<td>0.365</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.819</td>
<td>1.372</td>
</tr>
<tr>
<td>11</td>
<td>0.365</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.819</td>
<td>1.372</td>
</tr>
<tr>
<td>12</td>
<td>0.365</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.819</td>
<td>1.372</td>
</tr>
<tr>
<td>13</td>
<td>0.365</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.819</td>
<td>1.372</td>
</tr>
<tr>
<td>14</td>
<td>1.219</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.372</td>
</tr>
<tr>
<td>15</td>
<td>1.219</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.372</td>
</tr>
<tr>
<td>16</td>
<td>1.219</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.372</td>
</tr>
<tr>
<td>17</td>
<td>1.219</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.372</td>
</tr>
<tr>
<td>18</td>
<td>1.219</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.372</td>
</tr>
<tr>
<td>19</td>
<td>1.219</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.372</td>
</tr>
<tr>
<td>20</td>
<td>5.175</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-1.219</td>
<td>1.372</td>
</tr>
<tr>
<td>21</td>
<td>5.175</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-1.219</td>
<td>1.372</td>
</tr>
<tr>
<td>22</td>
<td>5.175</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-1.219</td>
<td>1.372</td>
</tr>
<tr>
<td>23</td>
<td>5.175</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-1.219</td>
<td>1.372</td>
</tr>
<tr>
<td>24</td>
<td>5.175</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-1.219</td>
<td>1.372</td>
</tr>
<tr>
<td>25</td>
<td>5.175</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-1.219</td>
<td>1.372</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>DFFP_2</td>
</tr>
<tr>
<td>2</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>builder_count_11_s0</td>
</tr>
<tr>
<td>3</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>builder_count_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>soclinux_bus_errors_31_s0</td>
</tr>
<tr>
<td>5</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>soclinux_bus_errors_29_s0</td>
</tr>
<tr>
<td>6</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>soclinux_bus_errors_28_s0</td>
</tr>
<tr>
<td>7</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>soclinux_rx_phase_29_s0</td>
</tr>
<tr>
<td>8</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>gw2ddrphy_dq_i_bitslip_o_d0_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>gw2ddrphy_bitslip8_r_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>9.340</td>
<td>10.340</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>builder_soclinux_new_master_rdata_valid5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>300.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>297.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>296.978</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>297.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[0][A]</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>297.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C36[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>298.583</td>
<td>1.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[1][B]</td>
<td>n21500_s0/I1</td>
</tr>
<tr>
<td>298.954</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C21[1][B]</td>
<td style=" background: #97FFFF;">n21500_s0/F</td>
</tr>
<tr>
<td>300.180</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td style=" font-weight:bold;">DQS/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.875</td>
<td>296.875</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.875</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>297.968</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>297.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>298.154</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>298.286</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>298.251</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>297.764</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.543%; route: 2.355, 79.613%; tC2Q: 0.232, 7.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>300.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>297.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>296.978</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>297.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[0][A]</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>297.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C36[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>298.118</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][B]</td>
<td>n21595_s0/I1</td>
</tr>
<tr>
<td>298.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][B]</td>
<td style=" background: #97FFFF;">n21595_s0/F</td>
</tr>
<tr>
<td>300.065</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.875</td>
<td>296.875</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.875</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>297.968</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>297.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>298.154</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>298.286</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>298.251</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>297.764</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 19.524%; route: 2.056, 72.315%; tC2Q: 0.232, 8.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>299.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>297.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_stop1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DHCEN</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>296.978</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>297.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[2][A]</td>
<td>gw2ddrphy_stop1_s0/CLK</td>
</tr>
<tr>
<td>297.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R35C35[2][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_stop1_s0/Q</td>
</tr>
<tr>
<td>299.220</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">DHCEN/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.875</td>
<td>296.875</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.875</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>297.968</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>297.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>297.933</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DHCEN</td>
</tr>
<tr>
<td>297.747</td>
<td>-0.186</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>DHCEN</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.168</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.766, 88.391%; tC2Q: 0.232, 11.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>17.038</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_2_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 33.255%; route: 10.751, 65.335%; tC2Q: 0.232, 1.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>17.038</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_3_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 33.255%; route: 10.751, 65.335%; tC2Q: 0.232, 1.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>17.038</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_4_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C41[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 33.255%; route: 10.751, 65.335%; tC2Q: 0.232, 1.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>17.033</td>
<td>1.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_16_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_16_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 33.267%; route: 10.746, 65.323%; tC2Q: 0.232, 1.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>17.033</td>
<td>1.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 33.267%; route: 10.746, 65.323%; tC2Q: 0.232, 1.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>16.706</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_19_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_19_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 33.941%; route: 10.419, 64.620%; tC2Q: 0.232, 1.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>16.706</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_25_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_25_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 33.941%; route: 10.419, 64.620%; tC2Q: 0.232, 1.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>16.282</td>
<td>2.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17243_s0/I2</td>
</tr>
<tr>
<td>16.653</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17243_s0/F</td>
</tr>
<tr>
<td>16.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_16_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.516, 34.328%; route: 10.321, 64.229%; tC2Q: 0.232, 1.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>16.282</td>
<td>2.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17228_s0/I3</td>
</tr>
<tr>
<td>16.653</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17228_s0/F</td>
</tr>
<tr>
<td>16.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.516, 34.328%; route: 10.321, 64.229%; tC2Q: 0.232, 1.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>16.010</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17257_s0/I3</td>
</tr>
<tr>
<td>16.580</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17257_s0/F</td>
</tr>
<tr>
<td>16.580</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_2_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.715, 35.727%; route: 10.050, 62.823%; tC2Q: 0.232, 1.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>16.010</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17256_s0/I3</td>
</tr>
<tr>
<td>16.580</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17256_s0/F</td>
</tr>
<tr>
<td>16.580</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_3_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.715, 35.727%; route: 10.050, 62.823%; tC2Q: 0.232, 1.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>16.010</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17255_s0/I3</td>
</tr>
<tr>
<td>16.580</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17255_s0/F</td>
</tr>
<tr>
<td>16.580</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C41[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_4_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C41[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.715, 35.727%; route: 10.050, 62.823%; tC2Q: 0.232, 1.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>16.522</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[1][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_1_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C46[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 34.332%; route: 10.235, 64.213%; tC2Q: 0.232, 1.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>16.522</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_5_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C46[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 34.332%; route: 10.235, 64.213%; tC2Q: 0.232, 1.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>16.522</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_6_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C46[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 34.332%; route: 10.235, 64.213%; tC2Q: 0.232, 1.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>16.522</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[2][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_7_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C46[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 34.332%; route: 10.235, 64.213%; tC2Q: 0.232, 1.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>16.522</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_8_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C46[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 34.332%; route: 10.235, 64.213%; tC2Q: 0.232, 1.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>16.522</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_9_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C46[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 34.332%; route: 10.235, 64.213%; tC2Q: 0.232, 1.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>16.522</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_10_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C46[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 34.332%; route: 10.235, 64.213%; tC2Q: 0.232, 1.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>16.522</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_11_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C46[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 34.332%; route: 10.235, 64.213%; tC2Q: 0.232, 1.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>16.522</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C45[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_12_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C45[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 34.332%; route: 10.235, 64.213%; tC2Q: 0.232, 1.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R24C42[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/decode_to_execute_SRC2_3_s0/Q</td>
</tr>
<tr>
<td>3.012</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/I1</td>
</tr>
<tr>
<td>3.582</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_3_s0/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/I1</td>
</tr>
<tr>
<td>4.097</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>4.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>4.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>4.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C47[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>4.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>4.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>4.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>4.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>4.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>4.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>4.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>4.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C48[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C48[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>4.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>4.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>4.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>4.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>4.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>4.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>4.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C49[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C49[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>4.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>4.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>4.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>4.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>4.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>4.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C50[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>4.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>4.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>4.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>4.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>4.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[1][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>4.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>5.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>5.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>5.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>5.518</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>5.522</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C52[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/I0</td>
</tr>
<tr>
<td>6.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C52[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/execute_SrcPlugin_addSub_31_s0/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/I3</td>
</tr>
<tr>
<td>7.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n8420_s13/F</td>
</tr>
<tr>
<td>9.148</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[3][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/I2</td>
</tr>
<tr>
<td>9.519</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C43[3][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s5/F</td>
</tr>
<tr>
<td>9.945</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/I0</td>
</tr>
<tr>
<td>10.398</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n17232_s7/F</td>
</tr>
<tr>
<td>11.374</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C46[3][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/I3</td>
</tr>
<tr>
<td>11.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R30C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_fetchPc_pc_30_s14/F</td>
</tr>
<tr>
<td>13.354</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/I3</td>
</tr>
<tr>
<td>13.871</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/n10584_s9/F</td>
</tr>
<tr>
<td>15.508</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>16.522</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_13_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_13_s1/CLK</td>
</tr>
<tr>
<td>21.381</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C47[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_decodePc_pcReg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.472, 34.332%; route: 10.235, 64.213%; tC2Q: 0.232, 1.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_19_s1/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_19_s1/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_21_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C41[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_21_s1/Q</td>
</tr>
<tr>
<td>0.973</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 55.078%; tC2Q: 0.202, 44.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_13_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C40[0][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_13_s1/Q</td>
</tr>
<tr>
<td>0.973</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 55.078%; tC2Q: 0.202, 44.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_29_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C33[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_29_s0/Q</td>
</tr>
<tr>
<td>0.976</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.351%; tC2Q: 0.202, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_27_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C33[1][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_27_s0/Q</td>
</tr>
<tr>
<td>0.976</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.351%; tC2Q: 0.202, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_17_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_17_s0/Q</td>
</tr>
<tr>
<td>0.987</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_30_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C40[2][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_30_s1/Q</td>
</tr>
<tr>
<td>0.988</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_29_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_29_s1/Q</td>
</tr>
<tr>
<td>0.988</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_28_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C40[1][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_28_s1/Q</td>
</tr>
<tr>
<td>0.988</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_27_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_27_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C40[1][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_27_s1/Q</td>
</tr>
<tr>
<td>0.988</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_24_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_24_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C41[2][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_24_s1/Q</td>
</tr>
<tr>
<td>0.988</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_22_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C41[1][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_22_s1/Q</td>
</tr>
<tr>
<td>0.988</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_20_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C41[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/lineLoader_address_20_s1/Q</td>
</tr>
<tr>
<td>0.988</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_14_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C30[0][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_physicalAddress_14_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.773</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/cores_0_cpu_logic_cpu/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/peripheralBridge_logic/rsp_s2mPipe_rData_fragment_data_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/_zz_io_output_rsp_payload_fragment_data_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C5[2][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/peripheralBridge_logic/rsp_s2mPipe_rData_fragment_data_19_s0/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C5[2][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/peripheralBridge_logic/rsp_s2mPipe_rData_fragment_data_19_s0/Q</td>
</tr>
<tr>
<td>0.847</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C5</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/_zz_io_output_rsp_payload_fragment_data_0_s10/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C5</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/_zz_io_output_rsp_payload_fragment_data_0_s10/CLK</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C5</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/_zz_io_output_rsp_payload_fragment_data_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/peripheralBridge_logic/rsp_s2mPipe_rData_fragment_data_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/_zz_io_output_rsp_payload_fragment_data_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C5[2][A]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/peripheralBridge_logic/rsp_s2mPipe_rData_fragment_data_18_s0/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C5[2][A]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/peripheralBridge_logic/rsp_s2mPipe_rData_fragment_data_18_s0/Q</td>
</tr>
<tr>
<td>0.847</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C5</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/_zz_io_output_rsp_payload_fragment_data_0_s10/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C5</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/_zz_io_output_rsp_payload_fragment_data_0_s10/CLK</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C5</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/_zz_io_output_rsp_payload_fragment_data_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/peripheralBridge_logic/rsp_s2mPipe_rData_fragment_data_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/_zz_io_output_rsp_payload_fragment_data_0_s16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[1][B]</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/peripheralBridge_logic/rsp_s2mPipe_rData_fragment_data_28_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C7[1][B]</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/peripheralBridge_logic/rsp_s2mPipe_rData_fragment_data_28_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7</td>
<td style=" font-weight:bold;">VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/_zz_io_output_rsp_payload_fragment_data_0_s16/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C7</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/_zz_io_output_rsp_payload_fragment_data_0_s16/CLK</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C7</td>
<td>VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Rvc/_zz_io_output_rsp_payload_fragment_data_0_s16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>soclinux_uart_rx_fifo_produce_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C12[1][B]</td>
<td>soclinux_uart_rx_fifo_produce_3_s0/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R40C12[1][B]</td>
<td style=" font-weight:bold;">soclinux_uart_rx_fifo_produce_3_s0/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_1_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12</td>
<td>storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C12</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>leds_re_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>leds_mode_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>leds_re_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">leds_re_s0/Q</td>
</tr>
<tr>
<td>0.853</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td style=" font-weight:bold;">leds_mode_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td>leds_mode_s0/CLK</td>
</tr>
<tr>
<td>0.535</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C14[0][B]</td>
<td>leds_mode_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.638%; tC2Q: 0.202, 61.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>soclinux_uart_rx_fifo_produce_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td>soclinux_uart_rx_fifo_produce_2_s0/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C12[1][A]</td>
<td style=" font-weight:bold;">soclinux_uart_rx_fifo_produce_2_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_1_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12</td>
<td>storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C12</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.591%; tC2Q: 0.201, 60.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>soclinux_sdram_bankmachine4_produce_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_6_storage_6_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C39[0][A]</td>
<td>soclinux_sdram_bankmachine4_produce_1_s1/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R49C39[0][A]</td>
<td style=" font-weight:bold;">soclinux_sdram_bankmachine4_produce_1_s1/Q</td>
</tr>
<tr>
<td>0.860</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C39</td>
<td style=" font-weight:bold;">storage_6_storage_6_0_2_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C39</td>
<td>storage_6_storage_6_0_2_s/CLK</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C39</td>
<td>storage_6_storage_6_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.180%; tC2Q: 0.201, 59.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>soclinux_sdram_bankmachine4_produce_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_6_storage_6_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[0][B]</td>
<td>soclinux_sdram_bankmachine4_produce_2_s0/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R49C40[0][B]</td>
<td style=" font-weight:bold;">soclinux_sdram_bankmachine4_produce_2_s0/Q</td>
</tr>
<tr>
<td>0.863</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C40</td>
<td style=" font-weight:bold;">storage_6_storage_6_0_4_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C40</td>
<td>storage_6_storage_6_0_4_s/CLK</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C40</td>
<td>storage_6_storage_6_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.758%; tC2Q: 0.201, 59.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>soclinux_sdram_bankmachine1_produce_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_3_storage_3_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[1][B]</td>
<td>soclinux_sdram_bankmachine1_produce_2_s0/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R42C48[1][B]</td>
<td style=" font-weight:bold;">soclinux_sdram_bankmachine1_produce_2_s0/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C47</td>
<td style=" font-weight:bold;">storage_3_storage_3_0_5_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C47</td>
<td>storage_3_storage_3_0_5_s/CLK</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C47</td>
<td>storage_3_storage_3_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 41.164%; tC2Q: 0.201, 58.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>soclinux_sdram_bankmachine4_produce_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_6_storage_6_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C38[2][A]</td>
<td>soclinux_sdram_bankmachine4_produce_0_s1/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R49C38[2][A]</td>
<td style=" font-weight:bold;">soclinux_sdram_bankmachine4_produce_0_s1/Q</td>
</tr>
<tr>
<td>0.866</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C38</td>
<td style=" font-weight:bold;">storage_6_storage_6_0_0_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C38</td>
<td>storage_6_storage_6_0_0_s/CLK</td>
</tr>
<tr>
<td>0.536</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C38</td>
<td>storage_6_storage_6_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 41.325%; tC2Q: 0.201, 58.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.677</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[2]</td>
</tr>
<tr>
<td>1.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_15/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>IDES4_MEM_15/FCLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>IDES4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>189.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>185.867</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>186.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[0][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>186.343</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C35[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>187.814</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[1][B]</td>
<td>n22901_s0/I2</td>
</tr>
<tr>
<td>188.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C14[1][B]</td>
<td style=" background: #97FFFF;">n22901_s0/F</td>
</tr>
<tr>
<td>189.006</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>188.083</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>188.048</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_3</td>
</tr>
<tr>
<td>188.012</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 17.856%; route: 2.146, 74.132%; tC2Q: 0.232, 8.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>189.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>185.867</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>186.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[0][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>186.343</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C35[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>187.814</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[1][B]</td>
<td>n22901_s0/I2</td>
</tr>
<tr>
<td>188.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C14[1][B]</td>
<td style=" background: #97FFFF;">n22901_s0/F</td>
</tr>
<tr>
<td>189.006</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[0][A]</td>
<td style=" font-weight:bold;">DFFP_2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>188.083</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[0][A]</td>
<td>DFFP_2/CLK</td>
</tr>
<tr>
<td>188.048</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_2</td>
</tr>
<tr>
<td>188.012</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C14[0][A]</td>
<td>DFFP_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 17.856%; route: 2.146, 74.132%; tC2Q: 0.232, 8.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>262.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>262.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLKDIV</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>259.941</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>260.185</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[0][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>260.417</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C35[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>261.026</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td>n21075_s2/I0</td>
</tr>
<tr>
<td>261.353</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td style=" background: #97FFFF;">n21075_s2/F</td>
</tr>
<tr>
<td>262.141</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BOTTOMSIDE[0]</td>
<td style=" font-weight:bold;">CLKDIV/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.416</td>
<td>260.416</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>261.510</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>261.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>261.692</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>262.078</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/HCLKIN</td>
</tr>
<tr>
<td>262.043</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV</td>
</tr>
<tr>
<td>262.013</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.157</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 16.716%; route: 1.397, 71.424%; tC2Q: 0.232, 11.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 32.023%; route: 0.386, 67.977%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.208</td>
<td>5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.302</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>6.488</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>6.619</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>6.584</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>6.097</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C12</td>
<td style=" font-weight:bold;">DQS/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.208</td>
<td>5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.302</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>6.488</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>6.619</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>6.584</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>6.097</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_24</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB48[A]</td>
<td style=" font-weight:bold;">OSER4_24/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.208</td>
<td>5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.302</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>6.488</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>6.619</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB48[A]</td>
<td>OSER4_24/FCLK</td>
</tr>
<tr>
<td>6.584</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_24</td>
</tr>
<tr>
<td>6.433</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB48[A]</td>
<td>OSER4_24</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_23</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">OSER4_23/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.208</td>
<td>5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.302</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>6.488</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>6.619</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>OSER4_23/FCLK</td>
</tr>
<tr>
<td>6.584</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_23</td>
</tr>
<tr>
<td>6.433</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>OSER4_23</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_22</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">OSER4_22/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.208</td>
<td>5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.302</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>6.488</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>6.619</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>OSER4_22/FCLK</td>
</tr>
<tr>
<td>6.584</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_22</td>
</tr>
<tr>
<td>6.433</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>OSER4_22</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_21</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB54[A]</td>
<td style=" font-weight:bold;">OSER4_21/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.208</td>
<td>5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.302</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>6.488</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>6.619</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB54[A]</td>
<td>OSER4_21/FCLK</td>
</tr>
<tr>
<td>6.584</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_21</td>
</tr>
<tr>
<td>6.433</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB54[A]</td>
<td>OSER4_21</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_20</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">OSER4_20/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.208</td>
<td>5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.302</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>6.488</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>6.619</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB52[A]</td>
<td>OSER4_20/FCLK</td>
</tr>
<tr>
<td>6.584</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_20</td>
</tr>
<tr>
<td>6.433</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB52[A]</td>
<td>OSER4_20</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB35[A]</td>
<td style=" font-weight:bold;">OSER4_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.208</td>
<td>5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.302</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>6.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>6.488</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>6.619</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB35[A]</td>
<td>OSER4_19/FCLK</td>
</tr>
<tr>
<td>6.584</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_19</td>
</tr>
<tr>
<td>6.433</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB35[A]</td>
<td>OSER4_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.510</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>11.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>11.783</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>11.294</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C12</td>
<td style=" font-weight:bold;">DQS/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.510</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>11.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>11.783</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>11.294</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_24</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB48[A]</td>
<td style=" font-weight:bold;">OSER4_24/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.510</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>11.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB48[A]</td>
<td>OSER4_24/FCLK</td>
</tr>
<tr>
<td>11.783</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_24</td>
</tr>
<tr>
<td>11.630</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB48[A]</td>
<td>OSER4_24</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_23</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">OSER4_23/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.510</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>11.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>OSER4_23/FCLK</td>
</tr>
<tr>
<td>11.783</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_23</td>
</tr>
<tr>
<td>11.630</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>OSER4_23</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_22</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">OSER4_22/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.510</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>11.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>OSER4_22/FCLK</td>
</tr>
<tr>
<td>11.783</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_22</td>
</tr>
<tr>
<td>11.630</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>OSER4_22</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_21</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB54[A]</td>
<td style=" font-weight:bold;">OSER4_21/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.510</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>11.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB54[A]</td>
<td>OSER4_21/FCLK</td>
</tr>
<tr>
<td>11.783</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_21</td>
</tr>
<tr>
<td>11.630</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB54[A]</td>
<td>OSER4_21</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_20</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">OSER4_20/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.510</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>11.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>11.818</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>OSER4_20/FCLK</td>
</tr>
<tr>
<td>11.783</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_20</td>
</tr>
<tr>
<td>11.630</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB52[A]</td>
<td>OSER4_20</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.818</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/PCLK</td>
</tr>
<tr>
<td>20.918</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C12</td>
<td style=" font-weight:bold;">DQS/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/PCLK</td>
</tr>
<tr>
<td>20.918</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_24</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB48[A]</td>
<td style=" font-weight:bold;">OSER4_24/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB48[A]</td>
<td>OSER4_24/PCLK</td>
</tr>
<tr>
<td>21.263</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB48[A]</td>
<td>OSER4_24</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_23</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">OSER4_23/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>OSER4_23/PCLK</td>
</tr>
<tr>
<td>21.263</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>OSER4_23</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_22</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">OSER4_22/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>OSER4_22/PCLK</td>
</tr>
<tr>
<td>21.263</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>OSER4_22</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_21</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB54[A]</td>
<td style=" font-weight:bold;">OSER4_21/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB54[A]</td>
<td>OSER4_21/PCLK</td>
</tr>
<tr>
<td>21.263</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB54[A]</td>
<td>OSER4_21</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_20</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.815</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">OSER4_20/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.416</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>OSER4_20/PCLK</td>
</tr>
<tr>
<td>21.263</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB52[A]</td>
<td>OSER4_20</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.881, 89.021%; tC2Q: 0.232, 10.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB39[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_13/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB39[A]</td>
<td>OSER4_MEM_13/TCLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td>1.899</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB39[A]</td>
<td>OSER4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.250</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/FCLK</td>
</tr>
<tr>
<td>1.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/PCLK</td>
</tr>
<tr>
<td>0.677</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/PCLK</td>
</tr>
<tr>
<td>0.677</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/PCLK</td>
</tr>
<tr>
<td>0.677</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/PCLK</td>
</tr>
<tr>
<td>0.677</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/PCLK</td>
</tr>
<tr>
<td>0.677</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/PCLK</td>
</tr>
<tr>
<td>0.677</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.115</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>-4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-3.953</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-3.854</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/TCLK</td>
</tr>
<tr>
<td>-3.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>-3.279</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.115</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>-4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-3.953</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-3.854</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/TCLK</td>
</tr>
<tr>
<td>-3.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td>-3.279</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.115</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>-4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-3.953</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-3.854</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/TCLK</td>
</tr>
<tr>
<td>-3.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td>-3.279</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.115</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>-4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-3.953</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-3.854</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/TCLK</td>
</tr>
<tr>
<td>-3.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>-3.279</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.115</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>-4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-3.953</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-3.854</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/TCLK</td>
</tr>
<tr>
<td>-3.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td>-3.279</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>5624</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1338</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.115</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>-4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-3.953</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-3.854</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/TCLK</td>
</tr>
<tr>
<td>-3.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td>-3.279</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 85.280%; tC2Q: 0.202, 14.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFP_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>DFFP_2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>DFFP_2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>builder_count_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>builder_count_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>builder_count_11_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>builder_count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>builder_count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>builder_count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>soclinux_bus_errors_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>soclinux_bus_errors_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>soclinux_bus_errors_31_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>soclinux_bus_errors_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>soclinux_bus_errors_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>soclinux_bus_errors_29_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>soclinux_bus_errors_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>soclinux_bus_errors_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>soclinux_bus_errors_28_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>soclinux_rx_phase_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>soclinux_rx_phase_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>soclinux_rx_phase_29_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw2ddrphy_dq_i_bitslip_o_d0_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>gw2ddrphy_dq_i_bitslip_o_d0_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>gw2ddrphy_dq_i_bitslip_o_d0_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw2ddrphy_bitslip8_r_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>gw2ddrphy_bitslip8_r_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>gw2ddrphy_bitslip8_r_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>builder_soclinux_new_master_rdata_valid5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>11.017</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>builder_soclinux_new_master_rdata_valid5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>21.357</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>builder_soclinux_new_master_rdata_valid5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5624</td>
<td>sys_clk</td>
<td>2.775</td>
<td>0.261</td>
</tr>
<tr>
<td>1338</td>
<td>sys_rst</td>
<td>3.401</td>
<td>2.252</td>
</tr>
<tr>
<td>432</td>
<td>soclinux_sdram_storage[0]</td>
<td>16.034</td>
<td>3.611</td>
</tr>
<tr>
<td>388</td>
<td>systemCd_logic_outputReset</td>
<td>17.328</td>
<td>1.941</td>
</tr>
<tr>
<td>277</td>
<td>execute_to_memory_IS_DBUS_SHARING_6</td>
<td>7.705</td>
<td>4.628</td>
</tr>
<tr>
<td>255</td>
<td>decode_to_execute_PC_31_8</td>
<td>8.174</td>
<td>3.514</td>
</tr>
<tr>
<td>165</td>
<td>memory_to_writeBack_IS_DBUS_SHARING_6</td>
<td>11.756</td>
<td>4.281</td>
</tr>
<tr>
<td>160</td>
<td>soclinux_data_port_dat_w_127_6</td>
<td>13.194</td>
<td>2.892</td>
</tr>
<tr>
<td>154</td>
<td>toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValid</td>
<td>16.679</td>
<td>1.684</td>
</tr>
<tr>
<td>154</td>
<td>sram_adr0[6]</td>
<td>9.214</td>
<td>1.955</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C30</td>
<td>91.67%</td>
</tr>
<tr>
<td>R31C46</td>
<td>90.28%</td>
</tr>
<tr>
<td>R41C8</td>
<td>90.28%</td>
</tr>
<tr>
<td>R35C11</td>
<td>88.89%</td>
</tr>
<tr>
<td>R35C13</td>
<td>88.89%</td>
</tr>
<tr>
<td>R31C47</td>
<td>88.89%</td>
</tr>
<tr>
<td>R24C32</td>
<td>88.89%</td>
</tr>
<tr>
<td>R14C31</td>
<td>88.89%</td>
</tr>
<tr>
<td>R34C16</td>
<td>87.50%</td>
</tr>
<tr>
<td>R34C18</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk27 -period 37.037 [get_ports {clk27}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
