//ENV
#SIM ModelSIM
#SYN FPGA Xilinx

//FILES 
#L work
#C vcom
#P -explicit

#VAR src_path      ../../src/vhdl
#VAR test_path     ../vhdl



${src_path}/mem_stage.vhd
${src_path}/cpu_pack.vhd


//SIMULATOR
#S vsim
#P -t ns
#P -novopt

#T tb_mem_stage
#R 10 ns

//SIGNALS
#U /tb_mem_stage
#N 1
#Z 1 10
#R ns

#HEX mem_stage_in_a
#HEX mem_stage_in_b
#HEX mem_stage_out

//END
