<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>
defines: 
time_elapsed: 1.104s
ram usage: 36832 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpzi07epxn/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>: No timescale set for &#34;pm_test1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:14</a>: No timescale set for &#34;pm_test2&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:26</a>: No timescale set for &#34;pm_test3&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>: No timescale set for &#34;inc&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>: Compile module &#34;work@inc&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>: Compile module &#34;work@pm_test1&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:14</a>: Compile module &#34;work@pm_test2&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:26</a>: Compile module &#34;work@pm_test3&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>: Implicit port type (wire) for &#34;out&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>: Implicit port type (wire) for &#34;x&#34;,
there are 1 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:14</a>: Implicit port type (wire) for &#34;x&#34;,
there are 1 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:26</a>: Implicit port type (wire) for &#34;x&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>: Top level module &#34;work@pm_test1&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:14</a>: Top level module &#34;work@pm_test2&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:26</a>: Top level module &#34;work@pm_test3&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 9.

[NTE:EL0511] Nb leaf instances: 6.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 12
+ cat /tmpfs/tmp/tmpzi07epxn/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_pm_test1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpzi07epxn/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpzi07epxn/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@pm_test1)
 |vpiName:work@pm_test1
 |uhdmallPackages:
 \_package: builtin, parent:work@pm_test1
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@inc, file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:42, parent:work@pm_test1
   |vpiDefName:work@inc
   |vpiFullName:work@inc
   |vpiPort:
   \_port: (in), line:42
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:42
         |vpiName:in
         |vpiFullName:work@inc.in
   |vpiPort:
   \_port: (out), line:42
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:42
         |vpiName:out
         |vpiFullName:work@inc.out
   |vpiContAssign:
   \_cont_assign: , line:50
     |vpiRhs:
     \_operation: , line:50
       |vpiOpType:24
       |vpiOperand:
       \_ref_obj: (in), line:50
         |vpiName:in
         |vpiFullName:work@inc.in
       |vpiOperand:
       \_ref_obj: (step), line:50
         |vpiName:step
         |vpiFullName:work@inc.step
     |vpiLhs:
     \_ref_obj: (out), line:50
       |vpiName:out
       |vpiFullName:work@inc.out
   |vpiNet:
   \_logic_net: (in), line:42
   |vpiNet:
   \_logic_net: (out), line:42
   |vpiParamAssign:
   \_param_assign: , line:44
     |vpiRhs:
     \_constant: , line:44
       |vpiConstType:7
       |vpiDecompile:8
       |vpiSize:32
       |INT:8
     |vpiLhs:
     \_parameter: (width), line:44
       |vpiName:width
   |vpiParamAssign:
   \_param_assign: , line:45
     |vpiRhs:
     \_constant: , line:45
       |vpiConstType:7
       |vpiDecompile:1
       |vpiSize:32
       |INT:1
     |vpiLhs:
     \_parameter: (step), line:45
       |vpiName:step
   |vpiParameter:
   \_parameter: (width), line:44
   |vpiParameter:
   \_parameter: (step), line:45
 |uhdmallModules:
 \_module: work@pm_test1, file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:2, parent:work@pm_test1
   |vpiDefName:work@pm_test1
   |vpiFullName:work@pm_test1
   |vpiPort:
   \_port: (a), line:2
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:2
         |vpiName:a
         |vpiFullName:work@pm_test1.a
   |vpiPort:
   \_port: (b), line:2
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:2
         |vpiName:b
         |vpiFullName:work@pm_test1.b
   |vpiPort:
   \_port: (x), line:2
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:2
         |vpiName:x
         |vpiFullName:work@pm_test1.x
   |vpiPort:
   \_port: (y), line:2
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:2
         |vpiName:y
         |vpiFullName:work@pm_test1.y
   |vpiNet:
   \_logic_net: (a), line:2
   |vpiNet:
   \_logic_net: (b), line:2
   |vpiNet:
   \_logic_net: (x), line:2
   |vpiNet:
   \_logic_net: (y), line:2
 |uhdmallModules:
 \_module: work@pm_test2, file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:14, parent:work@pm_test1
   |vpiDefName:work@pm_test2
   |vpiFullName:work@pm_test2
   |vpiPort:
   \_port: (a), line:14
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:14
         |vpiName:a
         |vpiFullName:work@pm_test2.a
   |vpiPort:
   \_port: (b), line:14
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:14
         |vpiName:b
         |vpiFullName:work@pm_test2.b
   |vpiPort:
   \_port: (x), line:14
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:14
         |vpiName:x
         |vpiFullName:work@pm_test2.x
   |vpiPort:
   \_port: (y), line:14
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:14
         |vpiName:y
         |vpiFullName:work@pm_test2.y
   |vpiNet:
   \_logic_net: (a), line:14
   |vpiNet:
   \_logic_net: (b), line:14
   |vpiNet:
   \_logic_net: (x), line:14
   |vpiNet:
   \_logic_net: (y), line:14
 |uhdmallModules:
 \_module: work@pm_test3, file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:26, parent:work@pm_test1
   |vpiDefName:work@pm_test3
   |vpiFullName:work@pm_test3
   |vpiPort:
   \_port: (a), line:26
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:26
         |vpiName:a
         |vpiFullName:work@pm_test3.a
   |vpiPort:
   \_port: (b), line:26
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:26
         |vpiName:b
         |vpiFullName:work@pm_test3.b
   |vpiPort:
   \_port: (x), line:26
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:26
         |vpiName:x
         |vpiFullName:work@pm_test3.x
   |vpiPort:
   \_port: (y), line:26
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:26
         |vpiName:y
         |vpiFullName:work@pm_test3.y
   |vpiNet:
   \_logic_net: (a), line:26
   |vpiNet:
   \_logic_net: (b), line:26
   |vpiNet:
   \_logic_net: (x), line:26
   |vpiNet:
   \_logic_net: (y), line:26
 |uhdmtopModules:
 \_module: work@pm_test1 (work@pm_test1), file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:2
   |vpiDefName:work@pm_test1
   |vpiName:work@pm_test1
   |vpiPort:
   \_port: (a), line:2, parent:work@pm_test1
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:2, parent:work@pm_test1
         |vpiName:a
         |vpiFullName:work@pm_test1.a
         |vpiRange:
         \_range: , line:4
           |vpiLeftRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (b), line:2, parent:work@pm_test1
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:2, parent:work@pm_test1
         |vpiName:b
         |vpiFullName:work@pm_test1.b
         |vpiRange:
         \_range: , line:4
           |vpiLeftRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (x), line:2, parent:work@pm_test1
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:2, parent:work@pm_test1
         |vpiName:x
         |vpiFullName:work@pm_test1.x
         |vpiRange:
         \_range: , line:5
           |vpiLeftRange:
           \_constant: , line:5
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:5
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (y), line:2, parent:work@pm_test1
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:2, parent:work@pm_test1
         |vpiName:y
         |vpiFullName:work@pm_test1.y
         |vpiRange:
         \_range: , line:5
           |vpiLeftRange:
           \_constant: , line:5
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:5
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiModule:
   \_module: work@inc (inc_a), file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:7, parent:work@pm_test1
     |vpiDefName:work@inc
     |vpiName:inc_a
     |vpiFullName:work@pm_test1.inc_a
     |vpiPort:
     \_port: (in), line:42, parent:inc_a
       |vpiName:in
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a), line:7
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:2, parent:work@pm_test1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in), line:42, parent:inc_a
           |vpiName:in
           |vpiFullName:work@pm_test1.inc_a.in
           |vpiRange:
           \_range: , line:47
             |vpiLeftRange:
             \_constant: , line:47
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:47
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (out), line:42, parent:inc_a
       |vpiName:out
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (x), line:7
         |vpiName:x
         |vpiActual:
         \_logic_net: (x), line:2, parent:work@pm_test1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:42, parent:inc_a
           |vpiName:out
           |vpiFullName:work@pm_test1.inc_a.out
           |vpiRange:
           \_range: , line:48
             |vpiLeftRange:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (in), line:42, parent:inc_a
     |vpiNet:
     \_logic_net: (out), line:42, parent:inc_a
     |vpiInstance:
     \_module: work@pm_test1 (work@pm_test1), file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:2
     |vpiParameter:
     \_parameter: (step), line:7
       |vpiName:step
       |INT:3
     |vpiParameter:
     \_parameter: (width), line:44
       |vpiName:width
       |INT:8
   |vpiModule:
   \_module: work@inc (inc_b), file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:8, parent:work@pm_test1
     |vpiDefName:work@inc
     |vpiName:inc_b
     |vpiFullName:work@pm_test1.inc_b
     |vpiPort:
     \_port: (in), line:42, parent:inc_b
       |vpiName:in
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (b), line:8
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:2, parent:work@pm_test1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in), line:42, parent:inc_b
           |vpiName:in
           |vpiFullName:work@pm_test1.inc_b.in
           |vpiRange:
           \_range: , line:47
             |vpiLeftRange:
             \_constant: , line:47
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:47
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (out), line:42, parent:inc_b
       |vpiName:out
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (y), line:8
         |vpiName:y
         |vpiActual:
         \_logic_net: (y), line:2, parent:work@pm_test1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:42, parent:inc_b
           |vpiName:out
           |vpiFullName:work@pm_test1.inc_b.out
           |vpiRange:
           \_range: , line:48
             |vpiLeftRange:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (in), line:42, parent:inc_b
     |vpiNet:
     \_logic_net: (out), line:42, parent:inc_b
     |vpiInstance:
     \_module: work@pm_test1 (work@pm_test1), file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:2
     |vpiParameter:
     \_parameter: (step), line:8
       |vpiName:step
       |INT:7
     |vpiParameter:
     \_parameter: (width), line:8
       |vpiName:width
       |INT:4
   |vpiNet:
   \_logic_net: (a), line:2, parent:work@pm_test1
   |vpiNet:
   \_logic_net: (b), line:2, parent:work@pm_test1
   |vpiNet:
   \_logic_net: (x), line:2, parent:work@pm_test1
   |vpiNet:
   \_logic_net: (y), line:2, parent:work@pm_test1
 |uhdmtopModules:
 \_module: work@pm_test2 (work@pm_test2), file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:14
   |vpiDefName:work@pm_test2
   |vpiName:work@pm_test2
   |vpiPort:
   \_port: (a), line:14, parent:work@pm_test2
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:14, parent:work@pm_test2
         |vpiName:a
         |vpiFullName:work@pm_test2.a
         |vpiRange:
         \_range: , line:16
           |vpiLeftRange:
           \_constant: , line:16
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:16
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (b), line:14, parent:work@pm_test2
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:14, parent:work@pm_test2
         |vpiName:b
         |vpiFullName:work@pm_test2.b
         |vpiRange:
         \_range: , line:16
           |vpiLeftRange:
           \_constant: , line:16
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:16
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (x), line:14, parent:work@pm_test2
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:14, parent:work@pm_test2
         |vpiName:x
         |vpiFullName:work@pm_test2.x
         |vpiRange:
         \_range: , line:17
           |vpiLeftRange:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (y), line:14, parent:work@pm_test2
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:14, parent:work@pm_test2
         |vpiName:y
         |vpiFullName:work@pm_test2.y
         |vpiRange:
         \_range: , line:17
           |vpiLeftRange:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiModule:
   \_module: work@inc (inc_a), file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:19, parent:work@pm_test2
     |vpiDefName:work@inc
     |vpiName:inc_a
     |vpiFullName:work@pm_test2.inc_a
     |vpiPort:
     \_port: (in), line:42, parent:inc_a
       |vpiName:in
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a), line:19
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:14, parent:work@pm_test2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in), line:42, parent:inc_a
           |vpiName:in
           |vpiFullName:work@pm_test2.inc_a.in
           |vpiRange:
           \_range: , line:47
             |vpiLeftRange:
             \_constant: , line:47
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
             |vpiRightRange:
             \_constant: , line:47
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (out), line:42, parent:inc_a
       |vpiName:out
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (x), line:19
         |vpiName:x
         |vpiActual:
         \_logic_net: (x), line:14, parent:work@pm_test2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:42, parent:inc_a
           |vpiName:out
           |vpiFullName:work@pm_test2.inc_a.out
           |vpiRange:
           \_range: , line:48
             |vpiLeftRange:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
             |vpiRightRange:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (in), line:42, parent:inc_a
     |vpiNet:
     \_logic_net: (out), line:42, parent:inc_a
     |vpiInstance:
     \_module: work@pm_test2 (work@pm_test2), file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:14
     |vpiParameter:
     \_parameter: (step), line:45
       |vpiName:step
       |INT:1
     |vpiParameter:
     \_parameter: (width), line:19
       |vpiName:width
       |INT:5
   |vpiModule:
   \_module: work@inc (inc_b), file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:20, parent:work@pm_test2
     |vpiDefName:work@inc
     |vpiName:inc_b
     |vpiFullName:work@pm_test2.inc_b
     |vpiPort:
     \_port: (in), line:42, parent:inc_b
       |vpiName:in
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in), line:42, parent:inc_b
           |vpiName:in
           |vpiFullName:work@pm_test2.inc_b.in
           |vpiRange:
           \_range: , line:47
             |vpiLeftRange:
             \_constant: , line:47
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:47
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (out), line:42, parent:inc_b
       |vpiName:out
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:42, parent:inc_b
           |vpiName:out
           |vpiFullName:work@pm_test2.inc_b.out
           |vpiRange:
           \_range: , line:48
             |vpiLeftRange:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (in), line:42, parent:inc_b
     |vpiNet:
     \_logic_net: (out), line:42, parent:inc_b
     |vpiInstance:
     \_module: work@pm_test2 (work@pm_test2), file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:14
     |vpiParameter:
     \_parameter: (step), line:45
       |vpiName:step
       |INT:1
     |vpiParameter:
     \_parameter: (width), line:44
       |vpiName:width
       |INT:8
   |vpiNet:
   \_logic_net: (a), line:14, parent:work@pm_test2
   |vpiNet:
   \_logic_net: (b), line:14, parent:work@pm_test2
   |vpiNet:
   \_logic_net: (x), line:14, parent:work@pm_test2
   |vpiNet:
   \_logic_net: (y), line:14, parent:work@pm_test2
 |uhdmtopModules:
 \_module: work@pm_test3 (work@pm_test3), file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:26
   |vpiDefName:work@pm_test3
   |vpiName:work@pm_test3
   |vpiPort:
   \_port: (a), line:26, parent:work@pm_test3
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:26, parent:work@pm_test3
         |vpiName:a
         |vpiFullName:work@pm_test3.a
         |vpiRange:
         \_range: , line:28
           |vpiLeftRange:
           \_constant: , line:28
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:28
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (b), line:26, parent:work@pm_test3
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:26, parent:work@pm_test3
         |vpiName:b
         |vpiFullName:work@pm_test3.b
         |vpiRange:
         \_range: , line:28
           |vpiLeftRange:
           \_constant: , line:28
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:28
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (x), line:26, parent:work@pm_test3
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:26, parent:work@pm_test3
         |vpiName:x
         |vpiFullName:work@pm_test3.x
         |vpiRange:
         \_range: , line:29
           |vpiLeftRange:
           \_constant: , line:29
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:29
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (y), line:26, parent:work@pm_test3
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:26, parent:work@pm_test3
         |vpiName:y
         |vpiFullName:work@pm_test3.y
         |vpiRange:
         \_range: , line:29
           |vpiLeftRange:
           \_constant: , line:29
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:29
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiModule:
   \_module: work@inc (inc_a), file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:31, parent:work@pm_test3
     |vpiDefName:work@inc
     |vpiName:inc_a
     |vpiFullName:work@pm_test3.inc_a
     |vpiPort:
     \_port: (in), line:42, parent:inc_a
       |vpiName:in
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a), line:31
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:26, parent:work@pm_test3
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in), line:42, parent:inc_a
           |vpiName:in
           |vpiFullName:work@pm_test3.inc_a.in
           |vpiRange:
           \_range: , line:47
             |vpiLeftRange:
             \_constant: , line:47
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:47
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (out), line:42, parent:inc_a
       |vpiName:out
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (x), line:31
         |vpiName:x
         |vpiActual:
         \_logic_net: (x), line:26, parent:work@pm_test3
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:42, parent:inc_a
           |vpiName:out
           |vpiFullName:work@pm_test3.inc_a.out
           |vpiRange:
           \_range: , line:48
             |vpiLeftRange:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (in), line:42, parent:inc_a
     |vpiNet:
     \_logic_net: (out), line:42, parent:inc_a
     |vpiInstance:
     \_module: work@pm_test3 (work@pm_test3), file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:26
     |vpiParameter:
     \_parameter: (step)
       |vpiName:step
       |INT:3
     |vpiParameter:
     \_parameter: (width), line:44
       |vpiName:width
       |INT:8
   |vpiModule:
   \_module: work@inc (inc_b), file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:32, parent:work@pm_test3
     |vpiDefName:work@inc
     |vpiName:inc_b
     |vpiFullName:work@pm_test3.inc_b
     |vpiPort:
     \_port: (in), line:42, parent:inc_b
       |vpiName:in
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (b)
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:26, parent:work@pm_test3
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in), line:42, parent:inc_b
           |vpiName:in
           |vpiFullName:work@pm_test3.inc_b.in
           |vpiRange:
           \_range: , line:47
             |vpiLeftRange:
             \_constant: , line:47
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:47
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (out), line:42, parent:inc_b
       |vpiName:out
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (y)
         |vpiName:y
         |vpiActual:
         \_logic_net: (y), line:26, parent:work@pm_test3
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:42, parent:inc_b
           |vpiName:out
           |vpiFullName:work@pm_test3.inc_b.out
           |vpiRange:
           \_range: , line:48
             |vpiLeftRange:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:48
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (in), line:42, parent:inc_b
     |vpiNet:
     \_logic_net: (out), line:42, parent:inc_b
     |vpiInstance:
     \_module: work@pm_test3 (work@pm_test3), file:<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v</a>, line:26
     |vpiParameter:
     \_parameter: (step)
       |vpiName:step
       |INT:7
     |vpiParameter:
     \_parameter: (width)
       |vpiName:width
       |INT:4
   |vpiNet:
   \_logic_net: (a), line:26, parent:work@pm_test3
   |vpiNet:
   \_logic_net: (b), line:26, parent:work@pm_test3
   |vpiNet:
   \_logic_net: (x), line:26, parent:work@pm_test3
   |vpiNet:
   \_logic_net: (y), line:26, parent:work@pm_test3
Object: \work_pm_test1 of type 3000
Object: \work_pm_test1 of type 32
Object: \a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \x of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \inc_a of type 32
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \step of type 41
Object: \width of type 41
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \inc_b of type 32
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \step of type 41
Object: \width of type 41
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \x of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_pm_test2 of type 32
Object: \a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \x of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \inc_a of type 32
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \step of type 41
Object: \width of type 41
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \inc_b of type 32
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \step of type 41
Object: \width of type 41
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \x of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_pm_test3 of type 32
Object: \a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \x of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \inc_a of type 32
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \step of type 41
Object: \width of type 41
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \inc_b of type 32
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \step of type 41
Object: \width of type 41
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \x of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_inc of type 32
Object: \in of type 44
Object: \out of type 44
Object:  of type 8
Object: \out of type 608
Object:  of type 39
Object: \in of type 608
Object: \step of type 608
Object: \width of type 41
Object: \step of type 41
Object:  of type 40
Object: \width of type 41
Object:  of type 7
Object:  of type 40
Object: \step of type 41
Object:  of type 7
Object: \in of type 36
Object: \out of type 36
Object: \work_pm_test1 of type 32
Object: \a of type 44
Object: \b of type 44
Object: \x of type 44
Object: \y of type 44
Object: \a of type 36
Object: \b of type 36
Object: \x of type 36
Object: \y of type 36
Object: \work_pm_test2 of type 32
Object: \a of type 44
Object: \b of type 44
Object: \x of type 44
Object: \y of type 44
Object: \a of type 36
Object: \b of type 36
Object: \x of type 36
Object: \y of type 36
Object: \work_pm_test3 of type 32
Object: \a of type 44
Object: \b of type 44
Object: \x of type 44
Object: \y of type 44
Object: \a of type 36
Object: \b of type 36
Object: \x of type 36
Object: \y of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_pm_test3&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb21d0] str=&#39;\work_pm_test3&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:26</a>.0-26.0&gt; [0x2baf8f0] str=&#39;\a&#39; input port=17
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:28</a>.0-28.0&gt; [0x2bbc480]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:28</a>.0-28.0&gt; [0x2bbc6c0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:28</a>.0-28.0&gt; [0x2bbc7e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:26</a>.0-26.0&gt; [0x2bbc5a0] str=&#39;\b&#39; input port=18
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:28</a>.0-28.0&gt; [0x2bbc900]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:28</a>.0-28.0&gt; [0x2bbcb40] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:28</a>.0-28.0&gt; [0x2bbcc60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:26</a>.0-26.0&gt; [0x2bbca20] str=&#39;\x&#39; output reg port=19
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:29</a>.0-29.0&gt; [0x2bbcd80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:29</a>.0-29.0&gt; [0x2bbcfc0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:29</a>.0-29.0&gt; [0x2bbd0e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:26</a>.0-26.0&gt; [0x2bbcea0] str=&#39;\y&#39; output reg port=20
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:29</a>.0-29.0&gt; [0x2bbd200]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:29</a>.0-29.0&gt; [0x2bbd440] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:29</a>.0-29.0&gt; [0x2bbd560] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:31</a>.0-31.0&gt; [0x2bbd320] str=&#39;\inc_a&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bbd680] str=&#39;\work_inc&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:31</a>.0-31.0&gt; [0x2bbd7a0] str=&#39;\in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:31</a>.0-31.0&gt; [0x2bbd8c0] str=&#39;\a&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:31</a>.0-31.0&gt; [0x2bbd9e0] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:31</a>.0-31.0&gt; [0x2bbdb00] str=&#39;\x&#39;
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:32</a>.0-32.0&gt; [0x2bb2790] str=&#39;\inc_b&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb2650] str=&#39;\work_inc&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:32</a>.0-32.0&gt; [0x2bbde60] str=&#39;\in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:32</a>.0-32.0&gt; [0x2bbdf80] str=&#39;\b&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:32</a>.0-32.0&gt; [0x2bbe0a0] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:32</a>.0-32.0&gt; [0x2bbe1c0] str=&#39;\y&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb21d0] str=&#39;\work_pm_test3&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:26</a>.0-26.0&gt; [0x2baf8f0] str=&#39;\a&#39; input basic_prep port=17 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:28</a>.0-28.0&gt; [0x2bbc480] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:28</a>.0-28.0&gt; [0x2bbc6c0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:28</a>.0-28.0&gt; [0x2bbc7e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:26</a>.0-26.0&gt; [0x2bbc5a0] str=&#39;\b&#39; input basic_prep port=18 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:28</a>.0-28.0&gt; [0x2bbc900] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:28</a>.0-28.0&gt; [0x2bbcb40] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:28</a>.0-28.0&gt; [0x2bbcc60] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:26</a>.0-26.0&gt; [0x2bbca20] str=&#39;\x&#39; output reg basic_prep port=19 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:29</a>.0-29.0&gt; [0x2bbcd80] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:29</a>.0-29.0&gt; [0x2bbcfc0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:29</a>.0-29.0&gt; [0x2bbd0e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:26</a>.0-26.0&gt; [0x2bbcea0] str=&#39;\y&#39; output reg basic_prep port=20 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:29</a>.0-29.0&gt; [0x2bbd200] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:29</a>.0-29.0&gt; [0x2bbd440] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:29</a>.0-29.0&gt; [0x2bbd560] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:31</a>.0-31.0&gt; [0x2bbd320] str=&#39;\inc_a&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bbd680] str=&#39;\work_inc&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:31</a>.0-31.0&gt; [0x2bbd7a0] str=&#39;\in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:31</a>.0-31.0&gt; [0x2bbd8c0 -&gt; 0x2baf8f0] str=&#39;\a&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:31</a>.0-31.0&gt; [0x2bbd9e0] str=&#39;\out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:31</a>.0-31.0&gt; [0x2bbdb00 -&gt; 0x2bbca20] str=&#39;\x&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:32</a>.0-32.0&gt; [0x2bb2790] str=&#39;\inc_b&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb2650] str=&#39;\work_inc&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:32</a>.0-32.0&gt; [0x2bbde60] str=&#39;\in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:32</a>.0-32.0&gt; [0x2bbdf80 -&gt; 0x2bbc5a0] str=&#39;\b&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:32</a>.0-32.0&gt; [0x2bbe0a0] str=&#39;\out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:32</a>.0-32.0&gt; [0x2bbe1c0 -&gt; 0x2bbcea0] str=&#39;\y&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pm_test2&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bafbf0] str=&#39;\work_pm_test2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:14</a>.0-14.0&gt; [0x2bb0050] str=&#39;\a&#39; input port=9
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:16</a>.0-16.0&gt; [0x2bafe90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:16</a>.0-16.0&gt; [0x2bb0210] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:16</a>.0-16.0&gt; [0x2bb0350] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:14</a>.0-14.0&gt; [0x2bafd50] str=&#39;\b&#39; input port=10
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:16</a>.0-16.0&gt; [0x2bb0510]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:16</a>.0-16.0&gt; [0x2bb0870] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:16</a>.0-16.0&gt; [0x2bb0a30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:14</a>.0-14.0&gt; [0x2bb06d0] str=&#39;\x&#39; output reg port=11
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:17</a>.0-17.0&gt; [0x2bb0bf0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:17</a>.0-17.0&gt; [0x2bb0f30] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:17</a>.0-17.0&gt; [0x2bb10f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:14</a>.0-14.0&gt; [0x2bb0d90] str=&#39;\y&#39; output reg port=12
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:17</a>.0-17.0&gt; [0x2bb12b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:17</a>.0-17.0&gt; [0x2bb15d0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:17</a>.0-17.0&gt; [0x2bb1790] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:19</a>.0-19.0&gt; [0x2bb1430] str=&#39;\inc_a&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb1950] str=&#39;\work_inc&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:19</a>.0-19.0&gt; [0x2bb1af0] str=&#39;\in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:19</a>.0-19.0&gt; [0x2bb2010] str=&#39;\a&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:19</a>.0-19.0&gt; [0x2bb1e50] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:19</a>.0-19.0&gt; [0x2bb1cb0] str=&#39;\x&#39;
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:20</a>.0-20.0&gt; [0x2bae6b0] str=&#39;\inc_b&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb2b10] str=&#39;\work_inc&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bafbf0] str=&#39;\work_pm_test2&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:14</a>.0-14.0&gt; [0x2bb0050] str=&#39;\a&#39; input basic_prep port=9 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:16</a>.0-16.0&gt; [0x2bafe90] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:16</a>.0-16.0&gt; [0x2bb0210] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:16</a>.0-16.0&gt; [0x2bb0350] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:14</a>.0-14.0&gt; [0x2bafd50] str=&#39;\b&#39; input basic_prep port=10 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:16</a>.0-16.0&gt; [0x2bb0510] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:16</a>.0-16.0&gt; [0x2bb0870] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:16</a>.0-16.0&gt; [0x2bb0a30] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:14</a>.0-14.0&gt; [0x2bb06d0] str=&#39;\x&#39; output reg basic_prep port=11 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:17</a>.0-17.0&gt; [0x2bb0bf0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:17</a>.0-17.0&gt; [0x2bb0f30] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:17</a>.0-17.0&gt; [0x2bb10f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:14</a>.0-14.0&gt; [0x2bb0d90] str=&#39;\y&#39; output reg basic_prep port=12 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:17</a>.0-17.0&gt; [0x2bb12b0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:17</a>.0-17.0&gt; [0x2bb15d0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:17</a>.0-17.0&gt; [0x2bb1790] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:19</a>.0-19.0&gt; [0x2bb1430] str=&#39;\inc_a&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb1950] str=&#39;\work_inc&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:19</a>.0-19.0&gt; [0x2bb1af0] str=&#39;\in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:19</a>.0-19.0&gt; [0x2bb2010 -&gt; 0x2bb0050] str=&#39;\a&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:19</a>.0-19.0&gt; [0x2bb1e50] str=&#39;\out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:19</a>.0-19.0&gt; [0x2bb1cb0 -&gt; 0x2bb06d0] str=&#39;\x&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:20</a>.0-20.0&gt; [0x2bae6b0] str=&#39;\inc_b&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bb2b10] str=&#39;\work_inc&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_inc&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bad090] str=&#39;\work_inc&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&gt; [0x2bad1b0] str=&#39;\in&#39; input port=5
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:47</a>.0-47.0&gt; [0x2bad350]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:47</a>.0-47.0&gt; [0x2bad6b0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:47</a>.0-47.0&gt; [0x2bad870] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&gt; [0x2bad510] str=&#39;\out&#39; output reg port=6
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-48" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:48</a>.0-48.0&gt; [0x2bada30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-48" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:48</a>.0-48.0&gt; [0x2badd90] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-48" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:48</a>.0-48.0&gt; [0x2badf50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:45</a>.0-45.0&gt; [0x2bbe2e0] str=&#39;\step&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:45</a>.0-45.0&gt; [0x2bbebe0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:44</a>.0-44.0&gt; [0x2bbdd40] str=&#39;\width&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:44</a>.0-44.0&gt; [0x2bbeac0] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&gt; [0x2bb2cd0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&gt; [0x2bbe520] str=&#39;\out&#39;
        AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&gt; [0x2bbe640]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&gt; [0x2bbe760] str=&#39;\in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&gt; [0x2bbe880] str=&#39;\step&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bad090] str=&#39;\work_inc&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&gt; [0x2bad1b0] str=&#39;\in&#39; input basic_prep port=5 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:47</a>.0-47.0&gt; [0x2bad350] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:47</a>.0-47.0&gt; [0x2bad6b0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:47</a>.0-47.0&gt; [0x2bad870] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&gt; [0x2bad510] str=&#39;\out&#39; output reg basic_prep port=6 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-48" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:48</a>.0-48.0&gt; [0x2bada30] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-48" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:48</a>.0-48.0&gt; [0x2badd90] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-48" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:48</a>.0-48.0&gt; [0x2badf50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:45</a>.0-45.0&gt; [0x2bbe2e0] str=&#39;\step&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:45</a>.0-45.0&gt; [0x2bbebe0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:44</a>.0-44.0&gt; [0x2bbdd40] str=&#39;\width&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:44</a>.0-44.0&gt; [0x2bbeac0] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&gt; [0x2bb2cd0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&gt; [0x2bbe520 -&gt; 0x2bad510] str=&#39;\out&#39; basic_prep
        AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&gt; [0x2bbe640] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&gt; [0x2bbe760 -&gt; 0x2bad1b0] str=&#39;\in&#39; basic_prep
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&gt; [0x2bbe880] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pm_test1&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baac90] str=&#39;\work_pm_test1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&gt; [0x2baaed0] str=&#39;\a&#39; input port=1
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:4</a>.0-4.0&gt; [0x2bab1c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:4</a>.0-4.0&gt; [0x2bab700] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:4</a>.0-4.0&gt; [0x2bab970] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&gt; [0x2babb30] str=&#39;\b&#39; input port=2
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:4</a>.0-4.0&gt; [0x2babc50]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:4</a>.0-4.0&gt; [0x2babfb0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:4</a>.0-4.0&gt; [0x2bac170] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&gt; [0x2babe10] str=&#39;\x&#39; output reg port=3
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:5</a>.0-5.0&gt; [0x2bac330]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:5</a>.0-5.0&gt; [0x2bac670] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:5</a>.0-5.0&gt; [0x2bac830] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&gt; [0x2bac4d0] str=&#39;\y&#39; output reg port=4
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:5</a>.0-5.0&gt; [0x2bac9f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:5</a>.0-5.0&gt; [0x2bacd10] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:5</a>.0-5.0&gt; [0x2baced0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:7</a>.0-7.0&gt; [0x2bacb70] str=&#39;\inc_a&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2badbf0] str=&#39;\work_inc&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:7</a>.0-7.0&gt; [0x2bae110] str=&#39;\in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:7</a>.0-7.0&gt; [0x2bae230] str=&#39;\a&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:7</a>.0-7.0&gt; [0x2bae3b0] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:7</a>.0-7.0&gt; [0x2bae4d0] str=&#39;\x&#39;
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:8</a>.0-8.0&gt; [0x2baed30] str=&#39;\inc_b&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baf5d0] str=&#39;\work_inc&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:8</a>.0-8.0&gt; [0x2baf3b0] str=&#39;\in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:8</a>.0-8.0&gt; [0x2baf790] str=&#39;\b&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:8</a>.0-8.0&gt; [0x2baf050] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:8</a>.0-8.0&gt; [0x2baf1f0] str=&#39;\y&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baac90] str=&#39;\work_pm_test1&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&gt; [0x2baaed0] str=&#39;\a&#39; input basic_prep port=1 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:4</a>.0-4.0&gt; [0x2bab1c0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:4</a>.0-4.0&gt; [0x2bab700] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:4</a>.0-4.0&gt; [0x2bab970] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&gt; [0x2babb30] str=&#39;\b&#39; input basic_prep port=2 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:4</a>.0-4.0&gt; [0x2babc50] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:4</a>.0-4.0&gt; [0x2babfb0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:4</a>.0-4.0&gt; [0x2bac170] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&gt; [0x2babe10] str=&#39;\x&#39; output reg basic_prep port=3 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:5</a>.0-5.0&gt; [0x2bac330] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:5</a>.0-5.0&gt; [0x2bac670] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:5</a>.0-5.0&gt; [0x2bac830] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&gt; [0x2bac4d0] str=&#39;\y&#39; output reg basic_prep port=4 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:5</a>.0-5.0&gt; [0x2bac9f0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:5</a>.0-5.0&gt; [0x2bacd10] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:5</a>.0-5.0&gt; [0x2baced0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:7</a>.0-7.0&gt; [0x2bacb70] str=&#39;\inc_a&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2badbf0] str=&#39;\work_inc&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:7</a>.0-7.0&gt; [0x2bae110] str=&#39;\in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:7</a>.0-7.0&gt; [0x2bae230 -&gt; 0x2baaed0] str=&#39;\a&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:7</a>.0-7.0&gt; [0x2bae3b0] str=&#39;\out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:7</a>.0-7.0&gt; [0x2bae4d0 -&gt; 0x2babe10] str=&#39;\x&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:8</a>.0-8.0&gt; [0x2baed30] str=&#39;\inc_b&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baf5d0] str=&#39;\work_inc&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:8</a>.0-8.0&gt; [0x2baf3b0] str=&#39;\in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:8</a>.0-8.0&gt; [0x2baf790 -&gt; 0x2babb30] str=&#39;\b&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:8</a>.0-8.0&gt; [0x2baf050] str=&#39;\out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:8</a>.0-8.0&gt; [0x2baf1f0 -&gt; 0x2bac4d0] str=&#39;\y&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_pm_test1
Used module:     \work_inc

2.2. Analyzing design hierarchy..
Top module:  \work_pm_test1
Used module:     \work_inc
Removing unused module `\work_pm_test2&#39;.
Removing unused module `\work_pm_test3&#39;.
Removed 2 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_pm_test1..
checking module work_inc..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_pm_test1 ===

   Number of wires:                  4
   Number of wire bits:             32
   Number of public wires:           4
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     work_inc                        2

=== work_inc ===

   Number of wires:                  3
   Number of wire bits:             48
   Number of public wires:           2
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                            1

=== design hierarchy ===

   work_pm_test1                     1
     work_inc                        2

   Number of wires:                 10
   Number of wire bits:            128
   Number of public wires:           8
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            2

8. Executing CHECK pass (checking for obvious problems).
checking module work_pm_test1..
checking module work_inc..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_inc&#34;: {
      &#34;attributes&#34;: {
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;step&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;width&#34;: &#34;00000000000000000000000000001000&#34;
      },
      &#34;ports&#34;: {
        &#34;in&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        &#34;out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 10, 11, 12, 13, 14, 15, 16, 17 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000001000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&#34;
          }
        },
        &#34;in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&#34;
          }
        },
        &#34;out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10, 11, 12, 13, 14, 15, 16, 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&#34;
          }
        }
      }
    },
    &#34;work_pm_test1&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;a&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        &#34;b&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        &#34;x&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 18, 19, 20, 21, 22, 23, 24, 25 ]
        },
        &#34;y&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 26, 27, 28, 29, 30, 31, 32, 33 ]
        }
      },
      &#34;cells&#34;: {
        &#34;inc_a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_inc&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:7</a>.0-7.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;in&#34;: &#34;input&#34;,
            &#34;out&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;in&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
            &#34;out&#34;: [ 18, 19, 20, 21, 22, 23, 24, 25 ]
          }
        },
        &#34;inc_b&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_inc&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:8</a>.0-8.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;in&#34;: &#34;input&#34;,
            &#34;out&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;in&#34;: [ 10, 11, 12, 13, 14, 15, 16, 17 ],
            &#34;out&#34;: [ 26, 27, 28, 29, 30, 31, 32, 33 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34;
          }
        },
        &#34;b&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10, 11, 12, 13, 14, 15, 16, 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34;
          }
        },
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 18, 19, 20, 21, 22, 23, 24, 25 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34;
          }
        },
        &#34;y&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 26, 27, 28, 29, 30, 31, 32, 33 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_inc&#39;.

(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_inc(in, out);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&#34; *)
  wire [31:0] _0_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&#34; *)
  input [7:0] in;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:42</a>.0-42.0&#34; *)
  output [7:0] out;
  assign _0_ = 32&#39;(in) + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-50" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:50</a>.0-50.0&#34; *) 32&#39;d1;
  assign out = _0_[7:0];
endmodule
Dumping module `\work_pm_test1&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_pm_test1(a, b, x, y);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34; *)
  input [7:0] a;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34; *)
  input [7:0] b;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34; *)
  output [7:0] x;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:2</a>.0-2.0&#34; *)
  output [7:0] y;
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:7</a>.0-7.0&#34; *)
  work_inc inc_a (
    .in(a),
    .out(x)
  );
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/paramods.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/paramods.v:8</a>.0-8.0&#34; *)
  work_inc inc_b (
    .in(b),
    .out(y)
  );
endmodule

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: a400d997a1, CPU: user 0.01s system 0.00s, MEM: 13.32 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 66% 2x read_uhdm (0 sec), 33% 1x proc_dff (0 sec), ...

</pre>
</body>