<!-- Creator     : groff version 1.22.2 -->
<!-- CreationDate: Thu Aug 18 14:57:01 2016 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title>AS</title>

</head>
<body>

<h1 align="center">AS</h1>

<a href="#NAME">NAME</a><br>
<a href="#SYNOPSIS">SYNOPSIS</a><br>
<a href="#DESCRIPTION">DESCRIPTION</a><br>
<a href="#OPTIONS">OPTIONS</a><br>
<a href="#SEE ALSO">SEE ALSO</a><br>
<a href="#COPYRIGHT">COPYRIGHT</a><br>

<hr>


<h2>NAME
<a name="NAME"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">AS &minus; the
portable GNU assembler.</p>

<h2>SYNOPSIS
<a name="SYNOPSIS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">as
[<b>&minus;a</b>[<b>cdghlns</b>][=<i>file</i>]]
[<b>&minus;&minus;alternate</b>] [<b>&minus;D</b>] <br>
[<b>&minus;&minus;compress&minus;debug&minus;sections</b>]
[<b>&minus;&minus;nocompress&minus;debug&minus;sections</b>]
<br>
[<b>&minus;&minus;debug&minus;prefix&minus;map</b>
<i>old</i>=<i>new</i>] <br>
[<b>&minus;&minus;defsym</b> <i>sym</i>=<i>val</i>]
[<b>&minus;f</b>] [<b>&minus;g</b>]
[<b>&minus;&minus;gstabs</b>] <br>
[<b>&minus;&minus;gstabs+</b>]
[<b>&minus;&minus;gdwarf&minus;2</b>]
[<b>&minus;&minus;help</b>] [<b>&minus;I</b> <i>dir</i>]
[<b>&minus;J</b>] <br>
[<b>&minus;K</b>] [<b>&minus;L</b>]
[<b>&minus;&minus;listing&minus;lhs&minus;width</b>=
<i><small>NUM</small></i> ] <br>
[<b>&minus;&minus;listing&minus;lhs&minus;width2</b>=
<i><small>NUM</small></i> ]
[<b>&minus;&minus;listing&minus;rhs&minus;width</b>=
<i><small>NUM</small></i> ] <br>
[<b>&minus;&minus;listing&minus;cont&minus;lines</b>=
<i><small>NUM</small></i> ]
[<b>&minus;&minus;keep&minus;locals</b>] [<b>&minus;o</b>
<i><br>
objfile</i>] [<b>&minus;R</b>]
[<b>&minus;&minus;reduce&minus;memory&minus;overheads</b>]
[<b>&minus;&minus;statistics</b>] <br>
[<b>&minus;v</b>] [<b>&minus;version</b>]
[<b>&minus;&minus;version</b>] [<b>&minus;W</b>]
[<b>&minus;&minus;warn</b>] <br>
[<b>&minus;&minus;fatal&minus;warnings</b>]
[<b>&minus;w</b>] [<b>&minus;x</b>] [<b>&minus;Z</b>]
[<b>@</b> <i><small>FILE</small></i> ] <br>
[<b>&minus;&minus;size&minus;check=[error|warning]</b>] <br>
[<b>&minus;&minus;target&minus;help</b>]
[<i>target-options</i>] <br>
[<b>&minus;&minus;</b>|<i>files</i> ...]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
AArch64 options:</i> <br>
[<b>&minus;EB</b>|<b>&minus;EL</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target Alpha
options:</i> <br>
[<b>&minus;m</b><i>cpu</i>] <br>
[<b>&minus;mdebug</b> | <b>&minus;no&minus;mdebug</b>] <br>
[<b>&minus;replace</b> | <b>&minus;noreplace</b>] <br>
[<b>&minus;relax</b>] [<b>&minus;g</b>]
[<b>&minus;G</b><i>size</i>] <br>
[<b>&minus;F</b>] [<b>&minus;32addr</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>ARC</small> options:</i> <br>
[<b>&minus;marc[5|6|7|8]</b>] <br>
[<b>&minus;EB</b>|<b>&minus;EL</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>ARM</small> options:</i> <br>
[<b>&minus;mcpu</b>=<i>processor</i>[+<i>extension</i>...]]
<br>

[<b>&minus;march</b>=<i>architecture</i>[+<i>extension</i>...]]
<br>
[<b>&minus;mfpu</b>=<i>floating-point-format</i>] <br>
[<b>&minus;mfloat&minus;abi</b>=<i>abi</i>] <br>
[<b>&minus;meabi</b>=<i>ver</i>] <br>
[<b>&minus;mthumb</b>] <br>
[<b>&minus;EB</b>|<b>&minus;EL</b>] <br>

[<b>&minus;mapcs&minus;32</b>|<b>&minus;mapcs&minus;26</b>|<b>&minus;mapcs&minus;float</b>|
<b><br>
&minus;mapcs&minus;reentrant</b>] <br>
[<b>&minus;mthumb&minus;interwork</b>] [<b>&minus;k</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
Blackfin options:</i> <br>

[<b>&minus;mcpu</b>=<i>processor</i>[&minus;<i>sirevision</i>]]
<br>
[<b>&minus;mfdpic</b>] <br>
[<b>&minus;mno&minus;fdpic</b>] <br>
[<b>&minus;mnopic</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>CRIS</small> options:</i> <br>
[<b>&minus;&minus;underscore</b> |
<b>&minus;&minus;no&minus;underscore</b>] <br>
[<b>&minus;&minus;pic</b>] [<b>&minus;N</b>] <br>
[<b>&minus;&minus;emulation=criself</b> |
<b>&minus;&minus;emulation=crisaout</b>] <br>
[<b>&minus;&minus;march=v0_v10</b> |
<b>&minus;&minus;march=v10</b> |
<b>&minus;&minus;march=v32</b> |
<b>&minus;&minus;march=common_v10_v32</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target D10V
options:</i> <br>
[<b>&minus;O</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target D30V
options:</i> <br>
[<b>&minus;O</b>|<b>&minus;n</b>|<b>&minus;N</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>EPIPHANY</small> options:</i> <br>
[<b>&minus;mepiphany</b>|<b>&minus;mepiphany16</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
H8/300 options:</i> <br>
[&minus;h&minus;tick&minus;hex]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target i386
options:</i> <br>

[<b>&minus;&minus;32</b>|<b>&minus;&minus;x32</b>|<b>&minus;&minus;64</b>]
[<b>&minus;n</b>] <br>
[<b>&minus;march</b>= <i><small>CPU</small></i> [+
<i><small>EXTENSION</small></i> ...]] [<b>&minus;mtune</b>=
<i><small>CPU</small></i> ]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target i960
options:</i> <br>

[<b>&minus;ACA</b>|<b>&minus;ACA_A</b>|<b>&minus;ACB</b>|<b>&minus;ACC</b>|<b>&minus;AKA</b>|<b>&minus;AKB</b>|
<b><br>
&minus;AKC</b>|<b>&minus;AMC</b>] <br>
[<b>&minus;b</b>] [<b>&minus;no&minus;relax</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>IA&minus;64</small> options:</i> <br>

[<b>&minus;mconstant&minus;gp</b>|<b>&minus;mauto&minus;pic</b>]
<br>

[<b>&minus;milp32</b>|<b>&minus;milp64</b>|<b>&minus;mlp64</b>|<b>&minus;mp64</b>]
<br>
[<b>&minus;mle</b>|<b>mbe</b>] <br>
[<b>&minus;mtune=itanium1</b>|<b>&minus;mtune=itanium2</b>]
<br>

[<b>&minus;munwind&minus;check=warning</b>|<b>&minus;munwind&minus;check=error</b>]
<br>

[<b>&minus;mhint.b=ok</b>|<b>&minus;mhint.b=warning</b>|<b>&minus;mhint.b=error</b>]
<br>
[<b>&minus;x</b>|<b>&minus;xexplicit</b>]
[<b>&minus;xauto</b>] [<b>&minus;xdebug</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>IP2K</small> options:</i> <br>
[<b>&minus;mip2022</b>|<b>&minus;mip2022ext</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target M32C
options:</i> <br>
[<b>&minus;m32c</b>|<b>&minus;m16c</b>] [&minus;relax]
[&minus;h&minus;tick&minus;hex]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target M32R
options:</i> <br>

[<b>&minus;&minus;m32rx</b>|<b>&minus;&minus;[no&minus;]warn&minus;explicit&minus;parallel&minus;conflicts</b>|
<b><br>
&minus;&minus;W[n]p</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
M680X0 options:</i> <br>
[<b>&minus;l</b>]
[<b>&minus;m68000</b>|<b>&minus;m68010</b>|<b>&minus;m68020</b>|...]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
M68HC11 options:</i> <br>

[<b>&minus;m68hc11</b>|<b>&minus;m68hc12</b>|<b>&minus;m68hcs12</b>|<b>&minus;mm9s12x</b>|<b>&minus;mm9s12xg</b>]
<br>
[<b>&minus;mshort</b>|<b>&minus;mlong</b>] <br>

[<b>&minus;mshort&minus;double</b>|<b>&minus;mlong&minus;double</b>]
<br>
[<b>&minus;&minus;force&minus;long&minus;branches</b>]
[<b>&minus;&minus;short&minus;branches</b>] <br>
[<b>&minus;&minus;strict&minus;direct&minus;mode</b>]
[<b>&minus;&minus;print&minus;insn&minus;syntax</b>] <br>
[<b>&minus;&minus;print&minus;opcodes</b>]
[<b>&minus;&minus;generate&minus;example</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>MCORE</small> options:</i> <br>
[<b>&minus;jsri2bsr</b>] [<b>&minus;sifilter</b>]
[<b>&minus;relax</b>] <br>
[<b>&minus;mcpu=[210|340]</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target Meta
options:</i> <br>
[<b>&minus;mcpu=</b><i>cpu</i>]
[<b>&minus;mfpu=</b><i>cpu</i>]
[<b>&minus;mdsp=</b><i>cpu</i>] <i>Target
<small>MICROBLAZE</small> options:</i></p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>MIPS</small> options:</i> <br>
[<b>&minus;nocpp</b>] [<b>&minus;EL</b>] [<b>&minus;EB</b>]
[<b>&minus;O</b>[<i>optimization level</i>]] <br>
[<b>&minus;g</b>[<i>debug level</i>]] [<b>&minus;G</b>
<i>num</i>] [<b>&minus;KPIC</b>] [<b>&minus;call_shared</b>]
<br>
[<b>&minus;non_shared</b>] [<b>&minus;xgot</b>
[<b>&minus;mvxworks&minus;pic</b>] <br>
[<b>&minus;mabi</b>= <i><small>ABI</small></i> ]
[<b>&minus;32</b>] [<b>&minus;n32</b>] [<b>&minus;64</b>]
[<b>&minus;mfp32</b>] [<b>&minus;mgp32</b>] <br>
[<b>&minus;march</b>= <i><small>CPU</small></i> ]
[<b>&minus;mtune</b>= <i><small>CPU</small></i> ]
[<b>&minus;mips1</b>] [<b>&minus;mips2</b>] <br>
[<b>&minus;mips3</b>] [<b>&minus;mips4</b>]
[<b>&minus;mips5</b>] [<b>&minus;mips32</b>]
[<b>&minus;mips32r2</b>] <br>
[<b>&minus;mips64</b>] [<b>&minus;mips64r2</b>] <br>
[<b>&minus;construct&minus;floats</b>]
[<b>&minus;no&minus;construct&minus;floats</b>] <br>
[<b>&minus;trap</b>] [<b>&minus;no&minus;break</b>]
[<b>&minus;break</b>] [<b>&minus;no&minus;trap</b>] <br>
[<b>&minus;mips16</b>] [<b>&minus;no&minus;mips16</b>] <br>
[<b>&minus;mmicromips</b>]
[<b>&minus;mno&minus;micromips</b>] <br>
[<b>&minus;msmartmips</b>]
[<b>&minus;mno&minus;smartmips</b>] <br>
[<b>&minus;mips3d</b>] [<b>&minus;no&minus;mips3d</b>] <br>
[<b>&minus;mdmx</b>] [<b>&minus;no&minus;mdmx</b>] <br>
[<b>&minus;mdsp</b>] [<b>&minus;mno&minus;dsp</b>] <br>
[<b>&minus;mdspr2</b>] [<b>&minus;mno&minus;dspr2</b>] <br>
[<b>&minus;mmt</b>] [<b>&minus;mno&minus;mt</b>] <br>
[<b>&minus;mmcu</b>] [<b>&minus;mno&minus;mcu</b>] <br>
[<b>&minus;mfix7000</b>] [<b>&minus;mno&minus;fix7000</b>]
<br>
[<b>&minus;mfix&minus;vr4120</b>]
[<b>&minus;mno&minus;fix&minus;vr4120</b>] <br>
[<b>&minus;mfix&minus;vr4130</b>]
[<b>&minus;mno&minus;fix&minus;vr4130</b>] <br>
[<b>&minus;mdebug</b>] [<b>&minus;no&minus;mdebug</b>] <br>
[<b>&minus;mpdr</b>] [<b>&minus;mno&minus;pdr</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>MMIX</small> options:</i> <br>

[<b>&minus;&minus;fixed&minus;special&minus;register&minus;names</b>]
[<b>&minus;&minus;globalize&minus;symbols</b>] <br>
[<b>&minus;&minus;gnu&minus;syntax</b>]
[<b>&minus;&minus;relax</b>]
[<b>&minus;&minus;no&minus;predefined&minus;symbols</b>]
<br>
[<b>&minus;&minus;no&minus;expand</b>]
[<b>&minus;&minus;no&minus;merge&minus;gregs</b>]
[<b>&minus;x</b>] <br>

[<b>&minus;&minus;linker&minus;allocated&minus;gregs</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target Nios
<small>II</small> options:</i> <br>
[<b>&minus;relax&minus;all</b>]
[<b>&minus;relax&minus;section</b>]
[<b>&minus;no&minus;relax</b>] <br>
[<b>&minus;EB</b>] [<b>&minus;EL</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>PDP11</small> options:</i> <br>
[<b>&minus;mpic</b>|<b>&minus;mno&minus;pic</b>]
[<b>&minus;mall</b>] [<b>&minus;mno&minus;extensions</b>]
<br>

[<b>&minus;m</b><i>extension</i>|<b>&minus;mno&minus;</b><i>extension</i>]
<br>
[<b>&minus;m</b><i>cpu</i>]
[<b>&minus;m</b><i>machine</i>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
picoJava options:</i> <br>
[<b>&minus;mb</b>|<b>&minus;me</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
PowerPC options:</i> <br>
[<b>&minus;a32</b>|<b>&minus;a64</b>] <br>

[<b>&minus;mpwrx</b>|<b>&minus;mpwr2</b>|<b>&minus;mpwr</b>|<b>&minus;m601</b>|<b>&minus;mppc</b>|<b>&minus;mppc32</b>|<b>&minus;m603</b>|<b>&minus;m604</b>|<b>&minus;m403</b>|<b>&minus;m405</b>|
<b><br>

&minus;m440</b>|<b>&minus;m464</b>|<b>&minus;m476</b>|<b>&minus;m7400</b>|<b>&minus;m7410</b>|<b>&minus;m7450</b>|<b>&minus;m7455</b>|<b>&minus;m750cl</b>|<b>&minus;mppc64</b>|
<b><br>

&minus;m620</b>|<b>&minus;me500</b>|<b>&minus;e500x2</b>|<b>&minus;me500mc</b>|<b>&minus;me500mc64</b>|<b>&minus;me5500</b>|<b>&minus;me6500</b>|<b>&minus;mppc64bridge</b>|
<b><br>

&minus;mbooke</b>|<b>&minus;mpower4</b>|<b>&minus;mpwr4</b>|<b>&minus;mpower5</b>|<b>&minus;mpwr5</b>|<b>&minus;mpwr5x</b>|<b>&minus;mpower6</b>|<b>&minus;mpwr6</b>|
<b><br>

&minus;mpower7</b>|<b>&minus;mpwr7</b>|<b>&minus;mpower8</b>|<b>&minus;mpwr8</b>|<b>&minus;ma2</b>|<b>&minus;mcell</b>|<b>&minus;mspe</b>|<b>&minus;mtitan</b>|<b>&minus;me300</b>|<b>&minus;mcom</b>]
<br>
[<b>&minus;many</b>]
[<b>&minus;maltivec</b>|<b>&minus;mvsx</b>|<b>&minus;mhtm</b>|<b>&minus;mvle</b>]
<br>
[<b>&minus;mregnames</b>|<b>&minus;mno&minus;regnames</b>]
<br>

[<b>&minus;mrelocatable</b>|<b>&minus;mrelocatable&minus;lib</b>|<b>&minus;K
<small>PIC</small></b> ] [<b>&minus;memb</b>] <br>

[<b>&minus;mlittle</b>|<b>&minus;mlittle&minus;endian</b>|<b>&minus;le</b>|<b>&minus;mbig</b>|<b>&minus;mbig&minus;endian</b>|<b>&minus;be</b>]
<br>
[<b>&minus;msolaris</b>|<b>&minus;mno&minus;solaris</b>]
<br>
[<b>&minus;nops=</b><i>count</i>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>RX</small> options:</i> <br>

[<b>&minus;mlittle&minus;endian</b>|<b>&minus;mbig&minus;endian</b>]
<br>

[<b>&minus;m32bit&minus;doubles</b>|<b>&minus;m64bit&minus;doubles</b>]
<br>

[<b>&minus;muse&minus;conventional&minus;section&minus;names</b>]
<br>
[<b>&minus;msmall&minus;data&minus;limit</b>] <br>
[<b>&minus;mpid</b>] <br>
[<b>&minus;mrelax</b>] <br>
[<b>&minus;mint&minus;register=</b><i>number</i>] <br>

[<b>&minus;mgcc&minus;abi</b>|<b>&minus;mrx&minus;abi</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target s390
options:</i> <br>
[<b>&minus;m31</b>|<b>&minus;m64</b>]
[<b>&minus;mesa</b>|<b>&minus;mzarch</b>]
[<b>&minus;march</b>= <i><small>CPU</small></i> ] <br>
[<b>&minus;mregnames</b>|<b>&minus;mno&minus;regnames</b>]
<br>
[<b>&minus;mwarn&minus;areg&minus;zero</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>SCORE</small> options:</i> <br>

[<b>&minus;EB</b>][<b>&minus;EL</b>][<b>&minus;FIXDD</b>][<b>&minus;NWARN</b>]
<br>

[<b>&minus;SCORE5</b>][<b>&minus;SCORE5U</b>][<b>&minus;SCORE7</b>][<b>&minus;SCORE3</b>]
<br>
[<b>&minus;march=score7</b>][<b>&minus;march=score3</b>]
<br>

[<b>&minus;USE_R1</b>][<b>&minus;KPIC</b>][<b>&minus;O0</b>][<b>&minus;G</b>
<i>num</i>][<b>&minus;V</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>SPARC</small> options:</i> <br>

[<b>&minus;Av6</b>|<b>&minus;Av7</b>|<b>&minus;Av8</b>|<b>&minus;Asparclet</b>|<b>&minus;Asparclite
<br>

&minus;Av8plus</b>|<b>&minus;Av8plusa</b>|<b>&minus;Av9</b>|<b>&minus;Av9a</b>]
<br>
[<b>&minus;xarch=v8plus</b>|<b>&minus;xarch=v8plusa</b>]
[<b>&minus;bump</b>] <br>
[<b>&minus;32</b>|<b>&minus;64</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>TIC54X</small> options:</i> <br>
[<b>&minus;mcpu=54[123589]</b>|<b>&minus;mcpu=54[56]lp</b>]
[<b>&minus;mfar&minus;mode</b>|<b>&minus;mf</b>] <br>
[<b>&minus;merrors&minus;to&minus;file</b>
<i>&lt;filename&gt;</i>|<b>&minus;me</b>
<i>&lt;filename&gt;</i>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
<small>TIC6X</small> options:</i> <br>
[<b>&minus;march=</b><i>arch</i>]
[<b>&minus;mbig&minus;endian</b>|<b>&minus;mlittle&minus;endian</b>]
<br>
[<b>&minus;mdsbt</b>|<b>&minus;mno&minus;dsbt</b>]
[<b>&minus;mpid=no</b>|<b>&minus;mpid=near</b>|<b>&minus;mpid=far</b>]
<br>
[<b>&minus;mpic</b>|<b>&minus;mno&minus;pic</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
TILE-Gx options:</i> <br>

[<b>&minus;m32</b>|<b>&minus;m64</b>][<b>&minus;EB</b>][<b>&minus;EL</b>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target
Xtensa options:</i> <br>

[<b>&minus;&minus;[no&minus;]text&minus;section&minus;literals</b>]
[<b>&minus;&minus;[no&minus;]absolute&minus;literals</b>]
<br>
[<b>&minus;&minus;[no&minus;]target&minus;align</b>]
[<b>&minus;&minus;[no&minus;]longcalls</b>] <br>
[<b>&minus;&minus;[no&minus;]transform</b>] <br>
[<b>&minus;&minus;rename&minus;section</b>
<i>oldname</i>=<i>newname</i>]</p>

<p style="margin-left:11%; margin-top: 1em"><i>Target Z80
options:</i> <br>
[<b>&minus;z80</b>] [<b>&minus;r800</b>] <br>
[
<b>&minus;ignore&minus;undocumented&minus;instructions</b>]
[<b>&minus;Wnud</b>] <br>
[ <b>&minus;ignore&minus;unportable&minus;instructions</b>]
[<b>&minus;Wnup</b>] <br>
[ <b>&minus;warn&minus;undocumented&minus;instructions</b>]
[<b>&minus;Wud</b>] <br>
[ <b>&minus;warn&minus;unportable&minus;instructions</b>]
[<b>&minus;Wup</b>] <br>
[
<b>&minus;forbid&minus;undocumented&minus;instructions</b>]
[<b>&minus;Fud</b>] <br>
[ <b>&minus;forbid&minus;unportable&minus;instructions</b>]
[<b>&minus;Fup</b>]</p>

<h2>DESCRIPTION
<a name="DESCRIPTION"></a>
</h2>



<p style="margin-left:11%; margin-top: 1em"><small>GNU</small>
<b>as</b> is really a family of assemblers. If you use (or
have used) the <small>GNU</small> assembler on one
architecture, you should find a fairly similar environment
when you use it on another architecture. Each version has
much in common with the others, including object file
formats, most assembler directives (often called
<i>pseudo-ops</i>) and assembler syntax.</p>

<p style="margin-left:11%; margin-top: 1em"><b>as</b> is
primarily intended to assemble the output of the <small>GNU
C</small> compiler <tt>&quot;gcc&quot;</tt> for use by the
linker <tt>&quot;ld&quot;</tt>. Nevertheless, we&rsquo;ve
tried to make <b>as</b> assemble correctly everything that
other assemblers for the same machine would assemble. Any
exceptions are documented explicitly. This doesn&rsquo;t
mean <b>as</b> always uses the same syntax as another
assembler for the same architecture; for example, we know of
several incompatible versions of 680x0 assembly language
syntax.</p>

<p style="margin-left:11%; margin-top: 1em">Each time you
run <b>as</b> it assembles exactly one source program. The
source program is made up of one or more files. (The
standard input is also a file.)</p>

<p style="margin-left:11%; margin-top: 1em">You give
<b>as</b> a command line that has zero or more input file
names. The input files are read (from left file name to
right). A command line argument (in any position) that has
no special meaning is taken to be an input file name.</p>

<p style="margin-left:11%; margin-top: 1em">If you give
<b>as</b> no file names it attempts to read one input file
from the <b>as</b> standard input, which is normally your
terminal. You may have to type <b>ctl-D</b> to tell
<b>as</b> there is no more program to assemble.</p>

<p style="margin-left:11%; margin-top: 1em">Use
<b>&minus;&minus;</b> if you need to explicitly name the
standard input file in your command line.</p>

<p style="margin-left:11%; margin-top: 1em">If the source
is empty, <b>as</b> produces a small, empty object file.</p>

<p style="margin-left:11%; margin-top: 1em"><b>as</b> may
write warnings and error messages to the standard error file
(usually your terminal). This should not happen when a
compiler runs <b>as</b> automatically. Warnings report an
assumption made so that <b>as</b> could keep assembling a
flawed program; errors report a grave problem that stops the
assembly.</p>

<p style="margin-left:11%; margin-top: 1em">If you are
invoking <b>as</b> via the <small>GNU C</small> compiler,
you can use the <b>&minus;Wa</b> option to pass arguments
through to the assembler. The assembler arguments must be
separated from each other (and the <b>&minus;Wa</b>) by
commas. For example:</p>

<pre style="margin-left:11%; margin-top: 1em">        gcc &minus;c &minus;g &minus;O &minus;Wa,&minus;alh,&minus;L file.c</pre>


<p style="margin-left:11%; margin-top: 1em">This passes two
options to the assembler: <b>&minus;alh</b> (emit a listing
to standard output with high-level and assembly source) and
<b>&minus;L</b> (retain local symbols in the symbol
table).</p>

<p style="margin-left:11%; margin-top: 1em">Usually you do
not need to use this <b>&minus;Wa</b> mechanism, since many
compiler command-line options are automatically passed to
the assembler by the compiler. (You can call the
<small>GNU</small> compiler driver with the <b>&minus;v</b>
option to see precisely what options it passes to each
compilation pass, including the assembler.)</p>

<h2>OPTIONS
<a name="OPTIONS"></a>
</h2>



<p style="margin-left:11%; margin-top: 1em"><b>@</b><i>file</i></p>

<p style="margin-left:17%;">Read command-line options from
<i>file</i>. The options read are inserted in place of the
original @<i>file</i> option. If <i>file</i> does not exist,
or cannot be read, then the option will be treated
literally, and not removed.</p>

<p style="margin-left:17%; margin-top: 1em">Options in
<i>file</i> are separated by whitespace. A whitespace
character may be included in an option by surrounding the
entire option in either single or double quotes. Any
character (including a backslash) may be included by
prefixing the character to be included with a backslash. The
<i>file</i> may itself contain additional @<i>file</i>
options; any such options will be processed recursively.</p>

<p style="margin-left:11%;"><b>&minus;a[cdghlmns]</b></p>

<p style="margin-left:17%;">Turn on listings, in any of a
variety of ways:</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="17%"></td>
<td width="5%">


<p><b>&minus;ac</b></p></td>
<td width="1%"></td>
<td width="77%">


<p>omit false conditionals</p></td></tr>
<tr valign="top" align="left">
<td width="17%"></td>
<td width="5%">


<p><b>&minus;ad</b></p></td>
<td width="1%"></td>
<td width="77%">


<p>omit debugging directives</p></td></tr>
<tr valign="top" align="left">
<td width="17%"></td>
<td width="5%">


<p><b>&minus;ag</b></p></td>
<td width="1%"></td>
<td width="77%">


<p>include general information, like as version and options
passed</p> </td></tr>
<tr valign="top" align="left">
<td width="17%"></td>
<td width="5%">


<p><b>&minus;ah</b></p></td>
<td width="1%"></td>
<td width="77%">


<p>include high-level source</p></td></tr>
<tr valign="top" align="left">
<td width="17%"></td>
<td width="5%">


<p><b>&minus;al</b></p></td>
<td width="1%"></td>
<td width="77%">


<p>include assembly</p></td></tr>
<tr valign="top" align="left">
<td width="17%"></td>
<td width="5%">


<p><b>&minus;am</b></p></td>
<td width="1%"></td>
<td width="77%">


<p>include macro expansions</p></td></tr>
<tr valign="top" align="left">
<td width="17%"></td>
<td width="5%">


<p><b>&minus;an</b></p></td>
<td width="1%"></td>
<td width="77%">


<p>omit forms processing</p></td></tr>
<tr valign="top" align="left">
<td width="17%"></td>
<td width="5%">


<p><b>&minus;as</b></p></td>
<td width="1%"></td>
<td width="77%">


<p>include symbols</p></td></tr>
</table>

<p style="margin-left:17%;"><b>=file</b></p>

<p style="margin-left:23%;">set the name of the listing
file</p>

<p style="margin-left:17%; margin-top: 1em">You may combine
these options; for example, use <b>&minus;aln</b> for
assembly listing without forms processing. The <b>=file</b>
option, if used, must be the last one. By itself,
<b>&minus;a</b> defaults to <b>&minus;ahls</b>.</p>


<p style="margin-left:11%;"><b>&minus;&minus;alternate</b></p>

<p style="margin-left:17%;">Begin in alternate macro
mode.</p>


<p style="margin-left:11%;"><b>&minus;&minus;compress&minus;debug&minus;sections</b></p>

<p style="margin-left:17%;">Compress <small>DWARF</small>
debug sections using zlib. The debug sections are renamed to
begin with <b>.zdebug</b>, and the resulting object file may
not be compatible with older linkers and object file
utilities.</p>


<p style="margin-left:11%;"><b>&minus;&minus;nocompress&minus;debug&minus;sections</b></p>

<p style="margin-left:17%;">Do not compress
<small>DWARF</small> debug sections. This is the
default.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;D</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>Ignored. This option is accepted for script
compatibility with calls to other assemblers.</p></td></tr>
</table>


<p style="margin-left:11%;"><b>&minus;&minus;debug&minus;prefix&minus;map</b>
<i>old</i><b>=</b><i>new</i></p>

<p style="margin-left:17%;">When assembling files in
directory <i>old</i>, record debugging information
describing them as in <i>new</i> instead.</p>

<p style="margin-left:11%;"><b>&minus;&minus;defsym</b>
<i>sym</i><b>=</b><i>value</i></p>

<p style="margin-left:17%;">Define the symbol <i>sym</i> to
be <i>value</i> before assembling the input file.
<i>value</i> must be an integer constant. As in C, a leading
<b>0x</b> indicates a hexadecimal value, and a leading
<b>0</b> indicates an octal value. The value of the symbol
can be overridden inside a source file via the use of a
<tt>&quot;.set&quot;</tt> pseudo-op.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;f</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>&quot;fast&quot;&minus;&minus;&minus;skip whitespace and
comment preprocessing (assume source is compiler
output).</p> </td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;g</b></p></td>
<td width="3%"></td>
<td width="83%">
</td></tr>
</table>


<p style="margin-left:11%;"><b>&minus;&minus;gen&minus;debug</b></p>

<p style="margin-left:17%;">Generate debugging information
for each assembler source line using whichever debug format
is preferred by the target. This currently means either
<small>STABS, ECOFF</small> or <small>DWARF2.</small></p>


<p style="margin-left:11%;"><b>&minus;&minus;gstabs</b></p>

<p style="margin-left:17%;">Generate stabs debugging
information for each assembler line. This may help debugging
assembler code, if the debugger can handle it.</p>


<p style="margin-left:11%;"><b>&minus;&minus;gstabs+</b></p>

<p style="margin-left:17%;">Generate stabs debugging
information for each assembler line, with <small>GNU</small>
extensions that probably only gdb can handle, and that could
make other debuggers crash or refuse to read your program.
This may help debugging assembler code. Currently the only
<small>GNU</small> extension is the location of the current
working directory at assembling time.</p>


<p style="margin-left:11%;"><b>&minus;&minus;gdwarf&minus;2</b></p>

<p style="margin-left:17%;">Generate <small>DWARF2</small>
debugging information for each assembler line. This may help
debugging assembler code, if the debugger can handle it.
Note&minus;&minus;&minus;this option is only supported by
some targets, not all of them.</p>


<p style="margin-left:11%;"><b>&minus;&minus;size&minus;check=error
<br>
&minus;&minus;size&minus;check=warning</b></p>

<p style="margin-left:17%;">Issue an error or warning for
invalid <small>ELF</small> .size directive.</p>

<p style="margin-left:11%;"><b>&minus;&minus;help</b></p>

<p style="margin-left:17%;">Print a summary of the command
line options and exit.</p>


<p style="margin-left:11%;"><b>&minus;&minus;target&minus;help</b></p>

<p style="margin-left:17%;">Print a summary of all target
specific options and exit.</p>

<p style="margin-left:11%;"><b>&minus;I</b> <i>dir</i></p>

<p style="margin-left:17%;">Add directory <i>dir</i> to the
search list for <tt>&quot;.include&quot;</tt>
directives.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;J</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>Don&rsquo;t warn about signed overflow.</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;K</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>Issue warnings when difference tables altered for long
displacements.</p> </td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;L</b></p></td>
<td width="3%"></td>
<td width="83%">
</td></tr>
</table>


<p style="margin-left:11%;"><b>&minus;&minus;keep&minus;locals</b></p>

<p style="margin-left:17%;">Keep (in the symbol table)
local symbols. These symbols start with system-specific
local label prefixes, typically <b>.L</b> for
<small>ELF</small> systems or <b>L</b> for traditional a.out
systems.</p>


<p style="margin-left:11%;"><b>&minus;&minus;listing&minus;lhs&minus;width=</b><i>number</i></p>

<p style="margin-left:17%;">Set the maximum width, in
words, of the output data column for an assembler listing to
<i>number</i>.</p>


<p style="margin-left:11%;"><b>&minus;&minus;listing&minus;lhs&minus;width2=</b><i>number</i></p>

<p style="margin-left:17%;">Set the maximum width, in
words, of the output data column for continuation lines in
an assembler listing to <i>number</i>.</p>


<p style="margin-left:11%;"><b>&minus;&minus;listing&minus;rhs&minus;width=</b><i>number</i></p>

<p style="margin-left:17%;">Set the maximum width of an
input source line, as displayed in a listing, to
<i>number</i> bytes.</p>


<p style="margin-left:11%;"><b>&minus;&minus;listing&minus;cont&minus;lines=</b><i>number</i></p>

<p style="margin-left:17%;">Set the maximum number of lines
printed in a listing for a single line of input to
<i>number</i> + 1.</p>

<p style="margin-left:11%;"><b>&minus;o</b>
<i>objfile</i></p>

<p style="margin-left:17%;">Name the object-file output
from <b>as</b> <i>objfile</i>.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;R</b></p></td>
<td width="3%"></td>
<td width="68%">


<p>Fold the data section into the text section.</p></td>
<td width="15%">
</td></tr>
</table>

<p style="margin-left:17%; margin-top: 1em">Set the default
size of <small>GAS</small> &rsquo;s hash tables to a prime
number close to <i>number</i>. Increasing this value can
reduce the length of time it takes the assembler to perform
its tasks, at the expense of increasing the
assembler&rsquo;s memory requirements. Similarly reducing
this value can reduce the memory requirements at the expense
of speed.</p>


<p style="margin-left:11%;"><b>&minus;&minus;reduce&minus;memory&minus;overheads</b></p>

<p style="margin-left:17%;">This option reduces
<small>GAS</small> &rsquo;s memory requirements, at the
expense of making the assembly processes slower. Currently
this switch is a synonym for
<b>&minus;&minus;hash&minus;size=4051</b>, but in the future
it may have other effects as well.</p>


<p style="margin-left:11%;"><b>&minus;&minus;statistics</b></p>

<p style="margin-left:17%;">Print the maximum space (in
bytes) and total time (in seconds) used by assembly.</p>


<p style="margin-left:11%;"><b>&minus;&minus;strip&minus;local&minus;absolute</b></p>

<p style="margin-left:17%;">Remove local absolute symbols
from the outgoing symbol table.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;v</b></p></td>
<td width="86%">
</td></tr>
</table>

<p style="margin-left:11%;"><b>&minus;version</b></p>

<p style="margin-left:17%;">Print the <b>as</b>
version.</p>


<p style="margin-left:11%;"><b>&minus;&minus;version</b></p>

<p style="margin-left:17%;">Print the <b>as</b> version and
exit.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;W</b></p></td>
<td width="86%">
</td></tr>
</table>


<p style="margin-left:11%;"><b>&minus;&minus;no&minus;warn</b></p>

<p style="margin-left:17%;">Suppress warning messages.</p>


<p style="margin-left:11%;"><b>&minus;&minus;fatal&minus;warnings</b></p>

<p style="margin-left:17%;">Treat warnings as errors.</p>

<p style="margin-left:11%;"><b>&minus;&minus;warn</b></p>

<p style="margin-left:17%;">Don&rsquo;t suppress warning
messages or treat them as errors.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;w</b></p></td>
<td width="3%"></td>
<td width="65%">


<p>Ignored.</p></td>
<td width="18%">
</td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;x</b></p></td>
<td width="3%"></td>
<td width="65%">


<p>Ignored.</p></td>
<td width="18%">
</td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;Z</b></p></td>
<td width="3%"></td>
<td width="65%">


<p>Generate an object file even after errors.</p></td>
<td width="18%">
</td></tr>
</table>

<p style="margin-left:11%;"><b>&minus;&minus; |</b>
<i>files</i> <b>...</b></p>

<p style="margin-left:17%;">Standard input, or source files
to assemble.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the
64&minus;bit mode of the <small>ARM</small> Architecture
(AArch64).</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="4%">


<p><b>&minus;EB</b></p></td>
<td width="2%"></td>
<td width="83%">


<p>This option specifies that the output generated by the
assembler should be marked as being encoded for a big-endian
processor.</p> </td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="4%">


<p><b>&minus;EL</b></p></td>
<td width="2%"></td>
<td width="83%">


<p>This option specifies that the output generated by the
assembler should be marked as being encoded for a
little-endian processor.</p></td></tr>
</table>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for an Alpha
processor. <b><br>
&minus;m</b><i>cpu</i></p>

<p style="margin-left:17%;">This option specifies the
target processor. If an attempt is made to assemble an
instruction which will not execute on the target processor,
the assembler may either expand the instruction as a macro
or issue an error message. This option is equivalent to the
<tt>&quot;.arch&quot;</tt> directive.</p>

<p style="margin-left:17%; margin-top: 1em">The following
processor names are recognized: <tt>21064</tt>,
<tt>&quot;21064a&quot;</tt>, <tt>21066</tt>, <tt>21068</tt>,
<tt>21164</tt>, <tt>&quot;21164a&quot;</tt>,
<tt>&quot;21164pc&quot;</tt>, <tt>21264</tt>,
<tt>&quot;21264a&quot;</tt>, <tt>&quot;21264b&quot;</tt>,
<tt>&quot;ev4&quot;</tt>, <tt>&quot;ev5&quot;</tt>,
<tt>&quot;lca45&quot;</tt>, <tt>&quot;ev5&quot;</tt>,
<tt>&quot;ev56&quot;</tt>, <tt>&quot;pca56&quot;</tt>,
<tt>&quot;ev6&quot;</tt>, <tt>&quot;ev67&quot;</tt>,
<tt>&quot;ev68&quot;</tt>. The special name
<tt>&quot;all&quot;</tt> may be used to allow the assembler
to accept instructions valid for any Alpha processor.</p>

<p style="margin-left:17%; margin-top: 1em">In order to
support existing practice in <small>OSF/1</small> with
respect to <tt>&quot;.arch&quot;</tt>, and existing practice
within <b><small>MILO</small></b> (the Linux
<small>ARC</small> bootloader), the numbered processor names
(e.g. 21064) enable the processor-specific PALcode
instructions, while the &quot;electro-vlasic&quot; names
(e.g. <tt>&quot;ev4&quot;</tt>) do not.</p>

<p style="margin-left:11%;"><b>&minus;mdebug <br>
&minus;no&minus;mdebug</b></p>

<p style="margin-left:17%;">Enables or disables the
generation of <tt>&quot;.mdebug&quot;</tt> encapsulation for
stabs directives and procedure descriptors. The default is
to automatically enable <tt>&quot;.mdebug&quot;</tt> when
the first stabs directive is seen.</p>

<p style="margin-left:11%;"><b>&minus;relax</b></p>

<p style="margin-left:17%;">This option forces all
relocations to be put into the object file, instead of
saving space and resolving some relocations at assembly
time. Note that this option does not propagate all symbol
arithmetic into the object file, because not all symbol
arithmetic can be represented. However, the option can still
be useful in specific applications.</p>

<p style="margin-left:11%;"><b>&minus;replace <br>
&minus;noreplace</b></p>

<p style="margin-left:17%;">Enables or disables the
optimization of procedure calls, both at assemblage and at
link time. These options are only available for
<small>VMS</small> targets and
<tt>&quot;&minus;replace&quot;</tt> is the default. See
section 1.4.1 of the OpenVMS Linker Utility Manual.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;g</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>This option is used when the compiler generates debug
information. When <b>gcc</b> is using <b>mips-tfile</b> to
generate debug information for <small>ECOFF,</small> local
labels must be passed through to the object file. Otherwise
this option has no effect.</p></td></tr>
</table>

<p style="margin-left:11%;"><b>&minus;G</b><i>size</i></p>

<p style="margin-left:17%;">A local common symbol larger
than <i>size</i> is placed in <tt>&quot;.bss&quot;</tt>,
while smaller symbols are placed in
<tt>&quot;.sbss&quot;</tt>.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;F</b></p></td>
<td width="86%">
</td></tr>
</table>

<p style="margin-left:11%;"><b>&minus;32addr</b></p>

<p style="margin-left:17%;">These options are ignored for
backward compatibility.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for an
<small>ARC</small> processor. <b><br>
&minus;marc[5|6|7|8]</b></p>

<p style="margin-left:17%;">This option selects the core
processor variant.</p>

<p style="margin-left:11%;"><b>&minus;EB |
&minus;EL</b></p>

<p style="margin-left:17%;">Select either big-endian
(&minus;EB) or little-endian (&minus;EL) output.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the
<small>ARM</small> processor family. <b><br>

&minus;mcpu=</b><i>processor</i><b>[+</b><i>extension</i><b>...]</b></p>

<p style="margin-left:17%;">Specify which
<small>ARM</small> processor variant is the target.</p>


<p style="margin-left:11%;"><b>&minus;march=</b><i>architecture</i><b>[+</b><i>extension</i><b>...]</b></p>

<p style="margin-left:17%;">Specify which
<small>ARM</small> architecture variant is used by the
target.</p>


<p style="margin-left:11%;"><b>&minus;mfpu=</b><i>floating-point-format</i></p>

<p style="margin-left:17%;">Select which Floating Point
architecture is the target.</p>


<p style="margin-left:11%;"><b>&minus;mfloat&minus;abi=</b><i>abi</i></p>

<p style="margin-left:17%;">Select which floating point
<small>ABI</small> is in use.</p>

<p style="margin-left:11%;"><b>&minus;mthumb</b></p>

<p style="margin-left:17%;">Enable Thumb only instruction
decoding.</p>

<p style="margin-left:11%;"><b>&minus;mapcs&minus;32 |
&minus;mapcs&minus;26 | &minus;mapcs&minus;float |
&minus;mapcs&minus;reentrant</b></p>

<p style="margin-left:17%;">Select which procedure calling
convention is in use.</p>

<p style="margin-left:11%;"><b>&minus;EB |
&minus;EL</b></p>

<p style="margin-left:17%;">Select either big-endian
(&minus;EB) or little-endian (&minus;EL) output.</p>


<p style="margin-left:11%;"><b>&minus;mthumb&minus;interwork</b></p>

<p style="margin-left:17%;">Specify that the code has been
generated with interworking between Thumb and
<small>ARM</small> code in mind.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;k</b></p></td>
<td width="3%"></td>
<td width="63%">


<p>Specify that <small>PIC</small> code has been
generated.</p> </td>
<td width="20%">
</td></tr>
</table>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the Blackfin
processor family. <b><br>

&minus;mcpu=</b><i>processor</i>[<b>&minus;</b><i>sirevision</i>]</p>

<p style="margin-left:17%;">This option specifies the
target processor. The optional <i>sirevision</i> is not used
in assembler. It&rsquo;s here such that <small>GCC</small>
can easily pass down its <tt>&quot;&minus;mcpu=&quot;</tt>
option. The assembler will issue an error message if an
attempt is made to assemble an instruction which will not
execute on the target processor. The following processor
names are recognized: <tt>&quot;bf504&quot;</tt>,
<tt>&quot;bf506&quot;</tt>, <tt>&quot;bf512&quot;</tt>,
<tt>&quot;bf514&quot;</tt>, <tt>&quot;bf516&quot;</tt>,
<tt>&quot;bf518&quot;</tt>, <tt>&quot;bf522&quot;</tt>,
<tt>&quot;bf523&quot;</tt>, <tt>&quot;bf524&quot;</tt>,
<tt>&quot;bf525&quot;</tt>, <tt>&quot;bf526&quot;</tt>,
<tt>&quot;bf527&quot;</tt>, <tt>&quot;bf531&quot;</tt>,
<tt>&quot;bf532&quot;</tt>, <tt>&quot;bf533&quot;</tt>,
<tt>&quot;bf534&quot;</tt>, <tt>&quot;bf535&quot;</tt> (not
implemented yet), <tt>&quot;bf536&quot;</tt>,
<tt>&quot;bf537&quot;</tt>, <tt>&quot;bf538&quot;</tt>,
<tt>&quot;bf539&quot;</tt>, <tt>&quot;bf542&quot;</tt>,
<tt>&quot;bf542m&quot;</tt>, <tt>&quot;bf544&quot;</tt>,
<tt>&quot;bf544m&quot;</tt>, <tt>&quot;bf547&quot;</tt>,
<tt>&quot;bf547m&quot;</tt>, <tt>&quot;bf548&quot;</tt>,
<tt>&quot;bf548m&quot;</tt>, <tt>&quot;bf549&quot;</tt>,
<tt>&quot;bf549m&quot;</tt>, <tt>&quot;bf561&quot;</tt>, and
<tt>&quot;bf592&quot;</tt>.</p>

<p style="margin-left:11%;"><b>&minus;mfdpic</b></p>

<p style="margin-left:17%;">Assemble for the <small>FDPIC
ABI.</small></p>

<p style="margin-left:11%;"><b>&minus;mno&minus;fdpic <br>
&minus;mnopic</b></p>

<p style="margin-left:17%;">Disable &minus;mfdpic.</p>

<p style="margin-left:11%; margin-top: 1em">See the info
pages for documentation of the CRIS-specific options.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for a D10V
processor.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;O</b></p></td>
<td width="3%"></td>
<td width="71%">


<p>Optimize output by parallelizing instructions.</p></td>
<td width="12%">
</td></tr>
</table>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for a D30V
processor.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p style="margin-top: 1em"><b>&minus;O</b></p></td>
<td width="3%"></td>
<td width="83%">


<p style="margin-top: 1em">Optimize output by parallelizing
instructions.</p> </td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;n</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>Warn when nops are generated.</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;N</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>Warn when a nop after a 32&minus;bit multiply
instruction is generated.</p></td></tr>
</table>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for an Epiphany
processor. <b><br>
&minus;mepiphany</b></p>

<p style="margin-left:17%;">Specifies that the both 32 and
16 bit instructions are allowed. This is the default
behavior.</p>

<p style="margin-left:11%;"><b>&minus;mepiphany16</b></p>

<p style="margin-left:17%;">Restricts the permitted
instructions to just the 16 bit set.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for an i386
processor. <b><br>
&minus;&minus;32 | &minus;&minus;x32 |
&minus;&minus;64</b></p>

<p style="margin-left:17%;">Select the word size, either 32
bits or 64 bits. <b>&minus;&minus;32</b> implies Intel i386
architecture, while <b>&minus;&minus;x32</b> and
<b>&minus;&minus;64</b> imply <small>AMD</small>
x86&minus;64 architecture with 32&minus;bit or 64&minus;bit
word-size respectively.</p>

<p style="margin-left:17%; margin-top: 1em">These options
are only available with the <small>ELF</small> object file
format, and require that the necessary <small>BFD</small>
support has been included (on a 32&minus;bit platform you
have to add
&minus;&minus;enable&minus;64&minus;bit&minus;bfd to
configure enable 64&minus;bit usage and use x86&minus;64 as
target platform).</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;n</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>By default, x86 <small>GAS</small> replaces multiple nop
instructions used for alignment within code sections with
multi-byte nop instructions such as leal 0(%esi,1),%esi.
This switch disables the optimization.</p></td></tr>
</table>


<p style="margin-left:11%;"><b>&minus;&minus;divide</b></p>

<p style="margin-left:17%;">On SVR4&minus;derived
platforms, the character <b>/</b> is treated as a comment
character, which means that it cannot be used in
expressions. The <b>&minus;&minus;divide</b> option turns
<b>/</b> into a normal character. This does not disable
<b>/</b> at the beginning of a line starting a comment, or
affect using <b>#</b> for starting a comment.</p>

<p style="margin-left:11%;"><b>&minus;march=</b>
<i><small>CPU</small></i> <b>[+</b>
<i><small>EXTENSION</small></i> <b>...]</b></p>

<p style="margin-left:17%;">This option specifies the
target processor. The assembler will issue an error message
if an attempt is made to assemble an instruction which will
not execute on the target processor. The following processor
names are recognized: <tt>&quot;i8086&quot;</tt>,
<tt>&quot;i186&quot;</tt>, <tt>&quot;i286&quot;</tt>,
<tt>&quot;i386&quot;</tt>, <tt>&quot;i486&quot;</tt>,
<tt>&quot;i586&quot;</tt>, <tt>&quot;i686&quot;</tt>,
<tt>&quot;pentium&quot;</tt>,
<tt>&quot;pentiumpro&quot;</tt>,
<tt>&quot;pentiumii&quot;</tt>,
<tt>&quot;pentiumiii&quot;</tt>,
<tt>&quot;pentium4&quot;</tt>,
<tt>&quot;prescott&quot;</tt>, <tt>&quot;nocona&quot;</tt>,
<tt>&quot;core&quot;</tt>, <tt>&quot;core2&quot;</tt>,
<tt>&quot;corei7&quot;</tt>, <tt>&quot;l1om&quot;</tt>,
<tt>&quot;k1om&quot;</tt>, <tt>&quot;k6&quot;</tt>,
<tt>&quot;k6_2&quot;</tt>, <tt>&quot;athlon&quot;</tt>,
<tt>&quot;opteron&quot;</tt>, <tt>&quot;k8&quot;</tt>,
<tt>&quot;amdfam10&quot;</tt>, <tt>&quot;bdver1&quot;</tt>,
<tt>&quot;bdver2&quot;</tt>, <tt>&quot;bdver3&quot;</tt>,
<tt>&quot;btver1&quot;</tt>, <tt>&quot;btver2&quot;</tt>,
<tt>&quot;generic32&quot;</tt> and
<tt>&quot;generic64&quot;</tt>.</p>

<p style="margin-left:17%; margin-top: 1em">In addition to
the basic instruction set, the assembler can be told to
accept various extension mnemonics. For example,
<tt>&quot;&minus;march=i686+sse4+vmx&quot;</tt> extends
<i>i686</i> with <i>sse4</i> and <i>vmx</i>. The following
extensions are currently supported: <tt>8087</tt>,
<tt>287</tt>, <tt>387</tt>, <tt>&quot;no87&quot;</tt>,
<tt>&quot;mmx&quot;</tt>, <tt>&quot;nommx&quot;</tt>,
<tt>&quot;sse&quot;</tt>, <tt>&quot;sse2&quot;</tt>,
<tt>&quot;sse3&quot;</tt>, <tt>&quot;ssse3&quot;</tt>,
<tt>&quot;sse4.1&quot;</tt>, <tt>&quot;sse4.2&quot;</tt>,
<tt>&quot;sse4&quot;</tt>, <tt>&quot;nosse&quot;</tt>,
<tt>&quot;avx&quot;</tt>, <tt>&quot;avx2&quot;</tt>,
<tt>&quot;adx&quot;</tt>, <tt>&quot;rdseed&quot;</tt>,
<tt>&quot;prfchw&quot;</tt>, <tt>&quot;smap&quot;</tt>,
<tt>&quot;mpx&quot;</tt>, <tt>&quot;sha&quot;</tt>,
<tt>&quot;avx512f&quot;</tt>, <tt>&quot;avx512cd&quot;</tt>,
<tt>&quot;avx512er&quot;</tt>,
<tt>&quot;avx512pf&quot;</tt>, <tt>&quot;noavx&quot;</tt>,
<tt>&quot;vmx&quot;</tt>, <tt>&quot;vmfunc&quot;</tt>,
<tt>&quot;smx&quot;</tt>, <tt>&quot;xsave&quot;</tt>,
<tt>&quot;xsaveopt&quot;</tt>, <tt>&quot;aes&quot;</tt>,
<tt>&quot;pclmul&quot;</tt>, <tt>&quot;fsgsbase&quot;</tt>,
<tt>&quot;rdrnd&quot;</tt>, <tt>&quot;f16c&quot;</tt>,
<tt>&quot;bmi2&quot;</tt>, <tt>&quot;fma&quot;</tt>,
<tt>&quot;movbe&quot;</tt>, <tt>&quot;ept&quot;</tt>,
<tt>&quot;lzcnt&quot;</tt>, <tt>&quot;hle&quot;</tt>,
<tt>&quot;rtm&quot;</tt>, <tt>&quot;invpcid&quot;</tt>,
<tt>&quot;clflush&quot;</tt>, <tt>&quot;lwp&quot;</tt>,
<tt>&quot;fma4&quot;</tt>, <tt>&quot;xop&quot;</tt>,
<tt>&quot;cx16&quot;</tt>, <tt>&quot;syscall&quot;</tt>,
<tt>&quot;rdtscp&quot;</tt>, <tt>&quot;3dnow&quot;</tt>,
<tt>&quot;3dnowa&quot;</tt>, <tt>&quot;sse4a&quot;</tt>,
<tt>&quot;sse5&quot;</tt>, <tt>&quot;svme&quot;</tt>,
<tt>&quot;abm&quot;</tt> and <tt>&quot;padlock&quot;</tt>.
<tt>&quot;avx512dq&quot;</tt>,
<tt>&quot;avx512bw&quot;</tt>,
<tt>&quot;avx512vl&quot;</tt>, Note that rather than
extending a basic instruction set, the extension mnemonics
starting with <tt>&quot;no&quot;</tt> revoke the respective
functionality.</p>

<p style="margin-left:17%; margin-top: 1em">When the
<tt>&quot;.arch&quot;</tt> directive is used with
<b>&minus;march</b>, the <tt>&quot;.arch&quot;</tt>
directive will take precedent.</p>

<p style="margin-left:11%;"><b>&minus;mtune=</b>
<i><small>CPU</small></i></p>

<p style="margin-left:17%;">This option specifies a
processor to optimize for. When used in conjunction with the
<b>&minus;march</b> option, only instructions of the
processor specified by the <b>&minus;march</b> option will
be generated.</p>

<p style="margin-left:17%; margin-top: 1em">Valid
<i><small>CPU</small></i> values are identical to the
processor list of <b>&minus;march=</b>
<i><small>CPU</small></i> .</p>

<p style="margin-left:11%;"><b>&minus;msse2avx</b></p>

<p style="margin-left:17%;">This option specifies that the
assembler should encode <small>SSE</small> instructions with
<small>VEX</small> prefix.</p>


<p style="margin-left:11%;"><b>&minus;msse&minus;check=</b><i>none</i>
<b><br>
&minus;msse&minus;check=</b><i>warning</i> <b><br>
&minus;msse&minus;check=</b><i>error</i></p>

<p style="margin-left:17%;">These options control if the
assembler should check <small>SSE</small> intructions.
<b>&minus;msse&minus;check=</b><i>none</i> will make the
assembler not to check <small>SSE</small> instructions,
which is the default.
<b>&minus;msse&minus;check=</b><i>warning</i> will make the
assembler issue a warning for any <small>SSE</small>
intruction. <b>&minus;msse&minus;check=</b><i>error</i> will
make the assembler issue an error for any <small>SSE</small>
intruction.</p>


<p style="margin-left:11%;"><b>&minus;mavxscalar=</b><i>128</i>
<b><br>
&minus;mavxscalar=</b><i>256</i></p>

<p style="margin-left:17%;">These options control how the
assembler should encode scalar <small>AVX</small>
instructions. <b>&minus;mavxscalar=</b><i>128</i> will
encode scalar <small>AVX</small> instructions with 128bit
vector length, which is the default.
<b>&minus;mavxscalar=</b><i>256</i> will encode scalar
<small>AVX</small> instructions with 256bit vector
length.</p>


<p style="margin-left:11%;"><b>&minus;mevexlig=</b><i>128</i>
<b><br>
&minus;mevexlig=</b><i>256</i> <b><br>
&minus;mevexlig=</b><i>512</i></p>

<p style="margin-left:17%;">These options control how the
assembler should encode length-ignored ( <small>LIG</small>
) <small>EVEX</small> instructions.
<b>&minus;mevexlig=</b><i>128</i> will encode <small>LIG
EVEX</small> instructions with 128bit vector length, which
is the default. <b>&minus;mevexlig=</b><i>256</i> and
<b>&minus;mevexlig=</b><i>512</i> will encode <small>LIG
EVEX</small> instructions with 256bit and 512bit vector
length, respectively.</p>


<p style="margin-left:11%;"><b>&minus;mevexwig=</b><i>0</i>
<b><br>
&minus;mevexwig=</b><i>1</i></p>

<p style="margin-left:17%;">These options control how the
assembler should encode w&minus;ignored ( <small>WIG</small>
) <small>EVEX</small> instructions.
<b>&minus;mevexwig=</b><i>0</i> will encode <small>WIG
EVEX</small> instructions with evex.w = 0, which is the
default. <b>&minus;mevexwig=</b><i>1</i> will encode
<small>WIG EVEX</small> instructions with evex.w = 1.</p>


<p style="margin-left:11%;"><b>&minus;mmnemonic=</b><i>att</i>
<b><br>
&minus;mmnemonic=</b><i>intel</i></p>

<p style="margin-left:17%;">This option specifies
instruction mnemonic for matching instructions. The
<tt>&quot;.att_mnemonic&quot;</tt> and
<tt>&quot;.intel_mnemonic&quot;</tt> directives will take
precedent.</p>


<p style="margin-left:11%;"><b>&minus;msyntax=</b><i>att</i>
<b><br>
&minus;msyntax=</b><i>intel</i></p>

<p style="margin-left:17%;">This option specifies
instruction syntax when processing instructions. The
<tt>&quot;.att_syntax&quot;</tt> and
<tt>&quot;.intel_syntax&quot;</tt> directives will take
precedent.</p>


<p style="margin-left:11%;"><b>&minus;mnaked&minus;reg</b></p>

<p style="margin-left:17%;">This opetion specifies that
registers don&rsquo;t require a <b>%</b> prefix. The
<tt>&quot;.att_syntax&quot;</tt> and
<tt>&quot;.intel_syntax&quot;</tt> directives will take
precedent.</p>


<p style="margin-left:11%;"><b>&minus;madd&minus;bnd&minus;prefix</b></p>

<p style="margin-left:17%;">This option forces the
assembler to add <small>BND</small> prefix to all branches,
even if such prefix was not explicitly specified in the
source code.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the Intel
80960 processor. <b><br>
&minus;ACA | &minus;ACA_A | &minus;ACB | &minus;ACC |
&minus;AKA | &minus;AKB | &minus;AKC | &minus;AMC</b></p>

<p style="margin-left:17%;">Specify which variant of the
960 architecture is the target.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;b</b></p></td>
<td width="3%"></td>
<td width="80%">


<p>Add code to collect statistics about branches taken.</p></td>
<td width="3%">
</td></tr>
</table>


<p style="margin-left:11%;"><b>&minus;no&minus;relax</b></p>

<p style="margin-left:17%;">Do not alter compare-and-branch
instructions for long displacements; error if necessary.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the Ubicom
<small>IP2K</small> series. <b><br>
&minus;mip2022ext</b></p>

<p style="margin-left:17%;">Specifies that the extended
<small>IP2022</small> instructions are allowed.</p>

<p style="margin-left:11%;"><b>&minus;mip2022</b></p>

<p style="margin-left:17%;">Restores the default behaviour,
which restricts the permitted instructions to just the basic
<small>IP2022</small> ones.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the Renesas
M32C and M16C processors. <b><br>
&minus;m32c</b></p>

<p style="margin-left:17%;">Assemble M32C instructions.</p>

<p style="margin-left:11%;"><b>&minus;m16c</b></p>

<p style="margin-left:17%;">Assemble M16C instructions (the
default).</p>

<p style="margin-left:11%;"><b>&minus;relax</b></p>

<p style="margin-left:17%;">Enable support for link-time
relaxations.</p>


<p style="margin-left:11%;"><b>&minus;h&minus;tick&minus;hex</b></p>

<p style="margin-left:17%;">Support H&rsquo;00 style hex
constants in addition to 0x00 style.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the Renesas
M32R (formerly Mitsubishi M32R) series. <b><br>
&minus;&minus;m32rx</b></p>

<p style="margin-left:17%;">Specify which processor in the
M32R family is the target. The default is normally the M32R,
but this option changes it to the M32RX.</p>


<p style="margin-left:11%;"><b>&minus;&minus;warn&minus;explicit&minus;parallel&minus;conflicts
or &minus;&minus;Wp</b></p>

<p style="margin-left:17%;">Produce warning messages when
questionable parallel constructs are encountered.</p>


<p style="margin-left:11%;"><b>&minus;&minus;no&minus;warn&minus;explicit&minus;parallel&minus;conflicts
or &minus;&minus;Wnp</b></p>

<p style="margin-left:17%;">Do not produce warning messages
when questionable parallel constructs are encountered.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the Motorola
68000 series.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>&minus;l</b></p></td>
<td width="3%"></td>
<td width="83%">


<p>Shorten references to undefined symbols, to one word
instead of two.</p></td></tr>
</table>

<p style="margin-left:11%;"><b>&minus;m68000 |
&minus;m68008 | &minus;m68010 | &minus;m68020 |
&minus;m68030 <br>
| &minus;m68040 | &minus;m68060 | &minus;m68302 |
&minus;m68331 | &minus;m68332 <br>
| &minus;m68333 | &minus;m68340 | &minus;mcpu32 |
&minus;m5200</b></p>

<p style="margin-left:17%;">Specify what processor in the
68000 family is the target. The default is normally the
68020, but this can be changed at configuration time.</p>

<p style="margin-left:11%;"><b>&minus;m68881 |
&minus;m68882 | &minus;mno&minus;68881 |
&minus;mno&minus;68882</b></p>

<p style="margin-left:17%;">The target machine does (or
does not) have a floating-point coprocessor. The default is
to assume a coprocessor for 68020, 68030, and cpu32.
Although the basic 68000 is not compatible with the 68881, a
combination of the two can be specified, since it&rsquo;s
possible to do emulation of the coprocessor instructions
with the main processor.</p>

<p style="margin-left:11%;"><b>&minus;m68851 |
&minus;mno&minus;68851</b></p>

<p style="margin-left:17%;">The target machine does (or
does not) have a memory-management unit coprocessor. The
default is to assume an <small>MMU</small> for 68020 and
up.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for an Altera
Nios <small>II</small> processor. <b><br>
&minus;relax&minus;section</b></p>

<p style="margin-left:17%;">Replace identified out-of-range
branches with PC-relative <tt>&quot;jmp&quot;</tt> sequences
when possible. The generated code sequences are suitable for
use in position-independent code, but there is a practical
limit on the extended branch range because of the length of
the sequences. This option is the default.</p>


<p style="margin-left:11%;"><b>&minus;relax&minus;all</b></p>

<p style="margin-left:17%;">Replace branch instructions not
determinable to be in range and all call instructions with
<tt>&quot;jmp&quot;</tt> and <tt>&quot;callr&quot;</tt>
sequences (respectively). This option generates absolute
relocations against the target symbols and is not
appropriate for position-independent code.</p>


<p style="margin-left:11%;"><b>&minus;no&minus;relax</b></p>

<p style="margin-left:17%;">Do not replace any branches or
calls.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="4%">


<p><b>&minus;EB</b></p></td>
<td width="2%"></td>
<td width="80%">


<p>Generate big-endian output.</p></td>
<td width="3%">
</td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="4%">


<p><b>&minus;EL</b></p></td>
<td width="2%"></td>
<td width="80%">


<p>Generate little-endian output. This is the default.</p></td>
<td width="3%">
</td></tr>
</table>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for a Meta
processor. <br>
&quot;&minus;mcpu=metac11&quot;</p>

<p style="margin-left:17%;">Generate code for Meta 1.1.</p>


<p style="margin-left:11%;">&quot;&minus;mcpu=metac12&quot;</p>

<p style="margin-left:17%;">Generate code for Meta 1.2.</p>


<p style="margin-left:11%;">&quot;&minus;mcpu=metac21&quot;</p>

<p style="margin-left:17%;">Generate code for Meta 2.1.</p>


<p style="margin-left:11%;">&quot;&minus;mfpu=metac21&quot;</p>

<p style="margin-left:17%;">Allow code to use
<small>FPU</small> hardware of Meta 2.1.</p>

<p style="margin-left:11%; margin-top: 1em">See the info
pages for documentation of the MMIX-specific options.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for a PowerPC
processor. <b><br>
&minus;a32</b></p>

<p style="margin-left:17%;">Generate <small>ELF32</small>
or <small>XCOFF32.</small></p>

<p style="margin-left:11%;"><b>&minus;a64</b></p>

<p style="margin-left:17%;">Generate <small>ELF64</small>
or <small>XCOFF64.</small></p>

<p style="margin-left:11%;"><b>&minus;K
<small>PIC</small></b></p>

<p style="margin-left:17%;">Set
<small>EF_PPC_RELOCATABLE_LIB</small> in <small>ELF</small>
flags.</p>

<p style="margin-left:11%;"><b>&minus;mpwrx |
&minus;mpwr2</b></p>

<p style="margin-left:17%;">Generate code for
<small>POWER/2</small> ( <small>RIOS2</small> ).</p>

<p style="margin-left:11%;"><b>&minus;mpwr</b></p>

<p style="margin-left:17%;">Generate code for
<small>POWER</small> ( <small>RIOS1</small> )</p>

<p style="margin-left:11%;"><b>&minus;m601</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
601.</p>

<p style="margin-left:11%;"><b>&minus;mppc, &minus;mppc32,
&minus;m603, &minus;m604</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
603/604.</p>

<p style="margin-left:11%;"><b>&minus;m403,
&minus;m405</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
403/405.</p>

<p style="margin-left:11%;"><b>&minus;m440</b></p>

<p style="margin-left:17%;">Generate code for PowerPC 440.
BookE and some 405 instructions.</p>

<p style="margin-left:11%;"><b>&minus;m464</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
464.</p>

<p style="margin-left:11%;"><b>&minus;m476</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
476.</p>

<p style="margin-left:11%;"><b>&minus;m7400, &minus;m7410,
&minus;m7450, &minus;m7455</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
7400/7410/7450/7455.</p>

<p style="margin-left:11%;"><b>&minus;m750cl</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
750CL.</p>

<p style="margin-left:11%;"><b>&minus;mppc64,
&minus;m620</b></p>

<p style="margin-left:17%;">Generate code for PowerPC
620/625/630.</p>

<p style="margin-left:11%;"><b>&minus;me500,
&minus;me500x2</b></p>

<p style="margin-left:17%;">Generate code for Motorola e500
core complex.</p>

<p style="margin-left:11%;"><b>&minus;me500mc</b></p>

<p style="margin-left:17%;">Generate code for Freescale
e500mc core complex.</p>

<p style="margin-left:11%;"><b>&minus;me500mc64</b></p>

<p style="margin-left:17%;">Generate code for Freescale
e500mc64 core complex.</p>

<p style="margin-left:11%;"><b>&minus;me5500</b></p>

<p style="margin-left:17%;">Generate code for Freescale
e5500 core complex.</p>

<p style="margin-left:11%;"><b>&minus;me6500</b></p>

<p style="margin-left:17%;">Generate code for Freescale
e6500 core complex.</p>

<p style="margin-left:11%;"><b>&minus;mspe</b></p>

<p style="margin-left:17%;">Generate code for Motorola
<small>SPE</small> instructions.</p>

<p style="margin-left:11%;"><b>&minus;mtitan</b></p>

<p style="margin-left:17%;">Generate code for AppliedMicro
Titan core complex.</p>

<p style="margin-left:11%;"><b>&minus;mppc64bridge</b></p>

<p style="margin-left:17%;">Generate code for PowerPC 64,
including bridge insns.</p>

<p style="margin-left:11%;"><b>&minus;mbooke</b></p>

<p style="margin-left:17%;">Generate code for 32&minus;bit
BookE.</p>

<p style="margin-left:11%;"><b>&minus;ma2</b></p>

<p style="margin-left:17%;">Generate code for A2
architecture.</p>

<p style="margin-left:11%;"><b>&minus;me300</b></p>

<p style="margin-left:17%;">Generate code for PowerPC e300
family.</p>

<p style="margin-left:11%;"><b>&minus;maltivec</b></p>

<p style="margin-left:17%;">Generate code for processors
with AltiVec instructions.</p>

<p style="margin-left:11%;"><b>&minus;mvle</b></p>

<p style="margin-left:17%;">Generate code for Freescale
PowerPC <small>VLE</small> instructions.</p>

<p style="margin-left:11%;"><b>&minus;mvsx</b></p>

<p style="margin-left:17%;">Generate code for processors
with Vector-Scalar ( <small>VSX</small> ) instructions.</p>

<p style="margin-left:11%;"><b>&minus;mhtm</b></p>

<p style="margin-left:17%;">Generate code for processors
with Hardware Transactional Memory instructions.</p>

<p style="margin-left:11%;"><b>&minus;mpower4,
&minus;mpwr4</b></p>

<p style="margin-left:17%;">Generate code for Power4
architecture.</p>

<p style="margin-left:11%;"><b>&minus;mpower5,
&minus;mpwr5, &minus;mpwr5x</b></p>

<p style="margin-left:17%;">Generate code for Power5
architecture.</p>

<p style="margin-left:11%;"><b>&minus;mpower6,
&minus;mpwr6</b></p>

<p style="margin-left:17%;">Generate code for Power6
architecture.</p>

<p style="margin-left:11%;"><b>&minus;mpower7,
&minus;mpwr7</b></p>

<p style="margin-left:17%;">Generate code for Power7
architecture.</p>

<p style="margin-left:11%;"><b>&minus;mpower8,
&minus;mpwr8</b></p>

<p style="margin-left:17%;">Generate code for Power8
architecture.</p>

<p style="margin-left:11%;"><b>&minus;mcell <br>
&minus;mcell</b></p>

<p style="margin-left:17%;">Generate code for Cell
Broadband Engine architecture.</p>

<p style="margin-left:11%;"><b>&minus;mcom</b></p>

<p style="margin-left:17%;">Generate code Power/PowerPC
common instructions.</p>

<p style="margin-left:11%;"><b>&minus;many</b></p>

<p style="margin-left:17%;">Generate code for any
architecture ( <small>PWR/PWRX/PPC</small> ).</p>

<p style="margin-left:11%;"><b>&minus;mregnames</b></p>

<p style="margin-left:17%;">Allow symbolic names for
registers.</p>


<p style="margin-left:11%;"><b>&minus;mno&minus;regnames</b></p>

<p style="margin-left:17%;">Do not allow symbolic names for
registers.</p>

<p style="margin-left:11%;"><b>&minus;mrelocatable</b></p>

<p style="margin-left:17%;">Support for <small>GCC</small>
&rsquo;s &minus;mrelocatable option.</p>


<p style="margin-left:11%;"><b>&minus;mrelocatable&minus;lib</b></p>

<p style="margin-left:17%;">Support for <small>GCC</small>
&rsquo;s &minus;mrelocatable&minus;lib option.</p>

<p style="margin-left:11%;"><b>&minus;memb</b></p>

<p style="margin-left:17%;">Set <small>PPC_EMB</small> bit
in <small>ELF</small> flags.</p>

<p style="margin-left:11%;"><b>&minus;mlittle,
&minus;mlittle&minus;endian, &minus;le</b></p>

<p style="margin-left:17%;">Generate code for a little
endian machine.</p>

<p style="margin-left:11%;"><b>&minus;mbig,
&minus;mbig&minus;endian, &minus;be</b></p>

<p style="margin-left:17%;">Generate code for a big endian
machine.</p>

<p style="margin-left:11%;"><b>&minus;msolaris</b></p>

<p style="margin-left:17%;">Generate code for Solaris.</p>


<p style="margin-left:11%;"><b>&minus;mno&minus;solaris</b></p>

<p style="margin-left:17%;">Do not generate code for
Solaris.</p>


<p style="margin-left:11%;"><b>&minus;nops=</b><i>count</i></p>

<p style="margin-left:17%;">If an alignment directive
inserts more than <i>count</i> nops, put a branch at the
beginning to skip execution of the nops.</p>

<p style="margin-left:11%; margin-top: 1em">See the info
pages for documentation of the RX-specific options.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for the s390
processor family. <b><br>
&minus;m31 <br>
&minus;m64</b></p>

<p style="margin-left:17%;">Select the word size, either
31/32 bits or 64 bits.</p>

<p style="margin-left:11%;"><b>&minus;mesa <br>
&minus;mzarch</b></p>

<p style="margin-left:17%;">Select the architecture mode,
either the Enterprise System Architecture (esa) or the
z/Architecture mode (zarch).</p>


<p style="margin-left:11%;"><b>&minus;march=</b><i>processor</i></p>

<p style="margin-left:17%;">Specify which s390 processor
variant is the target, <b>g6</b>, <b>g6</b>, <b>z900</b>,
<b>z990</b>, <b>z9&minus;109</b>, <b>z9&minus;ec</b>,
<b>z10</b>, <b>z196</b>, <b>zEC12</b>, or <b>z13</b>.</p>

<p style="margin-left:11%;"><b>&minus;mregnames <br>
&minus;mno&minus;regnames</b></p>

<p style="margin-left:17%;">Allow or disallow symbolic
names for registers.</p>


<p style="margin-left:11%;"><b>&minus;mwarn&minus;areg&minus;zero</b></p>

<p style="margin-left:17%;">Warn whenever the operand for a
base or index register has been specified but evaluates to
zero.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for a
<small>TMS320C6000</small> processor. <b><br>
&minus;march=</b><i>arch</i></p>

<p style="margin-left:17%;">Enable (only) instructions from
architecture <i>arch</i>. By default, all instructions are
permitted.</p>

<p style="margin-left:17%; margin-top: 1em">The following
values of <i>arch</i> are accepted:
<tt>&quot;c62x&quot;</tt>, <tt>&quot;c64x&quot;</tt>,
<tt>&quot;c64x+&quot;</tt>, <tt>&quot;c67x&quot;</tt>,
<tt>&quot;c67x+&quot;</tt>, <tt>&quot;c674x&quot;</tt>.</p>

<p style="margin-left:11%;"><b>&minus;mdsbt <br>
&minus;mno&minus;dsbt</b></p>

<p style="margin-left:17%;">The <b>&minus;mdsbt</b> option
causes the assembler to generate the
<tt>&quot;Tag_ABI_DSBT&quot;</tt> attribute with a value of
1, indicating that the code is using <small>DSBT</small>
addressing. The <b>&minus;mno&minus;dsbt</b> option, the
default, causes the tag to have a value of 0, indicating
that the code does not use <small>DSBT</small> addressing.
The linker will emit a warning if objects of different type
( <small>DSBT</small> and non-DSBT) are linked together.</p>

<p style="margin-left:11%;"><b>&minus;mpid=no <br>
&minus;mpid=near <br>
&minus;mpid=far</b></p>

<p style="margin-left:17%;">The <b>&minus;mpid=</b> option
causes the assembler to generate the
<tt>&quot;Tag_ABI_PID&quot;</tt> attribute with a value
indicating the form of data addressing used by the code.
<b>&minus;mpid=no</b>, the default, indicates
position-dependent data addressing, <b>&minus;mpid=near</b>
indicates position-independent addressing with
<small>GOT</small> accesses using near <small>DP</small>
addressing, and <b>&minus;mpid=far</b> indicates
position-independent addressing with <small>GOT</small>
accesses using far <small>DP</small> addressing. The linker
will emit a warning if objects built with different settings
of this option are linked together.</p>

<p style="margin-left:11%;"><b>&minus;mpic <br>
&minus;mno&minus;pic</b></p>

<p style="margin-left:17%;">The <b>&minus;mpic</b> option
causes the assembler to generate the
<tt>&quot;Tag_ABI_PIC&quot;</tt> attribute with a value of
1, indicating that the code is using position-independent
code addressing, The
<tt>&quot;&minus;mno&minus;pic&quot;</tt> option, the
default, causes the tag to have a value of 0, indicating
position-dependent code addressing. The linker will emit a
warning if objects of different type (position-dependent and
position-independent) are linked together.</p>

<p style="margin-left:11%;"><b>&minus;mbig&minus;endian
<br>
&minus;mlittle&minus;endian</b></p>

<p style="margin-left:17%;">Generate code for the specified
endianness. The default is little-endian.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for a TILE-Gx
processor. <b><br>
&minus;m32 | &minus;m64</b></p>

<p style="margin-left:17%;">Select the word size, either 32
bits or 64 bits.</p>

<p style="margin-left:11%;"><b>&minus;EB |
&minus;EL</b></p>

<p style="margin-left:17%;">Select the endianness, either
big-endian (&minus;EB) or little-endian (&minus;EL).</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for an Xtensa
processor. <b><br>
&minus;&minus;text&minus;section&minus;literals |
&minus;&minus;no&minus;text&minus;section&minus;literals</b></p>

<p style="margin-left:17%;">Control the treatment of
literal pools. The default is
<b>&minus;&minus;no&minus;text&minus;section&minus;literals</b>,
which places literals in separate sections in the output
file. This allows the literal pool to be placed in a data
<small>RAM/ROM.</small> With
<b>&minus;&minus;text&minus;section&minus;literals</b>, the
literals are interspersed in the text section in order to
keep them as close as possible to their references. This may
be necessary for large assembly files, where the literals
would otherwise be out of range of the
<tt>&quot;L32R&quot;</tt> instructions in the text section.
These options only affect literals referenced via
PC-relative <tt>&quot;L32R&quot;</tt> instructions; literals
for absolute mode <tt>&quot;L32R&quot;</tt> instructions are
handled separately.</p>


<p style="margin-left:11%;"><b>&minus;&minus;absolute&minus;literals
| &minus;&minus;no&minus;absolute&minus;literals</b></p>

<p style="margin-left:17%;">Indicate to the assembler
whether <tt>&quot;L32R&quot;</tt> instructions use absolute
or PC-relative addressing. If the processor includes the
absolute addressing option, the default is to use absolute
<tt>&quot;L32R&quot;</tt> relocations. Otherwise, only the
PC-relative <tt>&quot;L32R&quot;</tt> relocations can be
used.</p>


<p style="margin-left:11%;"><b>&minus;&minus;target&minus;align
| &minus;&minus;no&minus;target&minus;align</b></p>

<p style="margin-left:17%;">Enable or disable automatic
alignment to reduce branch penalties at some expense in code
size. This optimization is enabled by default. Note that the
assembler will always align instructions like
<tt>&quot;LOOP&quot;</tt> that have fixed alignment
requirements.</p>

<p style="margin-left:11%;"><b>&minus;&minus;longcalls |
&minus;&minus;no&minus;longcalls</b></p>

<p style="margin-left:17%;">Enable or disable
transformation of call instructions to allow calls across a
greater range of addresses. This option should be used when
call targets can potentially be out of range. It may degrade
both code size and performance, but the linker can generally
optimize away the unnecessary overhead when a call ends up
within range. The default is
<b>&minus;&minus;no&minus;longcalls</b>.</p>

<p style="margin-left:11%;"><b>&minus;&minus;transform |
&minus;&minus;no&minus;transform</b></p>

<p style="margin-left:17%;">Enable or disable all assembler
transformations of Xtensa instructions, including both
relaxation and optimization. The default is
<b>&minus;&minus;transform</b>;
<b>&minus;&minus;no&minus;transform</b> should only be used
in the rare cases when the instructions must be exactly as
specified in the assembly source. Using
<b>&minus;&minus;no&minus;transform</b> causes out of range
instruction operands to be errors.</p>


<p style="margin-left:11%;"><b>&minus;&minus;rename&minus;section</b>
<i>oldname</i><b>=</b><i>newname</i></p>

<p style="margin-left:17%;">Rename the <i>oldname</i>
section to <i>newname</i>. This option can be used multiple
times to rename multiple sections.</p>

<p style="margin-left:11%; margin-top: 1em">The following
options are available when as is configured for a Z80 family
processor. <b><br>
&minus;z80</b></p>

<p style="margin-left:17%;">Assemble for Z80 processor.</p>

<p style="margin-left:11%;"><b>&minus;r800</b></p>

<p style="margin-left:17%;">Assemble for R800
processor.</p>


<p style="margin-left:11%;"><b>&minus;ignore&minus;undocumented&minus;instructions
<br>
&minus;Wnud</b></p>

<p style="margin-left:17%;">Assemble undocumented Z80
instructions that also work on R800 without warning.</p>


<p style="margin-left:11%;"><b>&minus;ignore&minus;unportable&minus;instructions
<br>
&minus;Wnup</b></p>

<p style="margin-left:17%;">Assemble all undocumented Z80
instructions without warning.</p>


<p style="margin-left:11%;"><b>&minus;warn&minus;undocumented&minus;instructions
<br>
&minus;Wud</b></p>

<p style="margin-left:17%;">Issue a warning for
undocumented Z80 instructions that also work on R800.</p>


<p style="margin-left:11%;"><b>&minus;warn&minus;unportable&minus;instructions
<br>
&minus;Wup</b></p>

<p style="margin-left:17%;">Issue a warning for
undocumented Z80 instructions that do not work on R800.</p>


<p style="margin-left:11%;"><b>&minus;forbid&minus;undocumented&minus;instructions
<br>
&minus;Fud</b></p>

<p style="margin-left:17%;">Treat all undocumented
instructions as errors.</p>


<p style="margin-left:11%;"><b>&minus;forbid&minus;unportable&minus;instructions
<br>
&minus;Fup</b></p>

<p style="margin-left:17%;">Treat undocumented Z80
instructions that do not work on R800 as errors.</p>

<h2>SEE ALSO
<a name="SEE ALSO"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em"><i>gcc</i>(1),
<i>ld</i>(1), and the Info entries for <i>binutils</i> and
<i>ld</i>.</p>

<h2>COPYRIGHT
<a name="COPYRIGHT"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">Copyright (c)
1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000,
2001, 2002, 2006, 2007, 2008, 2009, 2010, 2011 Free Software
Foundation, Inc.</p>

<p style="margin-left:11%; margin-top: 1em">Permission is
granted to copy, distribute and/or modify this document
under the terms of the <small>GNU</small> Free Documentation
License, Version 1.3 or any later version published by the
Free Software Foundation; with no Invariant Sections, with
no Front-Cover Texts, and with no Back-Cover Texts. A copy
of the license is included in the section entitled &quot;
<small>GNU</small> Free Documentation License&quot;.</p>
<hr>
</body>
</html>
