// Seed: 3254987967
module module_0 #(
    parameter id_10 = 32'd13,
    parameter id_11 = 32'd26
) (
    input tri id_0,
    input uwire id_1,
    input wire id_2,
    input supply1 id_3,
    output uwire id_4
);
  assign id_4 = 1;
  supply1 id_6, id_7, id_8, id_9;
  defparam id_10.id_11 = id_6;
  always @(negedge id_11);
endmodule
module module_1 (
    output wire id_0,
    input  wor  id_1,
    output wor  id_2,
    output tri0 id_3
);
  wire id_5;
  module_0(
      id_1, id_1, id_1, id_1, id_3
  );
endmodule
