{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.65504",
   "Default View_TopLeft":"1617,167",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port ps_spi_1 -pg 1 -lvl 7 -x 2540 -y 530 -defaultsOSRD
preplace port ps_spi_0 -pg 1 -lvl 7 -x 2540 -y 450 -defaultsOSRD
preplace port ps_master_i2c -pg 1 -lvl 7 -x 2540 -y 420 -defaultsOSRD
preplace port GPIO -pg 1 -lvl 7 -x 2540 -y 1200 -defaultsOSRD
preplace port pl_clk1 -pg 1 -lvl 7 -x 2540 -y 600 -defaultsOSRD
preplace port pl_resetn0 -pg 1 -lvl 7 -x 2540 -y 560 -defaultsOSRD
preplace port emio_spi0_ss_out -pg 1 -lvl 7 -x 2540 -y 490 -defaultsOSRD
preplace port emio_spi0_ss_tri -pg 1 -lvl 7 -x 2540 -y 510 -defaultsOSRD
preplace port emio_spi0_ss_in -pg 1 -lvl 7 -x 2540 -y 470 -defaultsOSRD -right
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 210 -y 320 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 1870 -y 1200 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 1870 -y 480 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 4 -x 1310 -y 1020 -defaultsOSRD
preplace inst system_management_wiz_0 -pg 1 -lvl 5 -x 1870 -y 930 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 920 -y 460 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 4 -x 1310 -y 430 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1310 -y 210 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 2 -x 570 -y 420 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 1 -x 210 -y 60 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 1 -x 210 -y 160 -defaultsOSRD
preplace inst xlconstant_5 -pg 1 -lvl 1 -x 210 -y 540 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -x 2400 -y 380 -defaultsOSRD
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 420 310 730 310 1100 760 1470
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 5 2 NJ 600 N
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 7 30 660 NJ 660 NJ 660 NJ 660 NJ 660 2280 560 N
preplace netloc zynq_ultra_ps_e_0_emio_spi0_ss_o_n 1 5 2 NJ 480 2500
preplace netloc zynq_ultra_ps_e_0_emio_spi0_ss_n_t 1 5 2 NJ 500 2500
preplace netloc emio_spi0_ss_i_n_0_1 1 5 2 2240J 470 N
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 6 20 420 400 300 720 320 1120 320 1500 270 2260
preplace netloc xlconcat_0_dout 1 4 1 1510 210n
preplace netloc axi_dma_0_s2mm_introut 1 3 1 1130 220n
preplace netloc xlconstant_4_dout 1 1 1 390J 160n
preplace netloc xlconstant_5_dout 1 1 1 410J 430n
preplace netloc axi_dma_0_mm2s_introut 1 3 1 1110 200n
preplace netloc xlconstant_3_dout 1 1 1 410 60n
preplace netloc ps8_0_axi_periph_M02_AXI 1 2 3 740 330 NJ 330 1460
preplace netloc axi_gpio_0_GPIO 1 5 2 N 1200 N
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 1 N 430
preplace netloc axi_dma_0_M_AXI_MM2S 1 3 1 N 410
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 3 3 1150 280 NJ 280 2240
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 3 3 1160 300 NJ 300 2230
preplace netloc zynq_ultra_ps_e_0_IIC_0 1 5 2 2280J 460 2500
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 3 3 1140 290 NJ 290 2250
preplace netloc ps8_0_axi_periph_M00_AXI 1 4 1 1480 980n
preplace netloc zynq_ultra_ps_e_0_SPI_0 1 5 2 2270J 450 N
preplace netloc zynq_ultra_ps_e_0_SPI_1 1 5 2 NJ 520 2500
preplace netloc axis_data_fifo_0_M_AXIS 1 2 1 N 420
preplace netloc axi_dma_0_M_AXI_SG 1 3 1 N 390
preplace netloc ps8_0_axi_periph_M01_AXI 1 4 1 1490 900n
preplace netloc axi_smc_M00_AXI 1 4 1 N 430
levelinfo -pg 1 0 210 570 920 1310 1870 2400 2540
pagesize -pg 1 -db -bbox -sgen 0 -180 2720 1580
"
}
{
   "da_axi4_cnt":"8",
   "da_clkrst_cnt":"7"
}
