// Seed: 4121800581
module module_0;
  integer id_1;
  assign id_1 = id_1;
  wire id_2;
  integer id_3 = $display(1'b0);
  reg id_4, id_5;
  always $display;
  assign id_4.id_5 = id_1;
  assign id_1 = id_1;
  always id_5 <= #1 1;
  wire id_6, id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_2[1][1'b0];
  nor primCall (id_1, id_2, id_3, id_4);
  wire id_4;
  module_0 modCall_1 ();
endmodule
