        __ Instruction Encoding __

Based on the following requirements:
 + 16 Hardware registers
 + 8 bit native word size
 + li <dest> <imm>             : Load immediate value
 + lw <dest> <offset>(<base>)  : Load word
 + xor <dest> <src1> <src2>    : Exclusive OR
 + add <dest> <src1> <src2>    : Unsigned Addition
 + bne <dest> <src1> <src2>    : Branch If Not Equal
 + sw  <dest> <src1>           : Store Word


