// Seed: 975101223
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wand id_3
    , id_5
);
  logic id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input supply0 id_3,
    input wand id_4,
    inout uwire id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri id_8,
    input wire id_9,
    input tri id_10,
    input supply0 id_11
);
  logic id_13;
  assign id_13 = -1;
  and primCall (id_5, id_3, id_7, id_4, id_13, id_11, id_1, id_8, id_10, id_2, id_0, id_9);
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_5
  );
  assign modCall_1.id_1 = 0;
  wire id_14;
  ;
endmodule
