

================================================================
== Vitis HLS Report for 'fir_Pipeline_sample_loop'
================================================================
* Date:           Tue Feb  4 14:53:48 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir2
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.499 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      103|      103|  0.515 us|  0.515 us|  101|  101|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sample_loop  |      101|      101|         3|          1|          1|   100|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     329|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    30|       0|     200|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     135|    -|
|Register         |        -|     -|     621|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    30|     621|     664|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U21  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U22  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U23  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U24  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U25  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U26  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U27  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U28  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U29  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U30  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  30|  0| 200|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_345_p2                     |         +|   0|  0|  14|           7|           1|
    |add_ln25_1_fu_441_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln25_2_fu_445_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln25_3_fu_450_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln25_4_fu_456_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln25_5_fu_460_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln25_6_fu_464_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln25_7_fu_469_p2                   |         +|   0|  0|  32|          32|          32|
    |add_ln25_fu_437_p2                     |         +|   0|  0|  39|          32|          32|
    |out_r_TDATA                            |         +|   0|  0|  32|          32|          32|
    |ap_block_state2_pp0_stage0_iter1_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_339_p2                    |      icmp|   0|  0|  14|           7|           6|
    |ap_block_pp0_stage0_01001_grp1         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 329|         305|         299|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_1     |   9|          2|    7|         14|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |n_fu_78                  |   9|          2|    7|         14|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    |reg_1_fu_86              |   9|          2|   32|         64|
    |reg_2_fu_90              |   9|          2|   32|         64|
    |reg_3_fu_94              |   9|          2|   32|         64|
    |reg_4_fu_98              |   9|          2|   32|         64|
    |reg_5_fu_102             |   9|          2|   32|         64|
    |reg_6_fu_106             |   9|          2|   32|         64|
    |reg_7_fu_110             |   9|          2|   32|         64|
    |reg_8_fu_114             |   9|          2|   32|         64|
    |reg_fu_82                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 135|         30|  306|        612|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln16_reg_602                 |   1|   0|    1|          0|
    |mul_ln25_1_reg_611                |  32|   0|   32|          0|
    |mul_ln25_2_reg_616                |  32|   0|   32|          0|
    |mul_ln25_3_reg_621                |  32|   0|   32|          0|
    |mul_ln25_4_reg_626                |  32|   0|   32|          0|
    |mul_ln25_5_reg_631                |  32|   0|   32|          0|
    |mul_ln25_6_reg_636                |  32|   0|   32|          0|
    |mul_ln25_7_reg_641                |  32|   0|   32|          0|
    |mul_ln25_8_reg_646                |  32|   0|   32|          0|
    |mul_ln25_9_reg_651                |  32|   0|   32|          0|
    |mul_ln25_reg_606                  |  32|   0|   32|          0|
    |n_fu_78                           |   7|   0|    7|          0|
    |reg_1_fu_86                       |  32|   0|   32|          0|
    |reg_2_fu_90                       |  32|   0|   32|          0|
    |reg_3_fu_94                       |  32|   0|   32|          0|
    |reg_4_fu_98                       |  32|   0|   32|          0|
    |reg_5_fu_102                      |  32|   0|   32|          0|
    |reg_6_fu_106                      |  32|   0|   32|          0|
    |reg_7_fu_110                      |  32|   0|   32|          0|
    |reg_8_fu_114                      |  32|   0|   32|          0|
    |reg_fu_82                         |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 621|   0|  621|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  fir_Pipeline_sample_loop|  return value|
|in_r_TVALID       |   in|    1|        axis|                      in_r|       pointer|
|in_r_TDATA        |   in|   32|        axis|                      in_r|       pointer|
|in_r_TREADY       |  out|    1|        axis|                      in_r|       pointer|
|out_r_TREADY      |   in|    1|        axis|                     out_r|       pointer|
|out_r_TDATA       |  out|   32|        axis|                     out_r|       pointer|
|out_r_TVALID      |  out|    1|        axis|                     out_r|       pointer|
|reg_8_reload      |   in|   32|     ap_none|              reg_8_reload|        scalar|
|reg_7_reload      |   in|   32|     ap_none|              reg_7_reload|        scalar|
|reg_6_reload      |   in|   32|     ap_none|              reg_6_reload|        scalar|
|reg_5_reload      |   in|   32|     ap_none|              reg_5_reload|        scalar|
|reg_4_reload      |   in|   32|     ap_none|              reg_4_reload|        scalar|
|reg_3_reload      |   in|   32|     ap_none|              reg_3_reload|        scalar|
|reg_2_reload      |   in|   32|     ap_none|              reg_2_reload|        scalar|
|reg_1_reload      |   in|   32|     ap_none|              reg_1_reload|        scalar|
|reg_reload        |   in|   32|     ap_none|                reg_reload|        scalar|
|a_local_4_reload  |   in|   32|     ap_none|          a_local_4_reload|        scalar|
|a_local_6_reload  |   in|   32|     ap_none|          a_local_6_reload|        scalar|
|a_local_reload    |   in|   32|     ap_none|            a_local_reload|        scalar|
|a_local_9_reload  |   in|   32|     ap_none|          a_local_9_reload|        scalar|
|a_local_7_reload  |   in|   32|     ap_none|          a_local_7_reload|        scalar|
|a_local_8_reload  |   in|   32|     ap_none|          a_local_8_reload|        scalar|
|a_local_2_reload  |   in|   32|     ap_none|          a_local_2_reload|        scalar|
|a_local_1_reload  |   in|   32|     ap_none|          a_local_1_reload|        scalar|
|a_local_5_reload  |   in|   32|     ap_none|          a_local_5_reload|        scalar|
|a_local_3_reload  |   in|   32|     ap_none|          a_local_3_reload|        scalar|
+------------------+-----+-----+------------+--------------------------+--------------+

