Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: ledtimer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ledtimer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ledtimer"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : ledtimer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "timer32.v" in library work
Compiling verilog file "ledtimer.v" in library work
Module <timer32> compiled
Module <ledtimer> compiled
No errors in compilation
Analysis of file <"ledtimer.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ledtimer> in library <work>.

Analyzing hierarchy for module <timer32> in library <work> with parameters.
	ENBIT = "00000000000000000000000000000001"
	PERIOD = "00000000010111110101111000010000"

Analyzing hierarchy for module <timer32> in library <work> with parameters.
	ENBIT = "00000000000000000000000000000001"
	PERIOD = "00000000101111101011110000100000"

Analyzing hierarchy for module <timer32> in library <work> with parameters.
	ENBIT = "00000000000000000000000000000001"
	PERIOD = "00000001011111010111100001000000"

Analyzing hierarchy for module <timer32> in library <work> with parameters.
	ENBIT = "00000000000000000000000000000001"
	PERIOD = "00000010111110101111000010000000"

Analyzing hierarchy for module <timer32> in library <work> with parameters.
	ENBIT = "00000000000000000000000000000001"
	PERIOD = "00000101111101011110000100000000"

Analyzing hierarchy for module <timer32> in library <work> with parameters.
	ENBIT = "00000000000000000000000000000001"
	PERIOD = "00001011111010111100001000000000"

Analyzing hierarchy for module <timer32> in library <work> with parameters.
	ENBIT = "00000000000000000000000000000001"
	PERIOD = "00010111110101111000010000000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ledtimer>.
Module <ledtimer> is correct for synthesis.
 
Analyzing module <timer32.1> in library <work>.
	ENBIT = 32'sb00000000000000000000000000000001
	PERIOD = 32'b00000000010111110101111000010000
Module <timer32.1> is correct for synthesis.
 
Analyzing module <timer32.2> in library <work>.
	ENBIT = 32'sb00000000000000000000000000000001
	PERIOD = 32'b00000000101111101011110000100000
Module <timer32.2> is correct for synthesis.
 
Analyzing module <timer32.3> in library <work>.
	ENBIT = 32'sb00000000000000000000000000000001
	PERIOD = 32'b00000001011111010111100001000000
Module <timer32.3> is correct for synthesis.
 
Analyzing module <timer32.4> in library <work>.
	ENBIT = 32'sb00000000000000000000000000000001
	PERIOD = 32'b00000010111110101111000010000000
Module <timer32.4> is correct for synthesis.
 
Analyzing module <timer32.5> in library <work>.
	ENBIT = 32'sb00000000000000000000000000000001
	PERIOD = 32'b00000101111101011110000100000000
Module <timer32.5> is correct for synthesis.
 
Analyzing module <timer32.6> in library <work>.
	ENBIT = 32'sb00000000000000000000000000000001
	PERIOD = 32'b00001011111010111100001000000000
Module <timer32.6> is correct for synthesis.
 
Analyzing module <timer32.7> in library <work>.
	ENBIT = 32'sb00000000000000000000000000000001
	PERIOD = 32'b00010111110101111000010000000000
Module <timer32.7> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <control<0>> in unit <timer32_1> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <period> in unit <timer32_1> has a constant value of 00000000010111110101111000010000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<0>> in unit <timer32_2> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <period> in unit <timer32_2> has a constant value of 00000000101111101011110000100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<0>> in unit <timer32_3> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <period> in unit <timer32_3> has a constant value of 00000001011111010111100001000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<0>> in unit <timer32_4> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <period> in unit <timer32_4> has a constant value of 00000010111110101111000010000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<0>> in unit <timer32_5> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <period> in unit <timer32_5> has a constant value of 00000101111101011110000100000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <control<0>> in unit <timer32_6> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <period> in unit <timer32_6> has a constant value of 00001011111010111100001000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <timer32_1>.
    Related source file is "timer32.v".
    Found 2-bit register for signal <control<2:1>>.
    Found 32-bit up counter for signal <timer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <timer32_1> synthesized.


Synthesizing Unit <timer32_2>.
    Related source file is "timer32.v".
    Found 2-bit register for signal <control<2:1>>.
    Found 32-bit up counter for signal <timer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <timer32_2> synthesized.


Synthesizing Unit <timer32_3>.
    Related source file is "timer32.v".
    Found 2-bit register for signal <control<2:1>>.
    Found 32-bit up counter for signal <timer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <timer32_3> synthesized.


Synthesizing Unit <timer32_4>.
    Related source file is "timer32.v".
    Found 2-bit register for signal <control<2:1>>.
    Found 32-bit up counter for signal <timer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <timer32_4> synthesized.


Synthesizing Unit <timer32_5>.
    Related source file is "timer32.v".
    Found 2-bit register for signal <control<2:1>>.
    Found 32-bit up counter for signal <timer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <timer32_5> synthesized.


Synthesizing Unit <timer32_6>.
    Related source file is "timer32.v".
    Found 2-bit register for signal <control<2:1>>.
    Found 32-bit up counter for signal <timer>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <timer32_6> synthesized.


Synthesizing Unit <timer32_7>.
    Related source file is "timer32.v".
    Found 3-bit register for signal <control>.
    Found 3-bit 4-to-1 multiplexer for signal <out<2:0>>.
    Found 32-bit register for signal <period>.
    Found 32-bit up counter for signal <timer>.
    Found 32-bit comparator equal for signal <timer$cmp_eq0000> created at line 66.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <timer32_7> synthesized.


Synthesizing Unit <ledtimer>.
    Related source file is "ledtimer.v".
WARNING:Xst:647 - Input <swt<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <pause> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d8<31:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d8<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d7<31:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d7<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d6<31:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d6<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d5<31:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d5<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d4<31:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d4<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d3<31:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d3<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d2<31:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d2<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d1<31:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d1<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ledtimer> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 8
 32-bit up counter                                     : 8
# Registers                                            : 20
 1-bit register                                        : 18
 32-bit register                                       : 2
# Comparators                                          : 2
 32-bit comparator equal                               : 2
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <1> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <2> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <3> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <4> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <8> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <9> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <10> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <11> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <12> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <13> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <14> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <15> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <control_0> (without init value) has a constant value of 1 in block <led8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <31> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <30> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <29> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <28> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <27> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <26> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <25> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <24> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <23> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <22> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <21> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <20> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <19> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <18> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <17> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <16> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <1> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <2> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <3> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <4> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <5> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <6> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <8> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <9> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <10> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <11> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <12> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <13> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <14> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <15> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <control_0> (without init value) has a constant value of 1 in block <led7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <31> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <30> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <29> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <28> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <27> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <26> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <25> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <24> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <23> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <22> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <21> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <20> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <19> (without init value) has a constant value of 0 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <18> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <17> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <16> (without init value) has a constant value of 1 in block <period>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 8
 32-bit up counter                                     : 8
# Registers                                            : 82
 Flip-Flops                                            : 82
# Comparators                                          : 2
 32-bit comparator equal                               : 2
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <ledtimer>: instances <led7>, <led8> of unit <timer32_7> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch <control_0> (without init value) has a constant value of 1 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <led1/control_1> of sequential type is unconnected in block <ledtimer>.
WARNING:Xst:2677 - Node <led2/control_1> of sequential type is unconnected in block <ledtimer>.
WARNING:Xst:2677 - Node <led3/control_1> of sequential type is unconnected in block <ledtimer>.
WARNING:Xst:2677 - Node <led4/control_1> of sequential type is unconnected in block <ledtimer>.
WARNING:Xst:2677 - Node <led5/control_1> of sequential type is unconnected in block <ledtimer>.
WARNING:Xst:2677 - Node <led6/control_1> of sequential type is unconnected in block <ledtimer>.
WARNING:Xst:1710 - FF/Latch <period_0> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_1> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_2> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_3> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_4> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_5> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_6> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_7> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_8> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_9> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_10> (without init value) has a constant value of 1 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_11> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_12> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_13> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_14> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_15> (without init value) has a constant value of 1 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_16> (without init value) has a constant value of 1 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_17> (without init value) has a constant value of 1 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_18> (without init value) has a constant value of 1 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_19> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_20> (without init value) has a constant value of 1 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_21> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_22> (without init value) has a constant value of 1 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_23> (without init value) has a constant value of 1 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_24> (without init value) has a constant value of 1 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_25> (without init value) has a constant value of 1 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_26> (without init value) has a constant value of 1 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_27> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_28> (without init value) has a constant value of 1 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_29> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_30> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <period_31> (without init value) has a constant value of 0 in block <timer32_7>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ledtimer> ...

Optimizing unit <timer32_7> ...
WARNING:Xst:2677 - Node <led7/control_1> of sequential type is unconnected in block <ledtimer>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ledtimer, actual ratio is 26.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 231
 Flip-Flops                                            : 231

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ledtimer.ngr
Top Level Output File Name         : ledtimer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 995
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 186
#      LUT2                        : 202
#      LUT3                        : 32
#      LUT4                        : 54
#      MUXCY                       : 281
#      VCC                         : 1
#      XORCY                       : 224
# FlipFlops/Latches                : 231
#      FDC                         : 192
#      FDCE                        : 39
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      258  out of    960    26%  
 Number of Slice Flip Flops:            231  out of   1920    12%  
 Number of 4 input LUTs:                488  out of   1920    25%  
 Number of IOs:                          11
 Number of bonded IOBs:                  10  out of     83    12%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 231   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
swt<0>                             | IBUF                   | 231   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.703ns (Maximum Frequency: 129.822MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.134ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 7.703ns (frequency: 129.822MHz)
  Total number of paths / destination ports: 27991 / 238
-------------------------------------------------------------------------
Delay:               7.703ns (Levels of Logic = 50)
  Source:            led7/timer_0 (FF)
  Destination:       led7/timer_31 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: led7/timer_0 to led7/timer_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.514   0.532  led7/timer_0 (led7/timer_0)
     LUT2:I0->O            1   0.612   0.000  led7/Mcompar_timer_cmp_eq0000_lut<0>1 (led7/Mcompar_timer_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  led7/Mcompar_timer_cmp_eq0000_cy<0> (led7/Mcompar_timer_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcompar_timer_cmp_eq0000_cy<1> (led7/Mcompar_timer_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcompar_timer_cmp_eq0000_cy<2> (led7/Mcompar_timer_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcompar_timer_cmp_eq0000_cy<3> (led7/Mcompar_timer_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcompar_timer_cmp_eq0000_cy<4> (led7/Mcompar_timer_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcompar_timer_cmp_eq0000_cy<5> (led7/Mcompar_timer_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcompar_timer_cmp_eq0000_cy<6> (led7/Mcompar_timer_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcompar_timer_cmp_eq0000_cy<7> (led7/Mcompar_timer_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcompar_timer_cmp_eq0000_cy<8> (led7/Mcompar_timer_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcompar_timer_cmp_eq0000_cy<9> (led7/Mcompar_timer_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcompar_timer_cmp_eq0000_cy<10> (led7/Mcompar_timer_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcompar_timer_cmp_eq0000_cy<11> (led7/Mcompar_timer_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcompar_timer_cmp_eq0000_cy<12> (led7/Mcompar_timer_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcompar_timer_cmp_eq0000_cy<13> (led7/Mcompar_timer_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcompar_timer_cmp_eq0000_cy<14> (led7/Mcompar_timer_cmp_eq0000_cy<14>)
     MUXCY:CI->O          34   0.288   1.103  led7/Mcompar_timer_cmp_eq0000_cy<15> (led7/Mcompar_timer_cmp_eq0000_cy<15>)
     LUT3:I2->O            1   0.612   0.000  led7/Mcount_timer_lut<0> (led7/Mcount_timer_lut<0>)
     MUXCY:S->O            1   0.404   0.000  led7/Mcount_timer_cy<0> (led7/Mcount_timer_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  led7/Mcount_timer_cy<1> (led7/Mcount_timer_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  led7/Mcount_timer_cy<2> (led7/Mcount_timer_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  led7/Mcount_timer_cy<3> (led7/Mcount_timer_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  led7/Mcount_timer_cy<4> (led7/Mcount_timer_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  led7/Mcount_timer_cy<5> (led7/Mcount_timer_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  led7/Mcount_timer_cy<6> (led7/Mcount_timer_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  led7/Mcount_timer_cy<7> (led7/Mcount_timer_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  led7/Mcount_timer_cy<8> (led7/Mcount_timer_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  led7/Mcount_timer_cy<9> (led7/Mcount_timer_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  led7/Mcount_timer_cy<10> (led7/Mcount_timer_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<11> (led7/Mcount_timer_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<12> (led7/Mcount_timer_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<13> (led7/Mcount_timer_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<14> (led7/Mcount_timer_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<15> (led7/Mcount_timer_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<16> (led7/Mcount_timer_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<17> (led7/Mcount_timer_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<18> (led7/Mcount_timer_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<19> (led7/Mcount_timer_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<20> (led7/Mcount_timer_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<21> (led7/Mcount_timer_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<22> (led7/Mcount_timer_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<23> (led7/Mcount_timer_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<24> (led7/Mcount_timer_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<25> (led7/Mcount_timer_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<26> (led7/Mcount_timer_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<27> (led7/Mcount_timer_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<28> (led7/Mcount_timer_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  led7/Mcount_timer_cy<29> (led7/Mcount_timer_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  led7/Mcount_timer_cy<30> (led7/Mcount_timer_cy<30>)
     XORCY:CI->O           1   0.699   0.000  led7/Mcount_timer_xor<31> (led7/Mcount_timer31)
     FDCE:D                    0.268          led7/timer_31
    ----------------------------------------
    Total                      7.703ns (6.067ns logic, 1.635ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 1)
  Source:            led7/control_2 (FF)
  Destination:       Led<7> (PAD)
  Source Clock:      mclk rising

  Data Path: led7/control_2 to Led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.514   0.451  led7/control_2 (led7/control_2)
     OBUF:I->O                 3.169          Led_7_OBUF (Led<7>)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.81 secs
 
--> 

Total memory usage is 248452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  125 (   0 filtered)
Number of infos    :   12 (   0 filtered)

