# do MI-CircuitosDigitais-Problema-3.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:31:20 on Jan 06,2024
# vlog -work work MI-CircuitosDigitais-Problema-3.vo 
# -- Compiling module modulo_reset_contador_dd
# 
# Top level modules:
# 	modulo_reset_contador_dd
# End time: 05:31:20 on Jan 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:31:20 on Jan 06,2024
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module modulo_reset_contador_dd_vlg_vec_tst
# 
# Top level modules:
# 	modulo_reset_contador_dd_vlg_vec_tst
# End time: 05:31:20 on Jan 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.modulo_reset_contador_dd_vlg_vec_tst 
# Start time: 05:31:21 on Jan 06,2024
# Loading work.modulo_reset_contador_dd_vlg_vec_tst
# Loading work.modulo_reset_contador_dd
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#23
# ** Note: $stop    : Waveform1.vwf.vt(44)
#    Time: 160 ns  Iteration: 0  Instance: /modulo_reset_contador_dd_vlg_vec_tst
# Break in Module modulo_reset_contador_dd_vlg_vec_tst at Waveform1.vwf.vt line 44
# Stopped at Waveform1.vwf.vt line 44
# End time: 05:31:21 on Jan 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
