// Seed: 414714687
`timescale 1 ps / 1 ps
module module_0 (
    output reg id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output id_4,
    input id_5,
    input id_6
);
  always @(posedge 1) begin
    if (id_2)
      if (!id_6 == id_5) id_0 <= id_2;
      else id_3 = id_5;
    else {id_6, 1'd0} <= id_5;
  end
  logic id_7 = 1;
  logic id_8;
  logic id_9;
  logic id_10;
  assign id_9 = 1 - id_1(1);
  logic id_11;
  logic id_12;
  type_23(
      id_1, 1'h0
  ); defparam id_13.id_14 = 1;
endmodule
