{
	"Gate Swap" : [],
	"Ref Des" : [],
	"Pin Swap" : [],
	"Component Property" : [],
	"Net Property" : [
		{
			"Name" : "DVP_D0",
			"C_PATH" : "@dpu.schematic1(sch_1):dvp_d0",
			"PropName" : "RELATIVE_PROPAGATION_DELAY",
			"Logical" : "MG_DVP:G:AD:AR::",
			"Physical" : null
		},
		{
			"Name" : "DVP_D2",
			"C_PATH" : "@dpu.schematic1(sch_1):dvp_d2",
			"PropName" : "RELATIVE_PROPAGATION_DELAY",
			"Logical" : "MG_DVP:G:AD:AR::",
			"Physical" : null
		},
		{
			"Name" : "H2_D11",
			"C_PATH" : "@dpu.schematic1(sch_1):h2_d11",
			"PropName" : "RELATIVE_PROPAGATION_DELAY",
			"Logical" : "MG_DATABUS_0_7:G:AD:AR::",
			"Physical" : null
		},
		{
			"Name" : "H2_D2",
			"C_PATH" : "@dpu.schematic1(sch_1):h2_d2",
			"PropName" : "RELATIVE_PROPAGATION_DELAY",
			"Logical" : "MG1:G:AD:AR::",
			"Physical" : null
		},
		{
			"Name" : "H2_CKP",
			"C_PATH" : "@dpu.schematic1(sch_1):h2_ckp",
			"PropName" : "RELATIVE_PROPAGATION_DELAY",
			"Logical" : "MG1:G:AD:AR:0.2000 MM:1 %",
			"Physical" : null
		},
		{
			"Name" : "H2_CKP",
			"C_PATH" : "@dpu.schematic1(sch_1):h2_ckp",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "H2_CK",
			"Physical" : null
		},
		{
			"Name" : "H2_CKN",
			"C_PATH" : "@dpu.schematic1(sch_1):h2_ckn",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "H2_CK",
			"Physical" : null
		},
		{
			"Name" : "H1_D12",
			"C_PATH" : "@dpu.schematic1(sch_1):h1_d12",
			"PropName" : "MIN_LINE_WIDTH",
			"Logical" : "0.1016 MM",
			"Physical" : null
		},
		{
			"Name" : "IR_PCLK",
			"C_PATH" : "@dpu.schematic1(sch_1):ir_pclk",
			"PropName" : "RELATIVE_PROPAGATION_DELAY",
			"Logical" : "MG_IR_CAM:G:AD:AR::",
			"Physical" : null
		},
		{
			"Name" : "H1_D14",
			"C_PATH" : "@dpu.schematic1(sch_1):h1_d14",
			"PropName" : "RELATIVE_PROPAGATION_DELAY",
			"Logical" : "MG2:G:AD:AR::",
			"Physical" : null
		},
		{
			"Name" : "H1_D15",
			"C_PATH" : "@dpu.schematic1(sch_1):h1_d15",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "CK",
			"Physical" : null
		},
		{
			"Name" : "H1_D15",
			"C_PATH" : "@dpu.schematic1(sch_1):h1_d15",
			"PropName" : "MIN_LINE_WIDTH",
			"Logical" : "0.1016 MM",
			"Physical" : null
		},
		{
			"Name" : "H1_CKP",
			"C_PATH" : "@dpu.schematic1(sch_1):h1_ckp",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "H1_CK",
			"Physical" : null
		},
		{
			"Name" : "H1_CKN",
			"C_PATH" : "@dpu.schematic1(sch_1):h1_ckn",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "H1_CK",
			"Physical" : null
		},
		{
			"Name" : "H1_RWDS1",
			"C_PATH" : "@dpu.schematic1(sch_1):h1_rwds1",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "CK",
			"Physical" : null
		},
		{
			"Name" : "H1_RWDS1",
			"C_PATH" : "@dpu.schematic1(sch_1):h1_rwds1",
			"PropName" : "MIN_LINE_WIDTH",
			"Logical" : "0.1016 MM",
			"Physical" : null
		},
		{
			"Name" : "N2902183",
			"C_PATH" : "@dpu.schematic1(sch_1):n2902183",
			"PropName" : "RELATIVE_PROPAGATION_DELAY",
			"Logical" : "MG4:G:AD:AR::",
			"Physical" : null
		},
		{
			"Name" : "IR_D2",
			"C_PATH" : "@dpu.schematic1(sch_1):ir_d2",
			"PropName" : "RELATIVE_PROPAGATION_DELAY",
			"Logical" : "MG_DATABUS_8_15:G:AD:AR::",
			"Physical" : null
		},
		{
			"Name" : "N2902207",
			"C_PATH" : "@dpu.schematic1(sch_1):n2902207",
			"PropName" : "RELATIVE_PROPAGATION_DELAY",
			"Logical" : "MG3:G:AD:AR::",
			"Physical" : null
		},
		{
			"Name" : "IO-4",
			"C_PATH" : "@dpu.schematic1(sch_1):\\io-4\\",
			"PropName" : "RELATIVE_PROPAGATION_DELAY",
			"Logical" : "MG_DATABUS_8_15:G:AD:AR::",
			"Physical" : null
		},
		{
			"Name" : "MIPI2_CLK+",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi2_clk+\\",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "MIPI2_CLK",
			"Physical" : null
		},
		{
			"Name" : "MIPI2_CLK+",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi2_clk+\\",
			"PropName" : "MIN_LINE_WIDTH",
			"Logical" : "0.1016 MM",
			"Physical" : null
		},
		{
			"Name" : "MIPI2_CLK-",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi2_clk-\\",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "MIPI2_CLK",
			"Physical" : null
		},
		{
			"Name" : "MIPI2_CLK-",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi2_clk-\\",
			"PropName" : "MIN_LINE_WIDTH",
			"Logical" : "0.1016 MM",
			"Physical" : null
		},
		{
			"Name" : "MIPI2_D0+",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi2_d0+\\",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "MIPI2_D0",
			"Physical" : null
		},
		{
			"Name" : "MIPI2_D0+",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi2_d0+\\",
			"PropName" : "MIN_LINE_WIDTH",
			"Logical" : "0.1016 MM",
			"Physical" : null
		},
		{
			"Name" : "MIPI2_D0-",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi2_d0-\\",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "MIPI2_D0",
			"Physical" : null
		},
		{
			"Name" : "MIPI2_D0-",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi2_d0-\\",
			"PropName" : "MIN_LINE_WIDTH",
			"Logical" : "0.1016 MM",
			"Physical" : null
		},
		{
			"Name" : "TN",
			"C_PATH" : "@dpu.schematic1(sch_1):tn",
			"PropName" : "RELATIVE_PROPAGATION_DELAY",
			"Logical" : "MG4:G:AD:AR::",
			"Physical" : null
		},
		{
			"Name" : "TN",
			"C_PATH" : "@dpu.schematic1(sch_1):tn",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "T",
			"Physical" : null
		},
		{
			"Name" : "MIPI2_D1+",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi2_d1+\\",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "MIPI2_D1",
			"Physical" : null
		},
		{
			"Name" : "MIPI2_D1+",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi2_d1+\\",
			"PropName" : "MIN_LINE_WIDTH",
			"Logical" : "0.1016 MM",
			"Physical" : null
		},
		{
			"Name" : "TP",
			"C_PATH" : "@dpu.schematic1(sch_1):tp",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "T",
			"Physical" : null
		},
		{
			"Name" : "MIPI2_D1-",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi2_d1-\\",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "MIPI2_D1",
			"Physical" : null
		},
		{
			"Name" : "MIPI2_D1-",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi2_d1-\\",
			"PropName" : "MIN_LINE_WIDTH",
			"Logical" : "0.1016 MM",
			"Physical" : null
		},
		{
			"Name" : "RN",
			"C_PATH" : "@dpu.schematic1(sch_1):rn",
			"PropName" : "RELATIVE_PROPAGATION_DELAY",
			"Logical" : "MG3:G:AD:AR::",
			"Physical" : null
		},
		{
			"Name" : "RN",
			"C_PATH" : "@dpu.schematic1(sch_1):rn",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "R",
			"Physical" : null
		},
		{
			"Name" : "RP",
			"C_PATH" : "@dpu.schematic1(sch_1):rp",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "R",
			"Physical" : null
		},
		{
			"Name" : "MIPI1_CLK+",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi1_clk+\\",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "MIPI1_CLK",
			"Physical" : null
		},
		{
			"Name" : "MIPI1_CLK+",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi1_clk+\\",
			"PropName" : "MIN_LINE_WIDTH",
			"Logical" : "0.1016 MM",
			"Physical" : null
		},
		{
			"Name" : "MIPI1_CLK-",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi1_clk-\\",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "MIPI1_CLK",
			"Physical" : null
		},
		{
			"Name" : "MIPI1_CLK-",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi1_clk-\\",
			"PropName" : "MIN_LINE_WIDTH",
			"Logical" : "0.1016 MM",
			"Physical" : null
		},
		{
			"Name" : "MIPI1_D0+",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi1_d0+\\",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "MIPI1_D0",
			"Physical" : null
		},
		{
			"Name" : "MIPI1_D0+",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi1_d0+\\",
			"PropName" : "MIN_LINE_WIDTH",
			"Logical" : "0.1016 MM",
			"Physical" : null
		},
		{
			"Name" : "MIPI1_D0-",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi1_d0-\\",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "MIPI1_D0",
			"Physical" : null
		},
		{
			"Name" : "MIPI1_D0-",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi1_d0-\\",
			"PropName" : "MIN_LINE_WIDTH",
			"Logical" : "0.1016 MM",
			"Physical" : null
		},
		{
			"Name" : "MIPI1_D1+",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi1_d1+\\",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "MIPI1_D1",
			"Physical" : null
		},
		{
			"Name" : "MIPI1_D1+",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi1_d1+\\",
			"PropName" : "MIN_LINE_WIDTH",
			"Logical" : "0.1016 MM",
			"Physical" : null
		},
		{
			"Name" : "MIPI1_D1-",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi1_d1-\\",
			"PropName" : "DIFFERENTIAL_PAIR",
			"Logical" : "MIPI1_D1",
			"Physical" : null
		},
		{
			"Name" : "MIPI1_D1-",
			"C_PATH" : "@dpu.schematic1(sch_1):\\mipi1_d1-\\",
			"PropName" : "MIN_LINE_WIDTH",
			"Logical" : "0.1016 MM",
			"Physical" : null
		}
	],
	"Pin Property" : [],
	"Component" : [
		{
			"Name" : "TP17",
			"C_PATH" : "@dpu.schematic1(sch_1):ins3346431@discrete.\\t point f.normal\\(chips)",
			"Logical" : "TP17",
			"Physical" : null
		},
		{
			"Name" : "TP18",
			"C_PATH" : "@dpu.schematic1(sch_1):ins3346443@discrete.\\t point f.normal\\(chips)",
			"Logical" : "TP18",
			"Physical" : null
		},
		{
			"Name" : "TP19",
			"C_PATH" : "@dpu.schematic1(sch_1):ins3346455@discrete.\\t point f.normal\\(chips)",
			"Logical" : "TP19",
			"Physical" : null
		},
		{
			"Name" : "TP20",
			"C_PATH" : "@dpu.schematic1(sch_1):ins3346467@discrete.\\t point f.normal\\(chips)",
			"Logical" : "TP20",
			"Physical" : null
		},
		{
			"Name" : "TP21",
			"C_PATH" : "@dpu.schematic1(sch_1):ins3346479@discrete.\\t point f.normal\\(chips)",
			"Logical" : "TP21",
			"Physical" : null
		},
		{
			"Name" : "TP22",
			"C_PATH" : "@dpu.schematic1(sch_1):ins3346525@discrete.\\t point f.normal\\(chips)",
			"Logical" : "TP22",
			"Physical" : null
		},
		{
			"Name" : "TP23",
			"C_PATH" : "@dpu.schematic1(sch_1):ins3346537@discrete.\\t point f.normal\\(chips)",
			"Logical" : "TP23",
			"Physical" : null
		},
		{
			"Name" : "TP24",
			"C_PATH" : "@dpu.schematic1(sch_1):ins3346549@discrete.\\t point f.normal\\(chips)",
			"Logical" : "TP24",
			"Physical" : null
		},
		{
			"Name" : "TP25",
			"C_PATH" : "@dpu.schematic1(sch_1):ins3346561@discrete.\\t point f.normal\\(chips)",
			"Logical" : "TP25",
			"Physical" : null
		},
		{
			"Name" : "TP26",
			"C_PATH" : "@dpu.schematic1(sch_1):ins3346573@discrete.\\t point f.normal\\(chips)",
			"Logical" : "TP26",
			"Physical" : null
		},
		{
			"Name" : "TP27",
			"C_PATH" : "@dpu.schematic1(sch_1):ins3346615@discrete.\\t point f.normal\\(chips)",
			"Logical" : "TP27",
			"Physical" : null
		},
		{
			"Name" : "TP28",
			"C_PATH" : "@dpu.schematic1(sch_1):ins3346627@discrete.\\t point f.normal\\(chips)",
			"Logical" : "TP28",
			"Physical" : null
		},
		{
			"Name" : "TP29",
			"C_PATH" : "@dpu.schematic1(sch_1):ins3346639@discrete.\\t point f.normal\\(chips)",
			"Logical" : "TP29",
			"Physical" : null
		},
		{
			"Name" : "TP30",
			"C_PATH" : "@dpu.schematic1(sch_1):ins3346651@discrete.\\t point f.normal\\(chips)",
			"Logical" : "TP30",
			"Physical" : null
		},
		{
			"Name" : "TP31",
			"C_PATH" : "@dpu.schematic1(sch_1):ins3346663@discrete.\\t point f.normal\\(chips)",
			"Logical" : "TP31",
			"Physical" : null
		}
	],
	"Net" : [],
	"Connection" : []
}
