irun(64): 15.10-s014: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.10-s014: Started on Mar 21, 2018 at 18:22:41 IST
irun
	-f rwlBuff_strip_tb.f
		../../verilog_modules/define.v
		rwlBuff_strip_tb.v
		../../verilog_modules/rwlBuff_strip/rwlBuff_strip.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v
	-debug
	-nospecify
Recompiling... reason: file './rwlBuff_strip_tb.v' is newer than expected.
	expected: Wed Mar 21 18:21:10 2018
	actual:   Wed Mar 21 18:21:29 2018
file: rwlBuff_strip_tb.v
	module worklib.rwlBuff_strip_tb:v
		errors: 0, warnings: 0
file: /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
ncvlog: *W,LIBNOU: Library "/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v" given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'sc12_cln65lp_base_rvt' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		rwlBuff_strip_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.rwlBuff_strip_tb:v <0x1186b8d8>
			streams:   3, words:  5154
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                10       3
		Primitives:              8       1
		Registers:               1       1
		Expanded wires:          8       1
		Initial blocks:          1       1
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.rwlBuff_strip_tb:v
Loading snapshot worklib.rwlBuff_strip_tb:v .................... Done
ncsim> source /opt/cadence/INCISIV/151/tools/inca/files/ncsimrc
ncsim> run
		time:	IN		OUT
                   0:	00000001	00000001
                   2:	01000001	01000001
                   4:	01100001	01100001
                   5:	10010010	10010010
Simulation complete via $finish(1) at time 9 NS + 0
./rwlBuff_strip_tb.v:27 			#4 $finish;			
ncsim> exit
TOOL:	irun(64)	15.10-s014: Exiting on Mar 21, 2018 at 18:22:42 IST  (total: 00:00:01)
