HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:hc283
Implementation;Synthesis||null||@N: Running in 64-bit mode||hc283.srr(11);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||hc283.srr(15);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/15||null;null
Implementation;Synthesis|| CG364 ||@N: Synthesizing module hc283 in library work.||hc283.srr(26);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/26||hc283.v(21);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\hdl\hc283.v'/linenumber/21
Implementation;Synthesis||null||@N: Running in 64-bit mode||hc283.srr(38);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/38||null;null
Implementation;Synthesis|| NF107 ||@N: Selected library: work cell: hc283 view verilog as top level||hc283.srr(39);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/39||hc283.v(21);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\hdl\hc283.v'/linenumber/21
Implementation;Synthesis|| NF107 ||@N: Selected library: work cell: hc283 view verilog as top level||hc283.srr(40);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/40||hc283.v(21);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\hdl\hc283.v'/linenumber/21
Implementation;Synthesis||null||@N: Running in 64-bit mode||hc283.srr(61);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/61||null;null
Implementation;Synthesis|| NF107 ||@N: Selected library: work cell: hc283 view verilog as top level||hc283.srr(62);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/62||hc283.v(21);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\hdl\hc283.v'/linenumber/21
Implementation;Synthesis|| NF107 ||@N: Selected library: work cell: hc283 view verilog as top level||hc283.srr(63);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/63||hc283.v(21);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\hdl\hc283.v'/linenumber/21
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||hc283.srr(86);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/86||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||hc283.srr(87);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/87||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file C:\EDA\cpu74hc283\synthesis\hc283.sap.||hc283.srr(108);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/108||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||hc283.srr(135);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/135||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||hc283.srr(136);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/136||null;null
Implementation;Synthesis|| MF176 ||@N: Default generator successful ||hc283.srr(154);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/154||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||hc283.srr(242);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/242||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||hc283.srr(244);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc283\synthesis\hc283.srr'/linenumber/244||null;null
