Release 14.2 Map P.28xd (lin)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr
off -lc off -detail -power off -o cam_map.ncd cam.ngd cam.pcf 
Target Device  : xc6slx45
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Oct 25 14:17:58 2012

Design Summary
--------------
Number of errors:      0
Number of warnings:    3
Slice Logic Utilization:
  Number of Slice Registers:                 2,620 out of  54,576    4%
    Number used as Flip Flops:               2,620
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,693 out of  27,288    9%
    Number used as logic:                    2,502 out of  27,288    9%
      Number using O6 output only:           1,682
      Number using O5 output only:             250
      Number using O5 and O6:                  570
      Number used as ROM:                        0
    Number used as Memory:                      19 out of   6,408    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            19
        Number using O6 output only:            15
        Number using O5 output only:             0
        Number using O5 and O6:                  4
    Number used exclusively as route-thrus:    172
      Number with same-slice register load:    152
      Number with same-slice carry load:        20
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,083 out of   6,822   15%
  Nummber of MUXCYs used:                      496 out of  13,644    3%
  Number of LUT Flip Flop pairs used:        3,292
    Number with an unused Flip Flop:         1,124 out of   3,292   34%
    Number with an unused LUT:                 599 out of   3,292   18%
    Number of fully used LUT-FF pairs:       1,569 out of   3,292   47%
    Number of unique control sets:             255
    Number of slice register sites lost
      to control set restrictions:             781 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       128 out of     218   58%
    Number of LOCed IOBs:                      128 out of     128  100%
    IOB Flip Flops:                              2
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of     116    0%
  Number of RAMB8BWERs:                          8 out of     232    3%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                      11 out of      16   68%
    Number used as BUFGs:                       11
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   0 out of     376    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            0 out of      58    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            3 out of       4   75%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.51

Peak Memory Usage:  359 MB
Total REAL time to MAP completion:  1 mins 31 secs 
Total CPU time to MAP completion (all processors):   1 mins 31 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Timing:3159 - The DCM, inst_syscon/Inst_dcm_recfg/dcm_clkgen_inst, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK.
   No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:LIT:243 - Logical network N765 has no load.
INFO:LIT:243 - Logical network N769 has no load.
INFO:LIT:243 - Logical network sw_i<7>_IBUF has no load.
INFO:LIT:243 - Logical network sw_i<6>_IBUF has no load.
INFO:LIT:243 - Logical network sw_i<5>_IBUF has no load.
INFO:LIT:243 - Logical network sw_i<4>_IBUF has no load.
INFO:LIT:243 - Logical network sw_i<3>_IBUF has no load.
INFO:LIT:243 - Logical network sw_i<2>_IBUF has no load.
INFO:LIT:243 - Logical network sw_i<1>_IBUF has no load.
INFO:LIT:243 - Logical network sw_i<0>_IBUF has no load.
INFO:LIT:243 - Logical network tmds_tx_scl_IBUF has no load.
INFO:LIT:243 - Logical network tmds_tx_sda_IBUF has no load.
INFO:LIT:243 - Logical network
   inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<7> has no load.
INFO:LIT:243 - Logical network
   inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<6> has no load.
INFO:LIT:243 - Logical network
   inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<5> has no load.
INFO:LIT:243 - Logical network
   inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<4> has no load.
INFO:LIT:243 - Logical network
   inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<3> has no load.
INFO:LIT:243 - Logical network
   inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<2> has no load.
INFO:LIT:243 - Logical network
   inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<1> has no load.
INFO:LIT:243 - Logical network
   inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<0> has no load.
INFO:LIT:243 - Logical network
   inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.gcx.clkx/rd_q<2><0> has no load.
INFO:LIT:243 - Logical network
   inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.gl0.wr/gwss.wsts/ram_full_i has no load.
INFO:LIT:243 - Logical network
   inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.gl0.wr/gwss.wsts/ram_full_i has no load.
INFO:LIT:243 - Logical network
   inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.gl0.rd/gr1.rfwft/empty_fwft_i has no load.
INFO:LIT:243 - Logical network
   inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.gl0.wr/gwss.wsts/ram_full_i has no load.
INFO:LIT:243 - Logical network
   inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  45 block(s) removed
  21 block(s) optimized away
  45 signal(s) removed
 271 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<7>" is loadless and has been removed.
 Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7" (FF) removed.
  The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/GND_180_o_GND_180_o_sub_2_OUT<7>" is loadless and
has been removed.
   Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_xor<7>"
(XOR) removed.
    The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_cy<6>" is
loadless and has been removed.
     Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_cy<6>" (MUX)
removed.
      The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_cy<5>" is
loadless and has been removed.
       Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_cy<5>" (MUX)
removed.
        The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_cy<4>" is
loadless and has been removed.
         Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_cy<4>" (MUX)
removed.
          The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_cy<3>" is
loadless and has been removed.
           Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_cy<3>" (MUX)
removed.
            The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_cy<2>" is
loadless and has been removed.
             Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_cy<2>" (MUX)
removed.
              The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_cy<1>" is
loadless and has been removed.
               Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_cy<1>" (MUX)
removed.
                The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_cy<0>" is
loadless and has been removed.
                 Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_cy<0>" (MUX)
removed.
                  The signal "inst_fbctl/my_pixel_fifo/N0" is loadless and has been removed.
                   Loadless block "inst_fbctl/my_pixel_fifo/XST_VCC" (ONE) removed.
                  The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_cy<0>_rt" is
loadless and has been removed.
                   Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_cy<0>_rt"
(ROM) removed.
                The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_lut<1>" is
loadless and has been removed.
                 Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_lut<1>"
(ROM) removed.
              The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_lut<2>" is
loadless and has been removed.
               Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_lut<2>"
(ROM) removed.
            The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_lut<3>" is
loadless and has been removed.
             Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_lut<3>"
(ROM) removed.
          The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_lut<4>" is
loadless and has been removed.
           Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_lut<4>"
(ROM) removed.
        The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_lut<5>" is
loadless and has been removed.
         Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_lut<5>"
(ROM) removed.
      The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_lut<6>" is
loadless and has been removed.
       Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_lut<6>"
(ROM) removed.
    The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_lut<7>" is
loadless and has been removed.
     Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_lut<7>"
(ROM) removed.
The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<6>" is loadless and has been removed.
 Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6" (FF) removed.
  The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/GND_180_o_GND_180_o_sub_2_OUT<6>" is loadless and
has been removed.
   Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_xor<6>"
(XOR) removed.
The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<5>" is loadless and has been removed.
 Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5" (FF) removed.
  The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/GND_180_o_GND_180_o_sub_2_OUT<5>" is loadless and
has been removed.
   Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_xor<5>"
(XOR) removed.
The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<4>" is loadless and has been removed.
 Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
  The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/GND_180_o_GND_180_o_sub_2_OUT<4>" is loadless and
has been removed.
   Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_xor<4>"
(XOR) removed.
The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<3>" is loadless and has been removed.
 Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
  The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/GND_180_o_GND_180_o_sub_2_OUT<3>" is loadless and
has been removed.
   Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_xor<3>"
(XOR) removed.
The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<2>" is loadless and has been removed.
 Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
  The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/GND_180_o_GND_180_o_sub_2_OUT<2>" is loadless and
has been removed.
   Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_xor<2>"
(XOR) removed.
The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<1>" is loadless and has been removed.
 Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1" (FF) removed.
  The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/GND_180_o_GND_180_o_sub_2_OUT<1>" is loadless and
has been removed.
   Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_xor<1>"
(XOR) removed.
The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i<0>" is loadless and has been removed.
 Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0" (FF) removed.
  The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/GND_180_o_GND_180_o_sub_2_OUT<0>" is loadless and
has been removed.
   Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.grdc1.rdc/Msub_GND_180_o_GND_180_o_sub_2_OUT<7:0>_xor<0>"
(XOR) removed.
The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gcx.clkx/rd_q<2><0>" is loadless and has been removed.
 Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0" (FF) removed.
  The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gcx.clkx/rd_q<1><0>" is loadless and has been removed.
   Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0" (FF) removed.
    The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gcx.clkx/rd_q<0><0>" is loadless and has been removed.
     Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
      The signal
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_34_o" is loadless and has been removed.
       Loadless block
"inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_34_o_xo<0>1" (ROM) removed.
The signal
"inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/gwss.wsts/ram_full_i" is loadless and has been removed.
 Loadless block
"inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
The signal
"inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/gwss.wsts/ram_full_i" is loadless and has been removed.
 Loadless block
"inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
The signal
"inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/gr1.rfwft/empty_fwft_i" is loadless and has been removed.
 Loadless block
"inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/gr1.rfwft/empty_fwft_i" (FF) removed.
  The signal
"inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o" is loadless
and has been removed.
   Loadless block
"inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o1" (ROM)
removed.
    The signal
"inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" is loadless and has been removed.
     Loadless block
"inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" (FF) removed.
The signal
"inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/gwss.wsts/ram_full_i" is loadless and has been removed.
 Loadless block
"inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
The signal
"inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" is loadless and has been removed.
 Loadless block
"inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" (FF) removed.
  The signal
"inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o" is loadless
and has been removed.
   Loadless block
"inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o1" (ROM)
removed.
    The signal
"inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" is loadless and has been removed.
     Loadless block
"inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" (FF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
GND
		inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XS
T_GND
GND 		inst_fbctl/auxr_fifo_comp/XST_GND
GND
		inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XS
T_GND
GND 		inst_fbctl/auxw_fifo_comp/XST_GND
GND 		inst_fbctl/my_pixel_fifo/XST_GND
GND
		inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XS
T_GND
GND 		inst_fbctl/pr_fifo_comp_a/XST_GND
GND
		inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XS
T_GND
GND 		inst_fbctl/pr_fifo_comp_b/XST_GND
GND
		inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_
GND
GND 		inst_fbctl/pw_fifo_comp/XST_GND
GND
		my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fif
o.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		my_i2c_a/my_i2cfifo/XST_GND
GND
		my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fif
o.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		my_i2c_b/my_i2cfifo/XST_GND
GND 		inst_camctla/XST_GND
VCC 		inst_camctla/XST_VCC
GND 		inst_camctlb/XST_GND
VCC 		inst_camctlb/XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1 		inst_fbctl/Mcount_x_cy<3>_rt
LUT1 		inst_fbctl/Mcount_x_cy<2>_rt
LUT1 		inst_fbctl/Mcount_x_cy<1>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<21>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<20>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<19>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<18>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<17>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<16>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<15>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<14>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<13>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<12>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<11>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<10>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<9>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<8>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<7>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<6>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<5>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<4>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<3>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<2>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_cy<1>_rt
LUT1 		inst_fbctl/Mcount_y_cy<7>_rt
LUT1 		inst_fbctl/Mcount_y_cy<6>_rt
LUT1 		inst_fbctl/Mcount_y_cy<5>_rt
LUT1 		inst_fbctl/Mcount_y_cy<4>_rt
LUT1 		inst_fbctl/Mcount_y_cy<3>_rt
LUT1 		inst_fbctl/Mcount_y_cy<2>_rt
LUT1 		inst_fbctl/Mcount_y_cy<1>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<21>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<20>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<19>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<18>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<17>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<16>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<15>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<14>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<13>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<12>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<11>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<10>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<9>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<8>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<7>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<6>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<5>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<4>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<3>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<2>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_cy<1>_rt
LUT1 		inst_fbctl/Madd_my_aux_wr_addr[23]_GND_229_o_add_157_OUT_cy<22>_rt
LUT1 		inst_fbctl/Madd_my_aux_wr_addr[23]_GND_229_o_add_157_OUT_cy<21>_rt
LUT1 		inst_fbctl/Madd_my_aux_wr_addr[23]_GND_229_o_add_157_OUT_cy<20>_rt
LUT1 		inst_fbctl/Madd_my_aux_wr_addr[23]_GND_229_o_add_157_OUT_cy<19>_rt
LUT1 		inst_fbctl/Madd_my_aux_wr_addr[23]_GND_229_o_add_157_OUT_cy<18>_rt
LUT1 		inst_fbctl/Madd_my_aux_wr_addr[23]_GND_229_o_add_157_OUT_cy<17>_rt
LUT1 		inst_fbctl/Madd_my_aux_wr_addr[23]_GND_229_o_add_157_OUT_cy<16>_rt
LUT1 		inst_fbctl/Madd_my_aux_wr_addr[23]_GND_229_o_add_157_OUT_cy<15>_rt
LUT1 		inst_fbctl/Madd_my_aux_wr_addr[23]_GND_229_o_add_157_OUT_cy<14>_rt
LUT1 		inst_fbctl/Madd_my_aux_wr_addr[23]_GND_229_o_add_157_OUT_cy<13>_rt
LUT1 		inst_fbctl/Madd_my_aux_wr_addr[23]_GND_229_o_add_157_OUT_cy<12>_rt
LUT1 		inst_fbctl/Madd_my_aux_wr_addr[23]_GND_229_o_add_157_OUT_cy<11>_rt
LUT1 		inst_fbctl/Madd_my_aux_wr_addr[23]_GND_229_o_add_157_OUT_cy<10>_rt
LUT1 		inst_fbctl/Madd_my_aux_wr_addr[23]_GND_229_o_add_157_OUT_cy<9>_rt
LUT1 		inst_fbctl/Madd_my_aux_wr_addr[23]_GND_229_o_add_157_OUT_cy<8>_rt
LUT1 		inst_fbctl/Madd_my_aux_rd_addr[23]_GND_229_o_add_147_OUT_cy<22>_rt
LUT1 		inst_fbctl/Madd_my_aux_rd_addr[23]_GND_229_o_add_147_OUT_cy<21>_rt
LUT1 		inst_fbctl/Madd_my_aux_rd_addr[23]_GND_229_o_add_147_OUT_cy<20>_rt
LUT1 		inst_fbctl/Madd_my_aux_rd_addr[23]_GND_229_o_add_147_OUT_cy<19>_rt
LUT1 		inst_fbctl/Madd_my_aux_rd_addr[23]_GND_229_o_add_147_OUT_cy<18>_rt
LUT1 		inst_fbctl/Madd_my_aux_rd_addr[23]_GND_229_o_add_147_OUT_cy<17>_rt
LUT1 		inst_fbctl/Madd_my_aux_rd_addr[23]_GND_229_o_add_147_OUT_cy<16>_rt
LUT1 		inst_fbctl/Madd_my_aux_rd_addr[23]_GND_229_o_add_147_OUT_cy<15>_rt
LUT1 		inst_fbctl/Madd_my_aux_rd_addr[23]_GND_229_o_add_147_OUT_cy<14>_rt
LUT1 		inst_fbctl/Madd_my_aux_rd_addr[23]_GND_229_o_add_147_OUT_cy<13>_rt
LUT1 		inst_fbctl/Madd_my_aux_rd_addr[23]_GND_229_o_add_147_OUT_cy<12>_rt
LUT1 		inst_fbctl/Madd_my_aux_rd_addr[23]_GND_229_o_add_147_OUT_cy<11>_rt
LUT1 		inst_fbctl/Madd_my_aux_rd_addr[23]_GND_229_o_add_147_OUT_cy<10>_rt
LUT1 		inst_fbctl/Madd_my_aux_rd_addr[23]_GND_229_o_add_147_OUT_cy<9>_rt
LUT1 		inst_fbctl/Madd_my_aux_rd_addr[23]_GND_229_o_add_147_OUT_cy<8>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_cy<22>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_cy<21>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_cy<20>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_cy<19>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_cy<18>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_cy<17>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_cy<16>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_cy<15>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_cy<14>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_cy<13>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_cy<12>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_cy<11>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_cy<10>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_cy<9>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_cy<8>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_cy<7>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_cy<22>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_cy<21>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_cy<20>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_cy<19>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_cy<18>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_cy<17>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_cy<16>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_cy<15>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_cy<14>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_cy<13>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_cy<12>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_cy<11>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_cy<10>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_cy<9>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_cy<8>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_cy<7>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_cy<22>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_cy<21>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_cy<20>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_cy<19>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_cy<18>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_cy<17>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_cy<16>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_cy<15>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_cy<14>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_cy<13>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_cy<12>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_cy<11>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_cy<10>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_cy<9>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_cy<8>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_cy<7>_rt
LUT1 		inst_fbctl/Mcount_src_c_cy<10>_rt
LUT1 		inst_fbctl/Mcount_src_c_cy<9>_rt
LUT1 		inst_fbctl/Mcount_src_c_cy<8>_rt
LUT1 		inst_fbctl/Mcount_src_c_cy<7>_rt
LUT1 		inst_fbctl/Mcount_src_c_cy<6>_rt
LUT1 		inst_fbctl/Mcount_src_c_cy<5>_rt
LUT1 		inst_fbctl/Mcount_src_c_cy<4>_rt
LUT1 		inst_fbctl/Mcount_src_c_cy<3>_rt
LUT1 		inst_fbctl/Mcount_src_c_cy<2>_rt
LUT1 		inst_fbctl/Mcount_src_c_cy<1>_rt
LUT1 		inst_fbctl/Mcount_src_c_cy<0>_rt
LUT1 		inst_fbctl/Mcount_src_b_cy<10>_rt
LUT1 		inst_fbctl/Mcount_src_b_cy<9>_rt
LUT1 		inst_fbctl/Mcount_src_b_cy<8>_rt
LUT1 		inst_fbctl/Mcount_src_b_cy<7>_rt
LUT1 		inst_fbctl/Mcount_src_b_cy<6>_rt
LUT1 		inst_fbctl/Mcount_src_b_cy<5>_rt
LUT1 		inst_fbctl/Mcount_src_b_cy<4>_rt
LUT1 		inst_fbctl/Mcount_src_b_cy<3>_rt
LUT1 		inst_fbctl/Mcount_src_b_cy<2>_rt
LUT1 		inst_fbctl/Mcount_src_b_cy<1>_rt
LUT1 		inst_fbctl/Mcount_src_b_cy<0>_rt
LUT1 		inst_fbctl/Mcount_src_a_cy<10>_rt
LUT1 		inst_fbctl/Mcount_src_a_cy<9>_rt
LUT1 		inst_fbctl/Mcount_src_a_cy<8>_rt
LUT1 		inst_fbctl/Mcount_src_a_cy<7>_rt
LUT1 		inst_fbctl/Mcount_src_a_cy<6>_rt
LUT1 		inst_fbctl/Mcount_src_a_cy<5>_rt
LUT1 		inst_fbctl/Mcount_src_a_cy<4>_rt
LUT1 		inst_fbctl/Mcount_src_a_cy<3>_rt
LUT1 		inst_fbctl/Mcount_src_a_cy<2>_rt
LUT1 		inst_fbctl/Mcount_src_a_cy<1>_rt
LUT1 		inst_fbctl/Mcount_src_a_cy<0>_rt
LUT1 		comm.comm_fpga_fx2/Msub_GND_1078_o_GND_1078_o_sub_18_OUT<31:0>_cy<0>_rt
LUT1
		inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibra
tion_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<14>_rt
LUT1
		inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibra
tion_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<13>_rt
LUT1
		inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibra
tion_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<12>_rt
LUT1
		inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibra
tion_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<11>_rt
LUT1
		inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibra
tion_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<10>_rt
LUT1
		inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibra
tion_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<9>_rt
LUT1
		inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibra
tion_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<8>_rt
LUT1
		inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibra
tion_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<7>_rt
LUT1
		inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibra
tion_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<6>_rt
LUT1
		inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibra
tion_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<5>_rt
LUT1
		inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibra
tion_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<4>_rt
LUT1
		inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibra
tion_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<3>_rt
LUT1
		inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibra
tion_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<2>_rt
LUT1
		inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibra
tion_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_cy<1>_rt
LUT1 		inst_fbctl/my_fifo_sink/Mcount_r_rows_cy<6>_rt
LUT1 		inst_fbctl/my_fifo_sink/Mcount_r_rows_cy<5>_rt
LUT1 		inst_fbctl/my_fifo_sink/Mcount_r_rows_cy<4>_rt
LUT1 		inst_fbctl/my_fifo_sink/Mcount_r_rows_cy<3>_rt
LUT1 		inst_fbctl/my_fifo_sink/Mcount_r_rows_cy<2>_rt
LUT1 		inst_fbctl/my_fifo_sink/Mcount_r_rows_cy<1>_rt
LUT1 		inst_fbctl/my_fifo_sink/Mcount_r_cols_cy<7>_rt
LUT1 		inst_fbctl/my_fifo_sink/Mcount_r_cols_cy<6>_rt
LUT1 		inst_fbctl/my_fifo_sink/Mcount_r_cols_cy<5>_rt
LUT1 		inst_fbctl/my_fifo_sink/Mcount_r_cols_cy<4>_rt
LUT1 		inst_fbctl/my_fifo_sink/Mcount_r_cols_cy<3>_rt
LUT1 		inst_fbctl/my_fifo_sink/Mcount_r_cols_cy<2>_rt
LUT1 		inst_fbctl/my_fifo_sink/Mcount_r_cols_cy<1>_rt
LUT1 		inst_videotimingctl/Mcount_VCnt_cy<8>_rt
LUT1 		inst_videotimingctl/Mcount_VCnt_cy<7>_rt
LUT1 		inst_videotimingctl/Mcount_VCnt_cy<6>_rt
LUT1 		inst_videotimingctl/Mcount_VCnt_cy<5>_rt
LUT1 		inst_videotimingctl/Mcount_VCnt_cy<4>_rt
LUT1 		inst_videotimingctl/Mcount_VCnt_cy<3>_rt
LUT1 		inst_videotimingctl/Mcount_VCnt_cy<2>_rt
LUT1 		inst_videotimingctl/Mcount_VCnt_cy<1>_rt
LUT1 		inst_videotimingctl/Mcount_HCnt_cy<9>_rt
LUT1 		inst_videotimingctl/Mcount_HCnt_cy<8>_rt
LUT1 		inst_videotimingctl/Mcount_HCnt_cy<7>_rt
LUT1 		inst_videotimingctl/Mcount_HCnt_cy<6>_rt
LUT1 		inst_videotimingctl/Mcount_HCnt_cy<5>_rt
LUT1 		inst_videotimingctl/Mcount_HCnt_cy<4>_rt
LUT1 		inst_videotimingctl/Mcount_HCnt_cy<3>_rt
LUT1 		inst_videotimingctl/Mcount_HCnt_cy<2>_rt
LUT1 		inst_videotimingctl/Mcount_HCnt_cy<1>_rt
LUT1 		inst_fbctl/Mcount_x_xor<4>_rt
LUT1 		inst_fbctl/Mcount_pb_wr_addr_xor<22>_rt
LUT1 		inst_fbctl/Mcount_y_xor<8>_rt
LUT1 		inst_fbctl/Mcount_pa_wr_addr_xor<22>_rt
LUT1 		inst_fbctl/Madd_my_aux_wr_addr[23]_GND_229_o_add_157_OUT_xor<23>_rt
LUT1 		inst_fbctl/Madd_my_aux_rd_addr[23]_GND_229_o_add_147_OUT_xor<23>_rt
LUT1 		inst_fbctl/Madd_my_pixel_wr_addr[23]_GND_229_o_add_152_OUT_xor<23>_rt
LUT1 		inst_fbctl/Madd_my_pixel_b_rd_addr[23]_GND_229_o_add_142_OUT_xor<23>_rt
LUT1 		inst_fbctl/Madd_my_pixel_a_rd_addr[23]_GND_229_o_add_137_OUT_xor<23>_rt
LUT1 		inst_fbctl/Mcount_src_c_xor<11>_rt
LUT1 		inst_fbctl/Mcount_src_b_xor<11>_rt
LUT1 		inst_fbctl/Mcount_src_a_xor<11>_rt
LUT1
		inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibra
tion_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt
LUT1 		inst_fbctl/my_fifo_sink/Mcount_r_rows_xor<7>_rt
LUT1 		inst_fbctl/my_fifo_sink/Mcount_r_cols_xor<8>_rt
LUT1 		inst_videotimingctl/Mcount_VCnt_xor<9>_rt
LUT1 		inst_videotimingctl/Mcount_HCnt_xor<10>_rt
LUT1
		inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibra
tion_top_inst/mcb_soft_calibration_inst/Madd_n0422_Madd_cy<1>_rt
INV 		inst_syscon/RstDbncQ_1_rstpot1_INV_0
LUT1 		inst_camctla/Mcount_rstCnt_cy<1>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<2>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<3>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<4>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<5>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<6>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<7>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<8>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<9>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<10>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<11>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<12>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<13>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<14>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<15>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<16>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<17>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<18>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<19>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<20>_rt
LUT1 		inst_camctla/Mcount_rstCnt_cy<21>_rt
LUT1 		inst_camctla/Mcount_rstCnt_xor<22>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<1>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<2>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<3>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<4>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<5>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<6>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<7>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<8>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<9>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<10>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<11>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<12>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<13>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<14>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<15>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<16>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<17>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<18>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<19>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<20>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_cy<21>_rt
LUT1 		inst_camctlb/Mcount_rstCnt_xor<22>_rt

Section 11 - Timing Report
--------------------------
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_inst_syscon_pllout_x1 = PERIOD TIMEGRP | SETUP       |    -1.056ns|   141.387ns|       4|        4224
   "inst_syscon_pllout_x1" TS_inst_syscon_I | HOLD        |     0.060ns|            |       0|           0
  nst_dcm_recfg_clkfx HIGH 50%              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_inst_syscon_pllout_x2 = PERIOD TIMEGRP | SETUP       |     3.622ns|     1.007ns|       0|           0
   "inst_syscon_pllout_x2" TS_inst_syscon_I | HOLD        |    -0.954ns|            |      20|       18840
  nst_dcm_recfg_clkfx * 2 HIGH 50%          | MINPERIOD   |     2.899ns|     1.730ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_inst_syscon_Inst_dcm_recfg_clkfx = PER | MINPERIOD   |     0.000ns|     0.925ns|       0|           0
  IOD TIMEGRP "inst_syscon_Inst_dcm_recfg_c | MINLOWPULSE |     5.924ns|     3.334ns|       0|           0
  lkfx" TS_CLK_I * 1.08 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_inst_syscon_ddr2clk_2x = PERIOD TIMEGR | MINPERIOD   |     0.251ns|     1.249ns|       0|           0
  P "inst_syscon_ddr2clk_2x" TS_CLK_I * 6.6 |             |            |            |        |            
  6666667 HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_inst_syscon_ddr2clk_2x_180 = PERIOD TI | MINPERIOD   |     0.251ns|     1.249ns|       0|           0
  MEGRP "inst_syscon_ddr2clk_2x_180" TS_CLK |             |            |            |        |            
  _I * 6.66666667 PHASE 0.75 ns HIGH 50%    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE C | SETUP       |     0.533ns|     0.717ns|       0|           0
  OMP "camb_pclk_i" "RISING"                | HOLD        |     5.880ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE C | SETUP       |     0.533ns|     0.717ns|       0|           0
  OMP "cama_pclk_i" "RISING"                | HOLD        |     5.880ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_CLK_I = PERIOD TIMEGRP "CLK_I" 100 MHz | SETUP       |     6.908ns|     3.092ns|       0|           0
   HIGH 50%                                 | HOLD        |     0.153ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TIMEGRP "fx2data_in" OFFSET = IN 9 ns VAL | SETUP       |     8.399ns|     0.601ns|       0|           0
  ID 15 ns BEFORE COMP "fx2clk_in" "RISING" | HOLD        |     5.474ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TIMEGRP "fx2out" OFFSET = OUT 14 ns AFTER | MAXDELAY    |     8.663ns|     5.337ns|       0|           0
   COMP "fx2clk_in"                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_cambpclk = PERIOD TIMEGRP "cambpclk" 8 | SETUP       |     9.481ns|     3.019ns|       0|           0
  0 MHz HIGH 50%                            | HOLD        |     0.060ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_camapclk = PERIOD TIMEGRP "camapclk" 8 | SETUP       |     9.481ns|     3.019ns|       0|           0
  0 MHz HIGH 50%                            | HOLD        |     0.060ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TIMEGRP "fx2in" OFFSET = IN 11 ns VALID 1 | SETUP       |     9.622ns|     1.378ns|       0|           0
  5 ns BEFORE COMP "fx2clk_in" "RISING"     | HOLD        |     3.737ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TIMEGRP "fx2out_data" OFFSET = OUT 22 ns  | MAXDELAY    |    15.991ns|     6.009ns|       0|           0
  AFTER COMP "fx2clk_in"                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fx2clk_in = PERIOD TIMEGRP "fx2clk_in" | SETUP       |    18.052ns|     1.948ns|       0|           0
   20 ns HIGH 50%                           | HOLD        |     0.071ns|            |       0|           0
                                            | MINPERIOD   |    16.876ns|     3.124ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_inst_syscon_mcb_drp_clk_bfg = PERIOD T | SETUP       |    21.945ns|     2.054ns|       0|           0
  IMEGRP "inst_syscon_mcb_drp_clk_bfg" TS_C | HOLD        |     0.060ns|            |       0|           0
  LK_I * 0.416666667 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_inst_syscon_Inst_dcm_fixed_clkout0 = P | SETUP       |    39.551ns|     2.115ns|       0|           0
  ERIOD TIMEGRP "inst_syscon_Inst_dcm_fixed | HOLD        |     0.071ns|            |       0|           0
  _clkout0" TS_CLK_I * 0.24 HIGH 50%        | MINPERIOD   |    38.542ns|     3.124ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_inst_syscon_Inst_dcm_fixed_clkout1 = P | MINPERIOD   |    39.936ns|     1.730ns|       0|           0
  ERIOD TIMEGRP "inst_syscon_Inst_dcm_fixed |             |            |            |        |            
  _clkout1" TS_CLK_I * 0.24 PHASE 20.833333 |             |            |            |        |            
  3 ns HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_inst_syscon_Inst_dcm_fixed_clkout2 = P | SETUP       |    96.397ns|     3.603ns|       0|           0
  ERIOD TIMEGRP "inst_syscon_Inst_dcm_fixed | HOLD        |     0.060ns|            |       0|           0
  _clkout2" TS_CLK_I * 0.1 HIGH 50%         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_RESET_path" TIG                  | SETUP       |         N/A|     3.315ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_inst_syscon_pllout_xs = PERIOD TIMEGRP | N/A         |         N/A|         N/A|     N/A|         N/A
   "inst_syscon_pllout_xs" TS_inst_syscon_I |             |            |            |        |            
  nst_dcm_recfg_clkfx * 10 HIGH 50%         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.000ns|      5.340ns|    152.698ns|            0|           24|          380|        38803|
| TS_inst_syscon_Inst_dcm_recfg_|      9.259ns|      3.334ns|    141.387ns|            0|           24|            0|         5431|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_inst_syscon_pllout_x2     |      4.630ns|      1.730ns|          N/A|           20|            0|           83|            0|
|  TS_inst_syscon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_inst_syscon_pllout_x1     |      9.259ns|    141.387ns|          N/A|            4|            0|         5348|            0|
| TS_inst_syscon_Inst_dcm_fixed_|     41.667ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkout1                       |             |             |             |             |             |             |             |
| TS_inst_syscon_Inst_dcm_fixed_|     41.667ns|      3.124ns|          N/A|            0|            0|         9493|            0|
| clkout0                       |             |             |             |             |             |             |             |
| TS_inst_syscon_Inst_dcm_fixed_|    100.000ns|      3.603ns|          N/A|            0|            0|        12114|            0|
| clkout2                       |             |             |             |             |             |             |             |
| TS_inst_syscon_ddr2clk_2x_180 |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_inst_syscon_ddr2clk_2x     |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_inst_syscon_mcb_drp_clk_bfg|     24.000ns|      2.054ns|          N/A|            0|            0|        11765|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.



Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| cama_d_i<0>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cama_d_i<1>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cama_d_i<2>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cama_d_i<3>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cama_d_i<4>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cama_d_i<5>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cama_d_i<6>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cama_d_i<7>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cama_fv_i                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cama_lv_i                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| cama_mclk_o                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| cama_pclk_i                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| cama_pwdn_o                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| cama_rst_o                         | IOB              | OUTPUT    | LVCMOS33             |       | 24       | SLOW |              |          |          |
| cama_scl                           | IOB              | BIDIR     | I2C                  |       |          |      |              |          |          |
| cama_sda                           | IOB              | BIDIR     | I2C                  |       |          |      |              |          |          |
| camb_d_i<0>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camb_d_i<1>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camb_d_i<2>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camb_d_i<3>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camb_d_i<4>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camb_d_i<5>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camb_d_i<6>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camb_d_i<7>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camb_fv_i                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camb_lv_i                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| camb_mclk_o                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| camb_pclk_i                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| camb_pwdn_o                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| camb_rst_o                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| camb_scl                           | IOB              | BIDIR     | I2C                  |       |          |      |              |          |          |
| camb_sda                           | IOB              | BIDIR     | I2C                  |       |          |      |              |          |          |
| camx_vdden_o                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| clk_i                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| du<0>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| du<1>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fx2addr_out<0>                     | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2addr_out<1>                     | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2clk_in                          | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| fx2data_io<0>                      | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2data_io<1>                      | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2data_io<2>                      | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2data_io<3>                      | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2data_io<4>                      | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2data_io<5>                      | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2data_io<6>                      | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2data_io<7>                      | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2gotdata_in                      | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| fx2gotroom_in                      | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| fx2oe_out                          | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2pktend_out                      | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2read_out                        | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2write_out                       | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| led_o<0>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led_o<1>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led_o<2>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led_o<3>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led_o<4>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led_o<5>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led_o<6>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led_o<7>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| mcb3_dram_a<0>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<1>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<2>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<3>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<4>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<5>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<6>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<7>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<8>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<9>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<10>                    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<11>                    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<12>                    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<0>                    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<1>                    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<2>                    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_cas_n                    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ck                       | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | OSERDES      |          |          |
| mcb3_dram_ck_n                     | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | OSERDES      |          |          |
| mcb3_dram_cke                      | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_dm                       | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<0>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<1>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<2>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<3>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<4>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<5>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<6>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<7>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<8>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<9>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<10>                   | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<11>                   | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<12>                   | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<13>                   | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<14>                   | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<15>                   | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dqs                      | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      |              | PULLDOWN |          |
| mcb3_dram_dqs_n                    | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      |              | PULLUP   |          |
| mcb3_dram_odt                      | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ras_n                    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_udm                      | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_udqs                     | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      |              | PULLDOWN |          |
| mcb3_dram_udqs_n                   | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      |              | PULLUP   |          |
| mcb3_dram_we_n                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_rzq                           | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          | DEFAULT  |
| mcb3_zio                           | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          | DEFAULT  |
| reset_i                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sup_rst                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw_i<0>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw_i<1>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw_i<2>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw_i<3>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw_i<4>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw_i<5>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw_i<6>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw_i<7>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| tmds_tx_0_n                        | IOBS             | OUTPUT    | TMDS_33              |       |          |      |              |          |          |
| tmds_tx_0_p                        | IOBM             | OUTPUT    | TMDS_33              |       |          |      | OSERDES      |          |          |
| tmds_tx_1_n                        | IOBS             | OUTPUT    | TMDS_33              |       |          |      |              |          |          |
| tmds_tx_1_p                        | IOBM             | OUTPUT    | TMDS_33              |       |          |      | OSERDES      |          |          |
| tmds_tx_2_n                        | IOBS             | OUTPUT    | TMDS_33              |       |          |      |              |          |          |
| tmds_tx_2_p                        | IOBM             | OUTPUT    | TMDS_33              |       |          |      | OSERDES      |          |          |
| tmds_tx_clk_n                      | IOBS             | OUTPUT    | TMDS_33              |       |          |      |              |          |          |
| tmds_tx_clk_p                      | IOBM             | OUTPUT    | TMDS_33              |       |          |      | OSERDES      |          |          |
| tmds_tx_scl                        | IOB              | INPUT     | I2C                  |       |          |      |              |          |          |
| tmds_tx_sda                        | IOB              | INPUT     | I2C                  |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
PLL_ADV "inst_syscon/Inst_10_1_pll/PLL_ADV":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKFBOUT
COMPENSATION:INTERNAL
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 10
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 9.259259
CLKIN2_PERIOD = 9.259259
CLKOUT0_DIVIDE = 1
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 1
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 10
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 5
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER = 0.025


PLL_ADV "inst_syscon/Inst_dcm_fixed/pll_base_inst/PLL_ADV":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKFBOUT
COMPENSATION:SYSTEM_SYNCHRONOUS
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 24
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 10
CLKIN2_PERIOD = 10
CLKOUT0_DIVIDE = 20
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 20
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 180.0
CLKOUT2_DIVIDE = 48
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 1
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 5
REF_JITTER = 0.01


PLL_ADV "inst_syscon/Inst_pll_mcb/PLL_ADV":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKFBOUT
COMPENSATION:INTERNAL
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 20
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 10
CLKIN2_PERIOD = 10
CLKOUT0_DIVIDE = 1
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 1
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 180.0
CLKOUT2_DIVIDE = 16
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 1
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 3
REF_JITTER = 0.04



Section 12 - Control Set Information
------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal          | Reset Signal                                                                                                                                                                   | Set Signal | Enable Signal                                                                                                                                                   | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| camapclk              |                                                                                                                                                                                |            |                                                                                                                                                                 | 6                | 8              |
| camapclk              |                                                                                                                                                                                |            | inst_camctla/intRst_inv                                                                                                                                         | 8                | 16             |
| camapclk              |                                                                                                                                                                                |            | inst_fbctl/_n1745_inv                                                                                                                                           | 2                | 16             |
| camapclk              |                                                                                                                                                                                |            | inst_fbctl/_n1793_inv                                                                                                                                           | 2                | 6              |
| camapclk              | inst_camctla/_n0064                                                                                                                                                            |            | inst_camctla/intRst_inv                                                                                                                                         | 1                | 1              |
| camapclk              | inst_camctla/intRst                                                                                                                                                            |            |                                                                                                                                                                 | 1                | 1              |
| camapclk              | inst_fbctl/Mcount_pa_wr_addr_val                                                                                                                                               |            | inst_fbctl/stateWrA_FSM_FFd3                                                                                                                                    | 6                | 23             |
| camapclk              | inst_fbctl/SCalibDoneA_p2_wr_empty_OR_123_o                                                                                                                                    |            |                                                                                                                                                                 | 1                | 2              |
| camapclk              | inst_fbctl/inst_localrstb1_a/RstQ_4                                                                                                                                            |            |                                                                                                                                                                 | 2                | 2              |
| camapclk              | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL                                     |            |                                                                                                                                                                 | 1                | 4              |
| camapclk              | inst_fbctl/rstcam_a_int                                                                                                                                                        |            |                                                                                                                                                                 | 1                | 4              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cambpclk              |                                                                                                                                                                                |            |                                                                                                                                                                 | 5                | 8              |
| cambpclk              |                                                                                                                                                                                |            | inst_camctlb/intRst_inv                                                                                                                                         | 8                | 16             |
| cambpclk              |                                                                                                                                                                                |            | inst_fbctl/_n1797_inv                                                                                                                                           | 2                | 16             |
| cambpclk              |                                                                                                                                                                                |            | inst_fbctl/_n1845_inv                                                                                                                                           | 2                | 6              |
| cambpclk              | inst_camctlb/_n0064                                                                                                                                                            |            | inst_camctlb/intRst_inv                                                                                                                                         | 1                | 1              |
| cambpclk              | inst_camctlb/intRst                                                                                                                                                            |            |                                                                                                                                                                 | 1                | 1              |
| cambpclk              | inst_fbctl/Reset_OR_DriverANDClockEnable                                                                                                                                       |            | inst_fbctl/stateWrB_FSM_FFd3                                                                                                                                    | 6                | 23             |
| cambpclk              | inst_fbctl/SCalibDoneB_p1_wr_empty_OR_127_o                                                                                                                                    |            |                                                                                                                                                                 | 1                | 2              |
| cambpclk              | inst_fbctl/inst_localrstb1_b/RstQ_4                                                                                                                                            |            |                                                                                                                                                                 | 2                | 2              |
| cambpclk              | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL                                     |            |                                                                                                                                                                 | 1                | 4              |
| cambpclk              | inst_fbctl/rstcam_b_int                                                                                                                                                        |            |                                                                                                                                                                 | 1                | 4              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| camclk                |                                                                                                                                                                                |            |                                                                                                                                                                 | 32               | 87             |
| camclk                |                                                                                                                                                                                |            | my_i2c_a/Inst_TWICtl/_n0265_inv                                                                                                                                 | 2                | 8              |
| camclk                |                                                                                                                                                                                |            | my_i2c_a/Inst_TWICtl/_n0269_inv                                                                                                                                 | 3                | 8              |
| camclk                |                                                                                                                                                                                |            | my_i2c_a/Inst_TWICtl/_n0269_inv21                                                                                                                               | 2                | 8              |
| camclk                |                                                                                                                                                                                |            | my_i2c_a/_n0168_inv                                                                                                                                             | 2                | 8              |
| camclk                |                                                                                                                                                                                |            | my_i2c_a/_n0177_inv                                                                                                                                             | 1                | 8              |
| camclk                |                                                                                                                                                                                |            | my_i2c_a/_n0186_inv                                                                                                                                             | 2                | 8              |
| camclk                |                                                                                                                                                                                |            | my_i2c_a/_n0195_inv                                                                                                                                             | 2                | 8              |
| camclk                |                                                                                                                                                                                |            | my_i2c_a/_n0204_inv                                                                                                                                             | 1                | 8              |
| camclk                |                                                                                                                                                                                |            | my_i2c_a/_n0230_inv                                                                                                                                             | 1                | 3              |
| camclk                |                                                                                                                                                                                |            | my_i2c_b/Inst_TWICtl/_n0265_inv                                                                                                                                 | 2                | 8              |
| camclk                |                                                                                                                                                                                |            | my_i2c_b/Inst_TWICtl/_n0269_inv                                                                                                                                 | 3                | 8              |
| camclk                |                                                                                                                                                                                |            | my_i2c_b/Inst_TWICtl/_n0269_inv21                                                                                                                               | 2                | 8              |
| camclk                |                                                                                                                                                                                |            | my_i2c_b/_n0168_inv                                                                                                                                             | 2                | 8              |
| camclk                |                                                                                                                                                                                |            | my_i2c_b/_n0177_inv                                                                                                                                             | 1                | 8              |
| camclk                |                                                                                                                                                                                |            | my_i2c_b/_n0186_inv                                                                                                                                             | 2                | 8              |
| camclk                |                                                                                                                                                                                |            | my_i2c_b/_n0195_inv                                                                                                                                             | 2                | 8              |
| camclk                |                                                                                                                                                                                |            | my_i2c_b/_n0204_inv                                                                                                                                             | 2                | 8              |
| camclk                |                                                                                                                                                                                |            | my_i2c_b/_n0230_inv                                                                                                                                             | 1                | 3              |
| camclk                | cam_rst                                                                                                                                                                        |            |                                                                                                                                                                 | 2                | 8              |
| camclk                | i2c_en_a_INV_363_o                                                                                                                                                             |            |                                                                                                                                                                 | 2                | 5              |
| camclk                | i2c_en_b_INV_365_o                                                                                                                                                             |            |                                                                                                                                                                 | 2                | 5              |
| camclk                | inst_camctla/Inst_LocalRst/RstQ_4                                                                                                                                              |            |                                                                                                                                                                 | 3                | 3              |
| camclk                | inst_camctla/Inst_LocalRst/RstQ_4                                                                                                                                              |            | inst_camctla/rstCnt[22]_PWR_158_o_LessThan_5_o                                                                                                                  | 6                | 23             |
| camclk                | inst_camctlb/Inst_LocalRst/RstQ_4                                                                                                                                              |            |                                                                                                                                                                 | 3                | 3              |
| camclk                | inst_camctlb/Inst_LocalRst/RstQ_4                                                                                                                                              |            | inst_camctlb/rstCnt[22]_PWR_158_o_LessThan_5_o                                                                                                                  | 6                | 23             |
| camclk                | my_i2c_a/Inst_LocalRst/RstQ_4                                                                                                                                                  |            |                                                                                                                                                                 | 2                | 4              |
| camclk                | my_i2c_a/Inst_TWICtl/GND_1072_o_arbLost_AND_168_o                                                                                                                              |            |                                                                                                                                                                 | 1                | 2              |
| camclk                | my_i2c_a/Inst_TWICtl/_n0265_inv1                                                                                                                                               |            | my_i2c_a/Inst_TWICtl/GND_1072_o_sclCnt[7]_equal_63_o                                                                                                            | 1                | 2              |
| camclk                | my_i2c_a/Inst_TWICtl/latchData_GND_1072_o_AND_158_o                                                                                                                            |            | my_i2c_a/Inst_TWICtl/shiftBit_GND_1072_o_AND_159_o                                                                                                              | 1                | 3              |
| camclk                | my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>                                                                               |            | my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en                                                                                     | 1                | 8              |
| camclk                | my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>                                                                               |            |                                                                                                                                                                 | 6                | 28             |
| camclk                | my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                               |            |                                                                                                                                                                 | 3                | 5              |
| camclk                | my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                               |            | my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                                                                         | 3                | 13             |
| camclk                | my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                                                               |            |                                                                                                                                                                 | 1                | 3              |
| camclk                | my_i2c_b/Inst_LocalRst/RstQ_4                                                                                                                                                  |            |                                                                                                                                                                 | 2                | 4              |
| camclk                | my_i2c_b/Inst_TWICtl/GND_1072_o_arbLost_AND_168_o                                                                                                                              |            |                                                                                                                                                                 | 1                | 2              |
| camclk                | my_i2c_b/Inst_TWICtl/_n0265_inv1                                                                                                                                               |            | my_i2c_b/Inst_TWICtl/GND_1072_o_sclCnt[7]_equal_63_o                                                                                                            | 1                | 2              |
| camclk                | my_i2c_b/Inst_TWICtl/latchData_GND_1072_o_AND_158_o                                                                                                                            |            | my_i2c_b/Inst_TWICtl/shiftBit_GND_1072_o_AND_159_o                                                                                                              | 1                | 3              |
| camclk                | my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>                                                                               |            | my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en                                                                                     | 1                | 8              |
| camclk                | my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>                                                                               |            |                                                                                                                                                                 | 6                | 28             |
| camclk                | my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                               |            |                                                                                                                                                                 | 3                | 5              |
| camclk                | my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                               |            | my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                                                                         | 3                | 13             |
| camclk                | my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                                                               |            |                                                                                                                                                                 | 1                | 3              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk10mhz              |                                                                                                                                                                                |            |                                                                                                                                                                 | 18               | 45             |
| clk10mhz              |                                                                                                                                                                                |            | dummya_t                                                                                                                                                        | 3                | 11             |
| clk10mhz              |                                                                                                                                                                                |            | inst_fbctl/my_mcb_sink/r_sel_is_high                                                                                                                            | 3                | 16             |
| clk10mhz              | inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                             |            |                                                                                                                                                                 | 1                | 1              |
| clk10mhz              | inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>                                                                         |            | inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en                                                                               | 5                | 32             |
| clk10mhz              | inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                         |            |                                                                                                                                                                 | 2                | 5              |
| clk10mhz              | inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                         |            | inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en                                                | 2                | 8              |
| clk10mhz              | inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                         |            | inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                                                                   | 4                | 13             |
| clk10mhz              | inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                                                         |            | inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                                                                   | 3                | 13             |
| clk10mhz              | inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                                                         |            |                                                                                                                                                                 | 1                | 2              |
| clk10mhz              | inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                                                                         |            |                                                                                                                                                                 | 1                | 1              |
| clk10mhz              | inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                             |            |                                                                                                                                                                 | 2                | 2              |
| clk10mhz              | inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>                                                                         |            | inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en                                                                               | 7                | 32             |
| clk10mhz              | inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                         |            |                                                                                                                                                                 | 1                | 3              |
| clk10mhz              | inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                         |            | inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en                                                | 2                | 8              |
| clk10mhz              | inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                         |            | inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                                                                   | 3                | 13             |
| clk10mhz              | inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                                                         |            | inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                                                                   | 3                | 13             |
| clk10mhz              | inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                                                         |            |                                                                                                                                                                 | 1                | 2              |
| clk10mhz              | inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                                                                         |            |                                                                                                                                                                 | 1                | 1              |
| clk10mhz              | inst_fbctl/inst_localrstalg/RstQ_4                                                                                                                                             |            |                                                                                                                                                                 | 29               | 56             |
| clk10mhz              | inst_fbctl/inst_localrstalg/RstQ_4                                                                                                                                             |            | inst_fbctl/move_state_FSM_FFd1                                                                                                                                  | 5                | 17             |
| clk10mhz              | inst_fbctl/inst_localrstalg/RstQ_4                                                                                                                                             |            | inst_fbctl/move_state_FSM_FFd4                                                                                                                                  | 3                | 18             |
| clk10mhz              | inst_fbctl/inst_localrstalg/RstQ_4                                                                                                                                             |            | inst_fbctl/move_state_FSM_FFd7                                                                                                                                  | 5                | 17             |
| clk10mhz              | inst_fbctl/inst_localrstalg/RstQ_4                                                                                                                                             |            | inst_fbctl/move_state_FSM_FFd10                                                                                                                                 | 3                | 18             |
| clk10mhz              | inst_fbctl/inst_localrstalg/RstQ_4                                                                                                                                             |            | inst_fbctl/move_state_FSM_FFd13                                                                                                                                 | 3                | 18             |
| clk10mhz              | inst_fbctl/inst_localrstc/RstQ_4                                                                                                                                               |            |                                                                                                                                                                 | 1                | 4              |
| clk10mhz              | inst_fbctl/my_fifo_sink/Mcount_r_cols_val                                                                                                                                      |            | inst_fbctl/my_fifo_sink/_n0400_inv21                                                                                                                            | 3                | 9              |
| clk10mhz              | inst_fbctl/my_fifo_sink/_n0326                                                                                                                                                 |            | inst_fbctl/my_fifo_sink/stall_rst_OR_177_o2                                                                                                                     | 10               | 50             |
| clk10mhz              | inst_fbctl/my_mcb_feed_dual/_n0307                                                                                                                                             |            | inst_fbctl/my_mcb_feed_dual/stall_rst_OR_159_o1                                                                                                                 | 14               | 50             |
| clk10mhz              | inst_fbctl/my_mcb_sink/_n0331                                                                                                                                                  |            |                                                                                                                                                                 | 1                | 3              |
| clk10mhz              | inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                              |            |                                                                                                                                                                 | 2                | 2              |
| clk10mhz              | inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>                                                                          |            |                                                                                                                                                                 | 5                | 28             |
| clk10mhz              | inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                                                          |            | inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                                                                    | 4                | 18             |
| clk10mhz              | inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                                                                          |            |                                                                                                                                                                 | 1                | 2              |
| clk10mhz              | inst_fbctl/p0_rd_empty_0                                                                                                                                                       |            |                                                                                                                                                                 | 2                | 3              |
| clk10mhz              | inst_fbctl/p0_wr_empty_0                                                                                                                                                       |            |                                                                                                                                                                 | 2                | 2              |
| clk10mhz              | inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                             |            |                                                                                                                                                                 | 1                | 1              |
| clk10mhz              | inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>                                                                         |            | inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en                                                                               | 5                | 32             |
| clk10mhz              | inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                         |            |                                                                                                                                                                 | 3                | 5              |
| clk10mhz              | inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                         |            | inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en                                                | 3                | 7              |
| clk10mhz              | inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                         |            | inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                                                                   | 3                | 11             |
| clk10mhz              | inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                                                         |            | inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                                                                   | 2                | 11             |
| clk10mhz              | inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                                                         |            |                                                                                                                                                                 | 1                | 2              |
| clk10mhz              | inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                                                                         |            |                                                                                                                                                                 | 1                | 1              |
| clk10mhz              | inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                             |            |                                                                                                                                                                 | 1                | 1              |
| clk10mhz              | inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>                                                                         |            | inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en                                                                               | 5                | 32             |
| clk10mhz              | inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                         |            |                                                                                                                                                                 | 5                | 5              |
| clk10mhz              | inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                         |            | inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en                                                | 3                | 7              |
| clk10mhz              | inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                         |            | inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                                                                   | 3                | 11             |
| clk10mhz              | inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                                                         |            | inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                                                                   | 2                | 11             |
| clk10mhz              | inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                                                         |            |                                                                                                                                                                 | 1                | 2              |
| clk10mhz              | inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                                                                         |            |                                                                                                                                                                 | 1                | 1              |
| clk10mhz              | inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                               |            |                                                                                                                                                                 | 1                | 2              |
| clk10mhz              | inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>                                                                           |            | inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en                                                                                 | 6                | 32             |
| clk10mhz              | inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                           |            |                                                                                                                                                                 | 3                | 3              |
| clk10mhz              | inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                           |            | inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en                                                  | 3                | 7              |
| clk10mhz              | inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                           |            | inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                                                                     | 3                | 11             |
| clk10mhz              | inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                                                           |            | inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                                                                     | 3                | 11             |
| clk10mhz              | inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                                                           |            |                                                                                                                                                                 | 1                | 2              |
| clk10mhz              | inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                                                                           |            |                                                                                                                                                                 | 1                | 1              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| fx2clk_int_BUFG       |                                                                                                                                                                                |            |                                                                                                                                                                 | 9                | 17             |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n0935_inv                                                                                                                                                      | 2                | 2              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n0935_inv1                                                                                                                                                     | 50               | 224            |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n0949_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n0984_inv                                                                                                                                                      | 4                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n0991_inv                                                                                                                                                      | 1                | 2              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1005_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1040_inv                                                                                                                                                      | 5                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1047_inv                                                                                                                                                      | 1                | 2              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1061_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1096_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1103_inv                                                                                                                                                      | 1                | 2              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1117_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1152_inv                                                                                                                                                      | 3                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1159_inv                                                                                                                                                      | 2                | 2              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1173_inv                                                                                                                                                      | 3                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1208_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1215_inv                                                                                                                                                      | 2                | 2              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1229_inv                                                                                                                                                      | 4                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1264_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1271_inv                                                                                                                                                      | 2                | 2              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1285_inv                                                                                                                                                      | 3                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1320_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1327_inv                                                                                                                                                      | 1                | 2              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1341_inv                                                                                                                                                      | 3                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1376_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1404_inv                                                                                                                                                      | 3                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1411_inv                                                                                                                                                      | 2                | 2              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1425_inv                                                                                                                                                      | 4                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1432_inv                                                                                                                                                      | 3                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1460_inv                                                                                                                                                      | 3                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1467_inv                                                                                                                                                      | 2                | 2              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1481_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1488_inv                                                                                                                                                      | 4                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1516_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1523_inv                                                                                                                                                      | 2                | 2              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1537_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1544_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1572_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1579_inv                                                                                                                                                      | 2                | 2              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1593_inv                                                                                                                                                      | 3                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1600_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1628_inv                                                                                                                                                      | 3                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1635_inv                                                                                                                                                      | 2                | 2              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1649_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1656_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1684_inv                                                                                                                                                      | 3                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1691_inv                                                                                                                                                      | 2                | 2              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1705_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1712_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1740_inv                                                                                                                                                      | 3                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1747_inv                                                                                                                                                      | 2                | 2              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1761_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1768_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1796_inv                                                                                                                                                      | 2                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1803_inv                                                                                                                                                      | 1                | 2              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1817_inv                                                                                                                                                      | 3                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1824_inv                                                                                                                                                      | 3                | 8              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | _n1828_inv                                                                                                                                                      | 2                | 5              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | comm.comm_fpga_fx2/_n0223_inv                                                                                                                                   | 15               | 32             |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | comm.comm_fpga_fx2/_n0227_inv                                                                                                                                   | 5                | 9              |
| fx2clk_int_BUFG       |                                                                                                                                                                                |            | dummya_t                                                                                                                                                        | 1                | 4              |
| fx2clk_int_BUFG       | i2c_en_a_INV_363_o                                                                                                                                                             |            |                                                                                                                                                                 | 2                | 5              |
| fx2clk_int_BUFG       | i2c_en_b_INV_365_o                                                                                                                                                             |            |                                                                                                                                                                 | 2                | 5              |
| fx2clk_int_BUFG       | inst_fbctl/inst_localrstalg/RstQ_4                                                                                                                                             |            |                                                                                                                                                                 | 1                | 1              |
| fx2clk_int_BUFG       | inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>                                                                          |            | inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en                                                                                | 2                | 8              |
| fx2clk_int_BUFG       | inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>                                                                          |            |                                                                                                                                                                 | 7                | 28             |
| fx2clk_int_BUFG       | inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                          |            |                                                                                                                                                                 | 2                | 5              |
| fx2clk_int_BUFG       | inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                          |            | inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                                                                    | 3                | 15             |
| fx2clk_int_BUFG       | inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                                                          |            |                                                                                                                                                                 | 1                | 3              |
| fx2clk_int_BUFG       | my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                   |            |                                                                                                                                                                 | 2                | 2              |
| fx2clk_int_BUFG       | my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>                                                                               |            |                                                                                                                                                                 | 6                | 28             |
| fx2clk_int_BUFG       | my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                                                               |            | my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                                                                         | 4                | 18             |
| fx2clk_int_BUFG       | my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                                                                               |            |                                                                                                                                                                 | 1                | 2              |
| fx2clk_int_BUFG       | my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                   |            |                                                                                                                                                                 | 2                | 2              |
| fx2clk_int_BUFG       | my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>                                                                               |            |                                                                                                                                                                 | 6                | 28             |
| fx2clk_int_BUFG       | my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                                                               |            | my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                                                                         | 4                | 18             |
| fx2clk_int_BUFG       | my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                                                                               |            |                                                                                                                                                                 | 1                | 2              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| inst_syscon/SysConCLK |                                                                                                                                                                                |            |                                                                                                                                                                 | 5                | 12             |
| inst_syscon/SysConCLK |                                                                                                                                                                                |            | GLOBAL_LOGIC1                                                                                                                                                   | 1                | 1              |
| inst_syscon/SysConCLK |                                                                                                                                                                                |            | inst_syscon/RstDbnc_RstQ[99]_OR_1_o                                                                                                                             | 3                | 7              |
| inst_syscon/SysConCLK |                                                                                                                                                                                |            | inst_syscon/_n0156_inv1                                                                                                                                         | 2                | 4              |
| inst_syscon/SysConCLK | inst_syscon/DcmRst                                                                                                                                                             |            |                                                                                                                                                                 | 2                | 7              |
| inst_syscon/SysConCLK | inst_syscon/intRst                                                                                                                                                             |            |                                                                                                                                                                 | 2                | 8              |
| inst_syscon/SysConCLK | inst_syscon/loadRegEn                                                                                                                                                          |            | inst_syscon/shiftReg                                                                                                                                            | 1                | 4              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| mcb_drp_clk           |                                                                                                                                                                                |            |                                                                                                                                                                 | 10               | 15             |
| mcb_drp_clk           |                                                                                                                                                                                |            | dummya_t                                                                                                                                                        | 1                | 1              |
| mcb_drp_clk           |                                                                                                                                                                                |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8      | 4                | 12             |
| mcb_drp_clk           |                                                                                                                                                                                |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 | 4                | 13             |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                                  |            |                                                                                                                                                                 | 26               | 63             |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                                  |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0776_inv                                | 1                | 2              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                                  |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0957_inv                                | 4                | 7              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                                  |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032_inv                                | 2                | 6              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                                  |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1104_inv                                | 4                | 7              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                                  |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1110_inv                                | 2                | 6              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                                  |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1152_inv                                | 2                | 7              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                                  |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1249_inv                                | 1                | 2              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                                  |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv2                               | 2                | 8              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                                  |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1346_inv                                | 1                | 8              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                                  |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_cepot                          | 2                | 7              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                                  |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1398_inv                                | 3                | 7              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                                  |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv1                               | 4                | 7              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                                  |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1472_inv                                | 2                | 8              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                                  |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1510_inv                                | 2                | 8              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                                  |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd4      | 2                | 8              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state[2]_sync_rst_AND_38_o_inv     |            |                                                                                                                                                                 | 1                | 3              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state[3]_sync_rst_AND_40_o_inv |            |                                                                                                                                                                 | 1                | 3              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst                                        |            |                                                                                                                                                                 | 1                | 1              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst                                                                                                                     |            |                                                                                                                                                                 | 5                | 6              |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst                                                                                                                     |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv                | 4                | 16             |
| mcb_drp_clk           | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst                                                                                                                     |            | inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0739_inv                                | 3                | 10             |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pclk                  |                                                                                                                                                                                |            |                                                                                                                                                                 | 21               | 61             |
| pclk                  |                                                                                                                                                                                |            | dummya_t                                                                                                                                                        | 1                | 3              |
| pclk                  | inst_dvitransmitter/Inst_TMDSEncoder_blue/_n0265                                                                                                                               |            |                                                                                                                                                                 | 3                | 10             |
| pclk                  | inst_dvitransmitter/Inst_TMDSEncoder_blue/de_dd_inv                                                                                                                            |            |                                                                                                                                                                 | 11               | 31             |
| pclk                  | inst_fbctl/Mcount_src_a_val                                                                                                                                                    |            | inst_fbctl/stateRd_FSM_FFd3                                                                                                                                     | 3                | 12             |
| pclk                  | inst_fbctl/Mcount_src_b_val                                                                                                                                                    |            | inst_fbctl/stateRd_FSM_FFd3                                                                                                                                     | 3                | 12             |
| pclk                  | inst_fbctl/Mcount_src_c_val                                                                                                                                                    |            | inst_fbctl/stateRd_FSM_FFd3                                                                                                                                     | 3                | 12             |
| pclk                  | inst_fbctl/Mcount_x_val                                                                                                                                                        |            | inst_fbctl/stateRd_FSM_FFd3                                                                                                                                     | 2                | 5              |
| pclk                  | inst_fbctl/Mcount_y_val                                                                                                                                                        |            | inst_fbctl/_n1865_inv                                                                                                                                           | 3                | 9              |
| pclk                  | inst_fbctl/RstC                                                                                                                                                                |            |                                                                                                                                                                 | 1                | 4              |
| pclk                  | inst_fbctl/inst_localrstc/RstQ_4                                                                                                                                               |            |                                                                                                                                                                 | 3                | 4              |
| pclk                  | inst_videotimingctl/Inst_LocalRst/RstQ_4                                                                                                                                       |            |                                                                                                                                                                 | 2                | 3              |
| pclk                  | inst_videotimingctl/Mcount_HCnt_val                                                                                                                                            |            |                                                                                                                                                                 | 2                | 4              |
| pclk                  | inst_videotimingctl/Mcount_VCnt_val                                                                                                                                            |            | inst_videotimingctl/GND_19_o_GND_19_o_OR_53_o3                                                                                                                  | 3                | 7              |
| pclk                  | inst_videotimingctl/_n0118                                                                                                                                                     |            |                                                                                                                                                                 | 2                | 3              |
| pclk                  | inst_videotimingctl/_n0120                                                                                                                                                     |            |                                                                                                                                                                 | 2                | 7              |
| pclk                  | vtcrst                                                                                                                                                                         |            |                                                                                                                                                                 | 1                | 4              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pclkx2                |                                                                                                                                                                                |            |                                                                                                                                                                 | 5                | 17             |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                           | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                                                                                                                                                          |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top/                                             |           | 204/1276      | 581/2620      | 395/2693      | 0/19          | 0/8       | 0/0     | 1/11  | 0/0   | 0/0   | 0/0   | 0/3       | top                                                                                                                                                                                             |
| +comm.comm_fpga_fx2                              |           | 55/55         | 48/48         | 141/141       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/comm.comm_fpga_fx2                                                                                                                                                                          |
| +inst_camctla                                    |           | 26/27         | 44/48         | 53/53         | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_camctla                                                                                                                                                                                |
| ++Inst_LocalRst                                  |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_camctla/Inst_LocalRst                                                                                                                                                                  |
| +inst_camctlb                                    |           | 25/26         | 45/49         | 56/56         | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_camctlb                                                                                                                                                                                |
| ++Inst_LocalRst                                  |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_camctlb/Inst_LocalRst                                                                                                                                                                  |
| +inst_dvitransmitter                             |           | 0/76          | 0/118         | 0/204         | 0/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_dvitransmitter                                                                                                                                                                         |
| ++Inst_TMDSEncoder_blue                          |           | 22/22         | 34/34         | 65/65         | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_dvitransmitter/Inst_TMDSEncoder_blue                                                                                                                                                   |
| ++Inst_TMDSEncoder_green                         |           | 24/24         | 34/34         | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_dvitransmitter/Inst_TMDSEncoder_green                                                                                                                                                  |
| ++Inst_TMDSEncoder_red                           |           | 22/22         | 32/32         | 60/60         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_dvitransmitter/Inst_TMDSEncoder_red                                                                                                                                                    |
| ++Inst_clk_serializer_10_1                       |           | 3/3           | 3/3           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_dvitransmitter/Inst_clk_serializer_10_1                                                                                                                                                |
| ++Inst_d0_serializer_10_1                        |           | 2/2           | 5/5           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_dvitransmitter/Inst_d0_serializer_10_1                                                                                                                                                 |
| ++Inst_d1_serializer_10_1                        |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_dvitransmitter/Inst_d1_serializer_10_1                                                                                                                                                 |
| ++Inst_d2_serializer_10_1                        |           | 1/1           | 5/5           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_dvitransmitter/Inst_d2_serializer_10_1                                                                                                                                                 |
| +inst_fbctl                                      |           | 160/632       | 267/1219      | 462/1324      | 0/8           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl                                                                                                                                                                                  |
| ++auxr_fifo_comp                                 |           | 0/38          | 0/85          | 0/54          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp                                                                                                                                                                   |
| +++U0                                            |           | 0/38          | 0/85          | 0/54          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0                                                                                                                                                                |
| ++++xst_fifo_generator                           |           | 0/38          | 0/85          | 0/54          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator                                                                                                                                             |
| +++++gconvfifo.rf                                |           | 0/38          | 0/85          | 0/54          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                |
| ++++++grf.rf                                     |           | 2/38          | 0/85          | 2/54          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                         |
| +++++++gntv_or_sync_fifo.gl0.rd                  |           | 0/17          | 0/26          | 0/25          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                |
| ++++++++gr1.gdcf.dc                              |           | 2/4           | 0/8           | 2/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc                                                                                    |
| +++++++++dc                                      |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc                                                                                 |
| ++++++++gr1.rfwft                                |           | 4/4           | 4/4           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                      |
| ++++++++grss.rsts                                |           | 5/5           | 1/1           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                      |
| ++++++++rpntr                                    |           | 4/4           | 13/13         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                          |
| +++++++gntv_or_sync_fifo.gl0.wr                  |           | 1/6           | 0/14          | 1/12          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                |
| ++++++++gwss.wsts                                |           | 2/2           | 1/1           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                      |
| ++++++++wpntr                                    |           | 3/3           | 13/13         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                          |
| +++++++gntv_or_sync_fifo.mem                     |           | 6/6           | 32/32         | 12/12         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                   |
| ++++++++gbm.gbmg.gbmga.ngecc.bmg                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                          |
| +++++++++gnativebmg.native_blk_mem_gen           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                            |
| ++++++++++valid.cstr                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| +++++++++++ramloop[0].ram.r                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| ++++++++++++s6_noinit.ram                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram  |
| +++++++rstblk                                    |           | 7/7           | 13/13         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                  |
| ++auxw_fifo_comp                                 |           | 0/40          | 0/84          | 0/46          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp                                                                                                                                                                   |
| +++U0                                            |           | 0/40          | 0/84          | 0/46          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0                                                                                                                                                                |
| ++++xst_fifo_generator                           |           | 0/40          | 0/84          | 0/46          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator                                                                                                                                             |
| +++++gconvfifo.rf                                |           | 0/40          | 0/84          | 0/46          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                |
| ++++++grf.rf                                     |           | 2/40          | 0/84          | 2/46          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                         |
| +++++++gntv_or_sync_fifo.gl0.rd                  |           | 0/15          | 0/24          | 0/26          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                |
| ++++++++gr1.gdcf.dc                              |           | 2/4           | 0/8           | 2/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc                                                                                    |
| +++++++++dc                                      |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc                                                                                 |
| ++++++++gr1.rfwft                                |           | 3/3           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                      |
| ++++++++grss.rsts                                |           | 5/5           | 1/1           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                      |
| ++++++++rpntr                                    |           | 3/3           | 13/13         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                          |
| +++++++gntv_or_sync_fifo.gl0.wr                  |           | 1/8           | 0/15          | 1/12          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                |
| ++++++++gwss.wsts                                |           | 4/4           | 2/2           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                      |
| ++++++++wpntr                                    |           | 3/3           | 13/13         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                          |
| +++++++gntv_or_sync_fifo.mem                     |           | 8/8           | 32/32         | 1/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                   |
| ++++++++gbm.gbmg.gbmga.ngecc.bmg                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                          |
| +++++++++gnativebmg.native_blk_mem_gen           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                            |
| ++++++++++valid.cstr                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| +++++++++++ramloop[0].ram.r                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| ++++++++++++s6_noinit.ram                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram  |
| +++++++rstblk                                    |           | 7/7           | 13/13         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                  |
| ++inst_inputsync_fva                             |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/inst_inputsync_fva                                                                                                                                                               |
| ++inst_inputsync_fvb                             |           | 3/3           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/inst_inputsync_fvb                                                                                                                                                               |
| ++inst_localrstalg                               |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/inst_localrstalg                                                                                                                                                                 |
| ++inst_localrstb1_a                              |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/inst_localrstb1_a                                                                                                                                                                |
| ++inst_localrstb1_b                              |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/inst_localrstb1_b                                                                                                                                                                |
| ++inst_localrstb2_a                              |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/inst_localrstb2_a                                                                                                                                                                |
| ++inst_localrstb2_b                              |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/inst_localrstb2_b                                                                                                                                                                |
| ++inst_localrstc                                 |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/inst_localrstc                                                                                                                                                                   |
| ++mcb_ddr2                                       |           | 0/166         | 0/240         | 0/445         | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/mcb_ddr2                                                                                                                                                                         |
| +++memc3_mcb_raw_wrapper_inst                    |           | 1/166         | 1/240         | 0/445         | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst                                                                                                                                              |
| ++++gen_term_calib.mcb_soft_calibration_top_inst |           | 1/165         | 0/239         | 1/445         | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst                                                                                                 |
| +++++mcb_soft_calibration_inst                   |           | 134/164       | 159/239       | 398/444       | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst                                                                       |
| ++++++iodrp_controller_inst                      |           | 15/15         | 42/42         | 21/21         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst                                                 |
| ++++++iodrp_mcb_controller_inst                  |           | 15/15         | 38/38         | 25/25         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst                                             |
| ++my_cfg_sync                                    |           | 4/4           | 12/12         | 7/7           | 7/7           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_cfg_sync                                                                                                                                                                      |
| ++my_fifo_sink                                   |           | 27/27         | 70/70         | 53/53         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_fifo_sink                                                                                                                                                                     |
| ++my_mcb_feed_dual                               |           | 17/17         | 51/51         | 46/46         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_mcb_feed_dual                                                                                                                                                                 |
| ++my_mcb_sink                                    |           | 8/8           | 21/21         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_mcb_sink                                                                                                                                                                      |
| ++my_pixel_fifo                                  |           | 0/47          | 0/119         | 0/67          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo                                                                                                                                                                    |
| +++U0                                            |           | 0/47          | 0/119         | 0/67          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0                                                                                                                                                                 |
| ++++xst_fifo_generator                           |           | 0/47          | 0/119         | 0/67          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator                                                                                                                                              |
| +++++gconvfifo.rf                                |           | 0/47          | 0/119         | 0/67          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                 |
| ++++++grf.rf                                     |           | 0/47          | 0/119         | 0/67          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                          |
| +++++++gntv_or_sync_fifo.gcx.clkx                |           | 7/15          | 28/56         | 15/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                               |
| ++++++++gsync_stage[1].rd_stg_inst               |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                    |
| ++++++++gsync_stage[1].wr_stg_inst               |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                    |
| ++++++++gsync_stage[2].rd_stg_inst               |           | 2/2           | 7/7           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                    |
| ++++++++gsync_stage[2].wr_stg_inst               |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                    |
| +++++++gntv_or_sync_fifo.gl0.rd                  |           | 0/8           | 0/20          | 0/20          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                 |
| ++++++++gr1.rfwft                                |           | 2/2           | 4/4           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                       |
| ++++++++gras.rsts                                |           | 3/3           | 1/1           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                       |
| ++++++++rpntr                                    |           | 3/3           | 15/15         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                           |
| +++++++gntv_or_sync_fifo.gl0.wr                  |           | 3/14          | 0/20          | 3/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                 |
| ++++++++gwas.wsts                                |           | 7/7           | 2/2           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                       |
| ++++++++wpntr                                    |           | 4/4           | 18/18         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                           |
| +++++++gntv_or_sync_fifo.mem                     |           | 3/3           | 8/8           | 1/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                    |
| ++++++++gbm.gbmg.gbmga.ngecc.bmg                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                           |
| +++++++++gnativebmg.native_blk_mem_gen           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                             |
| ++++++++++valid.cstr                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                  |
| +++++++++++ramloop[0].ram.r                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                 |
| ++++++++++++s6_noinit.ram                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram   |
| +++++++rstblk                                    |           | 7/7           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                   |
| ++pr_fifo_comp_a                                 |           | 0/36          | 0/80          | 0/48          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a                                                                                                                                                                   |
| +++U0                                            |           | 0/36          | 0/80          | 0/48          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0                                                                                                                                                                |
| ++++xst_fifo_generator                           |           | 0/36          | 0/80          | 0/48          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator                                                                                                                                             |
| +++++gconvfifo.rf                                |           | 0/36          | 0/80          | 0/48          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                |
| ++++++grf.rf                                     |           | 2/36          | 0/80          | 2/48          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                         |
| +++++++gntv_or_sync_fifo.gl0.rd                  |           | 0/15          | 0/23          | 0/22          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                |
| ++++++++gr1.gdcf.dc                              |           | 1/4           | 0/7           | 1/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc                                                                                    |
| +++++++++dc                                      |           | 3/3           | 7/7           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc                                                                                 |
| ++++++++gr1.rfwft                                |           | 4/4           | 4/4           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                      |
| ++++++++grss.rsts                                |           | 4/4           | 1/1           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                      |
| ++++++++rpntr                                    |           | 3/3           | 11/11         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                          |
| +++++++gntv_or_sync_fifo.gl0.wr                  |           | 1/6           | 0/12          | 0/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                |
| ++++++++gwss.wsts                                |           | 3/3           | 1/1           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                      |
| ++++++++wpntr                                    |           | 2/2           | 11/11         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                          |
| +++++++gntv_or_sync_fifo.mem                     |           | 6/6           | 32/32         | 12/12         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                   |
| ++++++++gbm.gbmg.gbmga.ngecc.bmg                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                          |
| +++++++++gnativebmg.native_blk_mem_gen           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                            |
| ++++++++++valid.cstr                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| +++++++++++ramloop[0].ram.r                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| ++++++++++++s6_noinit.ram                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram  |
| +++++++rstblk                                    |           | 7/7           | 13/13         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_a/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                  |
| ++pr_fifo_comp_b                                 |           | 0/38          | 0/80          | 0/46          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b                                                                                                                                                                   |
| +++U0                                            |           | 0/38          | 0/80          | 0/46          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0                                                                                                                                                                |
| ++++xst_fifo_generator                           |           | 0/38          | 0/80          | 0/46          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator                                                                                                                                             |
| +++++gconvfifo.rf                                |           | 0/38          | 0/80          | 0/46          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                |
| ++++++grf.rf                                     |           | 2/38          | 0/80          | 2/46          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                         |
| +++++++gntv_or_sync_fifo.gl0.rd                  |           | 0/17          | 0/23          | 0/22          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                |
| ++++++++gr1.gdcf.dc                              |           | 1/4           | 0/7           | 1/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc                                                                                    |
| +++++++++dc                                      |           | 3/3           | 7/7           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc                                                                                 |
| ++++++++gr1.rfwft                                |           | 6/6           | 4/4           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                      |
| ++++++++grss.rsts                                |           | 4/4           | 1/1           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                      |
| ++++++++rpntr                                    |           | 3/3           | 11/11         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                          |
| +++++++gntv_or_sync_fifo.gl0.wr                  |           | 1/6           | 0/12          | 0/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                |
| ++++++++gwss.wsts                                |           | 3/3           | 1/1           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                      |
| ++++++++wpntr                                    |           | 2/2           | 11/11         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                          |
| +++++++gntv_or_sync_fifo.mem                     |           | 6/6           | 32/32         | 10/10         | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                   |
| ++++++++gbm.gbmg.gbmga.ngecc.bmg                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                          |
| +++++++++gnativebmg.native_blk_mem_gen           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                            |
| ++++++++++valid.cstr                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                 |
| +++++++++++ramloop[0].ram.r                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                |
| ++++++++++++s6_noinit.ram                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram  |
| +++++++rstblk                                    |           | 7/7           | 13/13         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pr_fifo_comp_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                  |
| ++pw_fifo_comp                                   |           | 0/40          | 0/79          | 0/39          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp                                                                                                                                                                     |
| +++U0                                            |           | 0/40          | 0/79          | 0/39          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0                                                                                                                                                                  |
| ++++xst_fifo_generator                           |           | 0/40          | 0/79          | 0/39          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator                                                                                                                                               |
| +++++gconvfifo.rf                                |           | 0/40          | 0/79          | 0/39          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                  |
| ++++++grf.rf                                     |           | 2/40          | 0/79          | 2/39          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                           |
| +++++++gntv_or_sync_fifo.gl0.rd                  |           | 0/16          | 0/21          | 0/21          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                  |
| ++++++++gr1.gdcf.dc                              |           | 1/4           | 0/7           | 1/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc                                                                                      |
| +++++++++dc                                      |           | 3/3           | 7/7           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc                                                                                   |
| ++++++++gr1.rfwft                                |           | 4/4           | 2/2           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                        |
| ++++++++grss.rsts                                |           | 5/5           | 1/1           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts                                                                                        |
| ++++++++rpntr                                    |           | 3/3           | 11/11         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                            |
| +++++++gntv_or_sync_fifo.gl0.wr                  |           | 1/8           | 0/13          | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                  |
| ++++++++gwss.wsts                                |           | 4/4           | 2/2           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts                                                                                        |
| ++++++++wpntr                                    |           | 3/3           | 11/11         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                            |
| +++++++gntv_or_sync_fifo.mem                     |           | 7/7           | 32/32         | 5/5           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                     |
| ++++++++gbm.gbmg.gbmga.ngecc.bmg                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                            |
| +++++++++gnativebmg.native_blk_mem_gen           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                              |
| ++++++++++valid.cstr                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                   |
| +++++++++++ramloop[0].ram.r                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                  |
| ++++++++++++s6_noinit.ram                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram    |
| +++++++rstblk                                    |           | 7/7           | 13/13         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_fbctl/pw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                    |
| +inst_inputsync_fva                              |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_inputsync_fva                                                                                                                                                                          |
| +inst_inputsync_fvb                              |           | 1/1           | 3/3           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_inputsync_fvb                                                                                                                                                                          |
| +inst_syscon                                     |           | 15/15         | 39/39         | 32/32         | 4/4           | 0/0       | 0/0     | 3/8   | 0/0   | 0/0   | 0/0   | 2/3       | top/inst_syscon                                                                                                                                                                                 |
| ++Inst_dcm_fixed                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 4/4   | 0/0   | 0/0   | 0/0   | 1/1       | top/inst_syscon/Inst_dcm_fixed                                                                                                                                                                  |
| ++Inst_dcm_recfg                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_syscon/Inst_dcm_recfg                                                                                                                                                                  |
| +inst_videotimingctl                             |           | 13/14         | 24/28         | 43/43         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_videotimingctl                                                                                                                                                                         |
| ++Inst_LocalRst                                  |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/inst_videotimingctl/Inst_LocalRst                                                                                                                                                           |
| +my_i2c_a                                        |           | 25/113        | 67/240        | 47/222        | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a                                                                                                                                                                                    |
| ++Inst_LocalRst                                  |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/Inst_LocalRst                                                                                                                                                                      |
| ++Inst_TWICtl                                    |           | 40/40         | 52/52         | 109/109       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/Inst_TWICtl                                                                                                                                                                        |
| ++my_i2cfifo                                     |           | 0/47          | 0/117         | 0/66          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo                                                                                                                                                                         |
| +++U0                                            |           | 0/47          | 0/117         | 0/66          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0                                                                                                                                                                      |
| ++++xst_fifo_generator                           |           | 0/47          | 0/117         | 0/66          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator                                                                                                                                                   |
| +++++gconvfifo.rf                                |           | 0/47          | 0/117         | 0/66          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                      |
| ++++++grf.rf                                     |           | 0/47          | 0/117         | 0/66          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                               |
| +++++++gntv_or_sync_fifo.gcx.clkx                |           | 6/14          | 28/56         | 14/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                    |
| ++++++++gsync_stage[1].rd_stg_inst               |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                         |
| ++++++++gsync_stage[1].wr_stg_inst               |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                         |
| ++++++++gsync_stage[2].rd_stg_inst               |           | 2/2           | 7/7           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                         |
| ++++++++gsync_stage[2].wr_stg_inst               |           | 2/2           | 7/7           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                         |
| +++++++gntv_or_sync_fifo.gl0.rd                  |           | 0/10          | 0/18          | 0/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                      |
| ++++++++gr1.rfwft                                |           | 3/3           | 4/4           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                            |
| ++++++++gras.rsts                                |           | 4/4           | 1/1           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                            |
| ++++++++rpntr                                    |           | 3/3           | 13/13         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                |
| +++++++gntv_or_sync_fifo.gl0.wr                  |           | 2/14          | 0/20          | 3/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                      |
| ++++++++gwas.wsts                                |           | 8/8           | 2/2           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                            |
| ++++++++wpntr                                    |           | 4/4           | 18/18         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                |
| +++++++gntv_or_sync_fifo.mem                     |           | 2/2           | 8/8           | 5/5           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                         |
| ++++++++gbm.gbmg.gbmga.ngecc.bmg                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                |
| +++++++++gnativebmg.native_blk_mem_gen           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                                  |
| ++++++++++valid.cstr                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                       |
| +++++++++++ramloop[0].ram.r                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                      |
| ++++++++++++s6_noinit.ram                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram        |
| +++++++rstblk                                    |           | 7/7           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_a/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                        |
| +my_i2c_b                                        |           | 24/110        | 67/240        | 43/218        | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b                                                                                                                                                                                    |
| ++Inst_LocalRst                                  |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/Inst_LocalRst                                                                                                                                                                      |
| ++Inst_TWICtl                                    |           | 39/39         | 52/52         | 111/111       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/Inst_TWICtl                                                                                                                                                                        |
| ++my_i2cfifo                                     |           | 0/46          | 0/117         | 0/64          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo                                                                                                                                                                         |
| +++U0                                            |           | 0/46          | 0/117         | 0/64          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0                                                                                                                                                                      |
| ++++xst_fifo_generator                           |           | 0/46          | 0/117         | 0/64          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator                                                                                                                                                   |
| +++++gconvfifo.rf                                |           | 0/46          | 0/117         | 0/64          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                      |
| ++++++grf.rf                                     |           | 0/46          | 0/117         | 0/64          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                               |
| +++++++gntv_or_sync_fifo.gcx.clkx                |           | 6/14          | 28/56         | 14/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                    |
| ++++++++gsync_stage[1].rd_stg_inst               |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                         |
| ++++++++gsync_stage[1].wr_stg_inst               |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                         |
| ++++++++gsync_stage[2].rd_stg_inst               |           | 2/2           | 7/7           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                         |
| ++++++++gsync_stage[2].wr_stg_inst               |           | 2/2           | 7/7           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                         |
| +++++++gntv_or_sync_fifo.gl0.rd                  |           | 0/10          | 0/18          | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                      |
| ++++++++gr1.rfwft                                |           | 3/3           | 4/4           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                            |
| ++++++++gras.rsts                                |           | 4/4           | 1/1           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                            |
| ++++++++rpntr                                    |           | 3/3           | 13/13         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                |
| +++++++gntv_or_sync_fifo.gl0.wr                  |           | 2/13          | 0/20          | 3/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                      |
| ++++++++gwas.wsts                                |           | 7/7           | 2/2           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                            |
| ++++++++wpntr                                    |           | 4/4           | 18/18         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                |
| +++++++gntv_or_sync_fifo.mem                     |           | 2/2           | 8/8           | 5/5           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                         |
| ++++++++gbm.gbmg.gbmga.ngecc.bmg                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                |
| +++++++++gnativebmg.native_blk_mem_gen           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                                  |
| ++++++++++valid.cstr                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                       |
| +++++++++++ramloop[0].ram.r                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                      |
| ++++++++++++s6_noinit.ram                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram        |
| +++++++rstblk                                    |           | 7/7           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_i2c_b/my_i2cfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                        |
| +my_inspect_sync                                 |           | 1/1           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/my_inspect_sync                                                                                                                                                                             |
| +top                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | top/top                                                                                                                                                                                         |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
