Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep  2 01:00:43 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_7seg_v2_timing_summary_routed.rpt -pb top_module_7seg_v2_timing_summary_routed.pb -rpx top_module_7seg_v2_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_7seg_v2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 107 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.080        0.000                      0                  139        0.026        0.000                      0                  139        2.633        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_100Mhz_pi       {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz_pi                                                                                                                                                         3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK         95.080        0.000                      0                  139        0.252        0.000                      0                  139       49.500        0.000                       0                   109  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1       95.096        0.000                      0                  139        0.252        0.000                      0                  139       49.500        0.000                       0                   109  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_WCLK_1  CLK_10MHZ_WCLK         95.080        0.000                      0                  139        0.026        0.000                      0                  139  
CLK_10MHZ_WCLK    CLK_10MHZ_WCLK_1       95.080        0.000                      0                  139        0.026        0.000                      0                  139  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_pi
  To Clock:  clk_100Mhz_pi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_pi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       95.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.080ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.828ns (18.047%)  route 3.760ns (81.953%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.658     2.150    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.274 r  seg7_control/digit_timer[13]_i_1/O
                         net (fo=1, routed)           0.000     2.274    seg7_control/digit_timer_0[13]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[13]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.031    97.354    seg7_control/digit_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         97.354    
                         arrival time                          -2.274    
  -------------------------------------------------------------------
                         slack                                 95.080    

Slack (MET) :             95.094ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 0.858ns (18.579%)  route 3.760ns (81.421%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.658     2.150    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.154     2.304 r  seg7_control/digit_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.304    seg7_control/digit_timer_0[1]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[1]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.075    97.398    seg7_control/digit_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         97.398    
                         arrival time                          -2.304    
  -------------------------------------------------------------------
                         slack                                 95.094    

Slack (MET) :             95.470ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.828ns (19.723%)  route 3.370ns (80.277%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.268     1.760    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.884 r  seg7_control/digit_timer[12]_i_1/O
                         net (fo=1, routed)           0.000     1.884    seg7_control/digit_timer_0[12]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[12]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.031    97.354    seg7_control/digit_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         97.354    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 95.470    

Slack (MET) :             95.472ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.828ns (19.742%)  route 3.366ns (80.258%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.264     1.756    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.880 r  seg7_control/digit_timer[10]_i_1/O
                         net (fo=1, routed)           0.000     1.880    seg7_control/digit_timer_0[10]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.029    97.352    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         97.352    
                         arrival time                          -1.880    
  -------------------------------------------------------------------
                         slack                                 95.472    

Slack (MET) :             95.519ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.823ns (19.627%)  route 3.370ns (80.373%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.268     1.760    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.119     1.879 r  seg7_control/digit_timer[9]_i_1/O
                         net (fo=1, routed)           0.000     1.879    seg7_control/digit_timer_0[9]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[9]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.075    97.398    seg7_control/digit_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         97.398    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                 95.519    

Slack (MET) :             95.524ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.822ns (19.627%)  route 3.366ns (80.373%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.264     1.756    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.118     1.874 r  seg7_control/digit_timer[11]_i_1/O
                         net (fo=1, routed)           0.000     1.874    seg7_control/digit_timer_0[11]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[11]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.075    97.398    seg7_control/digit_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         97.398    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 95.524    

Slack (MET) :             95.731ns  (required time - arrival time)
  Source:                 module_clock_divider/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_divider/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 2.091ns (51.232%)  route 1.990ns (48.768%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.732    -2.315    module_clock_divider/CLK_10MHZ
    SLICE_X87Y93         FDRE                                         r  module_clock_divider/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  module_clock_divider/counter_reg[5]/Q
                         net (fo=26, routed)          1.145    -0.714    module_clock_divider/counter[5]
    SLICE_X85Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.058 r  module_clock_divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    module_clock_divider/counter0_carry__0_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.056 r  module_clock_divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.056    module_clock_divider/counter0_carry__1_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.170 r  module_clock_divider/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.170    module_clock_divider/counter0_carry__2_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.284 r  module_clock_divider/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.284    module_clock_divider/counter0_carry__3_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.618 r  module_clock_divider/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.846     1.464    module_clock_divider/data0[22]
    SLICE_X84Y97         LUT6 (Prop_lut6_I5_O)        0.303     1.767 r  module_clock_divider/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.767    module_clock_divider/counter_0[22]
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.611    98.073    module_clock_divider/CLK_10MHZ
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[22]/C
                         clock pessimism             -0.430    97.643    
                         clock uncertainty           -0.226    97.417    
    SLICE_X84Y97         FDRE (Setup_fdre_C_D)        0.081    97.498    module_clock_divider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.498    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                 95.731    

Slack (MET) :             95.799ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.828ns (20.666%)  route 3.179ns (79.334%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.077     1.569    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.693 r  seg7_control/digit_timer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.693    seg7_control/digit_timer_0[3]
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[3]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.226    97.460    
    SLICE_X86Y97         FDRE (Setup_fdre_C_D)        0.032    97.492    seg7_control/digit_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         97.492    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 95.799    

Slack (MET) :             95.817ns  (required time - arrival time)
  Source:                 module_clock_divider/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_divider/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.975ns (49.470%)  route 2.017ns (50.530%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.732    -2.315    module_clock_divider/CLK_10MHZ
    SLICE_X87Y93         FDRE                                         r  module_clock_divider/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  module_clock_divider/counter_reg[5]/Q
                         net (fo=26, routed)          1.145    -0.714    module_clock_divider/counter[5]
    SLICE_X85Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.058 r  module_clock_divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    module_clock_divider/counter0_carry__0_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.056 r  module_clock_divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.056    module_clock_divider/counter0_carry__1_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.170 r  module_clock_divider/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.170    module_clock_divider/counter0_carry__2_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.284 r  module_clock_divider/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.284    module_clock_divider/counter0_carry__3_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.506 r  module_clock_divider/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.873     1.379    module_clock_divider/data0[21]
    SLICE_X84Y97         LUT6 (Prop_lut6_I5_O)        0.299     1.678 r  module_clock_divider/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.678    module_clock_divider/counter_0[21]
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.611    98.073    module_clock_divider/CLK_10MHZ
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[21]/C
                         clock pessimism             -0.430    97.643    
                         clock uncertainty           -0.226    97.417    
    SLICE_X84Y97         FDRE (Setup_fdre_C_D)        0.077    97.494    module_clock_divider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.494    
                         arrival time                          -1.678    
  -------------------------------------------------------------------
                         slack                                 95.817    

Slack (MET) :             95.817ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.853ns (21.158%)  route 3.179ns (78.842%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.077     1.569    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y97         LUT2 (Prop_lut2_I0_O)        0.149     1.718 r  seg7_control/digit_timer[8]_i_1/O
                         net (fo=1, routed)           0.000     1.718    seg7_control/digit_timer_0[8]
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[8]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.226    97.460    
    SLICE_X86Y97         FDRE (Setup_fdre_C_D)        0.075    97.535    seg7_control/digit_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         97.535    
                         arrival time                          -1.718    
  -------------------------------------------------------------------
                         slack                                 95.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.980%)  route 0.172ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    random_display/CLK_10MHZ
    SLICE_X87Y99         FDSE                                         r  random_display/r_LFSR_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  random_display/r_LFSR_reg[26]/Q
                         net (fo=2, routed)           0.172    -0.191    random_display/Q[25]
    SLICE_X87Y99         FDRE                                         r  random_display/r_LFSR_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.880    -0.272    random_display/CLK_10MHZ
    SLICE_X87Y99         FDRE                                         r  random_display/r_LFSR_reg[27]/C
                         clock pessimism             -0.232    -0.504    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.061    -0.443    random_display/r_LFSR_reg[27]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.329%)  route 0.184ns (56.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.364 r  random_display/r_LFSR_reg[18]/Q
                         net (fo=2, routed)           0.184    -0.180    random_display/Q[17]
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[19]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X82Y97         FDSE (Hold_fdse_C_D)         0.047    -0.458    random_display/r_LFSR_reg[19]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.209%)  route 0.185ns (56.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    random_display/CLK_10MHZ
    SLICE_X82Y97         FDRE                                         r  random_display/r_LFSR_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  random_display/r_LFSR_reg[17]/Q
                         net (fo=2, routed)           0.185    -0.179    random_display/Q[16]
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X82Y97         FDSE (Hold_fdse_C_D)         0.047    -0.458    random_display/r_LFSR_reg[18]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 module_clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_divider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    module_clock_divider/CLK_10MHZ
    SLICE_X86Y94         FDRE                                         r  module_clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.364 f  module_clock_divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.197    -0.167    module_clock_divider/counter[0]
    SLICE_X86Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.122 r  module_clock_divider/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    module_clock_divider/counter_0[0]
    SLICE_X86Y94         FDRE                                         r  module_clock_divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    module_clock_divider/CLK_10MHZ
    SLICE_X86Y94         FDRE                                         r  module_clock_divider/counter_reg[0]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X86Y94         FDRE (Hold_fdre_C_D)         0.091    -0.414    module_clock_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 module_clock_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_divider/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.114%)  route 0.217ns (50.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    module_clock_divider/CLK_10MHZ
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  module_clock_divider/counter_reg[24]/Q
                         net (fo=26, routed)          0.217    -0.125    module_clock_divider/counter[24]
    SLICE_X87Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.080 r  module_clock_divider/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.080    module_clock_divider/clk_out
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.880    -0.272    module_clock_divider/CLK_10MHZ
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/C
                         clock pessimism             -0.194    -0.466    
    SLICE_X87Y97         FDRE (Hold_fdre_C_D)         0.091    -0.375    module_clock_divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.049%)  route 0.240ns (62.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.602    -0.510    random_display/CLK_10MHZ
    SLICE_X87Y101        FDSE                                         r  random_display/r_LFSR_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDSE (Prop_fdse_C_Q)         0.141    -0.369 r  random_display/r_LFSR_reg[29]/Q
                         net (fo=2, routed)           0.240    -0.130    register_pp/D[28]
    SLICE_X86Y101        FDRE                                         r  register_pp/state_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.873    -0.278    register_pp/CLK_10MHZ
    SLICE_X86Y101        FDRE                                         r  register_pp/state_reg[28]/C
                         clock pessimism             -0.219    -0.497    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.066    -0.431    register_pp/state_reg[28]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.838%)  route 0.222ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.602    -0.510    random_display/CLK_10MHZ
    SLICE_X87Y101        FDSE                                         r  random_display/r_LFSR_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDSE (Prop_fdse_C_Q)         0.141    -0.369 r  random_display/r_LFSR_reg[29]/Q
                         net (fo=2, routed)           0.222    -0.147    random_display/Q[28]
    SLICE_X87Y101        FDRE                                         r  random_display/r_LFSR_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.873    -0.278    random_display/CLK_10MHZ
    SLICE_X87Y101        FDRE                                         r  random_display/r_LFSR_reg[30]/C
                         clock pessimism             -0.232    -0.510    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.060    -0.450    random_display/r_LFSR_reg[30]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.002%)  route 0.172ns (54.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    module_clock_divider/CLK_10MHZ
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  module_clock_divider/clk_out_reg/Q
                         net (fo=32, routed)          0.172    -0.191    random_display/E[0]
    SLICE_X82Y97         FDRE                                         r  random_display/r_LFSR_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDRE                                         r  random_display/r_LFSR_reg[17]/C
                         clock pessimism             -0.194    -0.467    
    SLICE_X82Y97         FDRE (Hold_fdre_C_CE)       -0.039    -0.506    random_display/r_LFSR_reg[17]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.002%)  route 0.172ns (54.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    module_clock_divider/CLK_10MHZ
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  module_clock_divider/clk_out_reg/Q
                         net (fo=32, routed)          0.172    -0.191    random_display/E[0]
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/C
                         clock pessimism             -0.194    -0.467    
    SLICE_X82Y97         FDSE (Hold_fdse_C_CE)       -0.039    -0.506    random_display/r_LFSR_reg[18]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.002%)  route 0.172ns (54.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    module_clock_divider/CLK_10MHZ
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  module_clock_divider/clk_out_reg/Q
                         net (fo=32, routed)          0.172    -0.191    random_display/E[0]
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[19]/C
                         clock pessimism             -0.194    -0.467    
    SLICE_X82Y97         FDSE (Hold_fdse_C_CE)       -0.039    -0.506    random_display/r_LFSR_reg[19]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X87Y97    module_clock_divider/clk_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X86Y94    module_clock_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X86Y94    module_clock_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y94    module_clock_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y94    module_clock_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y95    module_clock_divider/counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y95    module_clock_divider/counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X86Y95    module_clock_divider/counter_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X87Y97    module_clock_divider/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_divider/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_divider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_divider/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_divider/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y95    module_clock_divider/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y95    module_clock_divider/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y97    module_clock_divider/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y97    module_clock_divider/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y97    module_clock_divider/counter_reg[23]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X87Y97    module_clock_divider/clk_out_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_divider/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_divider/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y94    module_clock_divider/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y94    module_clock_divider/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y94    module_clock_divider/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y94    module_clock_divider/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y95    module_clock_divider/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       95.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.096ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.828ns (18.047%)  route 3.760ns (81.953%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.658     2.150    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.274 r  seg7_control/digit_timer[13]_i_1/O
                         net (fo=1, routed)           0.000     2.274    seg7_control/digit_timer_0[13]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[13]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.211    97.339    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.031    97.370    seg7_control/digit_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         97.370    
                         arrival time                          -2.274    
  -------------------------------------------------------------------
                         slack                                 95.096    

Slack (MET) :             95.110ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 0.858ns (18.579%)  route 3.760ns (81.421%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.658     2.150    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.154     2.304 r  seg7_control/digit_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.304    seg7_control/digit_timer_0[1]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[1]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.211    97.339    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.075    97.414    seg7_control/digit_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         97.414    
                         arrival time                          -2.304    
  -------------------------------------------------------------------
                         slack                                 95.110    

Slack (MET) :             95.486ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.828ns (19.723%)  route 3.370ns (80.277%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.268     1.760    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.884 r  seg7_control/digit_timer[12]_i_1/O
                         net (fo=1, routed)           0.000     1.884    seg7_control/digit_timer_0[12]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[12]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.211    97.339    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.031    97.370    seg7_control/digit_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         97.370    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 95.486    

Slack (MET) :             95.488ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.828ns (19.742%)  route 3.366ns (80.258%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.264     1.756    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.880 r  seg7_control/digit_timer[10]_i_1/O
                         net (fo=1, routed)           0.000     1.880    seg7_control/digit_timer_0[10]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.211    97.339    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.029    97.368    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         97.368    
                         arrival time                          -1.880    
  -------------------------------------------------------------------
                         slack                                 95.488    

Slack (MET) :             95.535ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.823ns (19.627%)  route 3.370ns (80.373%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.268     1.760    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.119     1.879 r  seg7_control/digit_timer[9]_i_1/O
                         net (fo=1, routed)           0.000     1.879    seg7_control/digit_timer_0[9]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[9]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.211    97.339    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.075    97.414    seg7_control/digit_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         97.414    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                 95.535    

Slack (MET) :             95.540ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.822ns (19.627%)  route 3.366ns (80.373%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.264     1.756    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.118     1.874 r  seg7_control/digit_timer[11]_i_1/O
                         net (fo=1, routed)           0.000     1.874    seg7_control/digit_timer_0[11]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[11]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.211    97.339    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.075    97.414    seg7_control/digit_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         97.414    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 95.540    

Slack (MET) :             95.747ns  (required time - arrival time)
  Source:                 module_clock_divider/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_divider/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 2.091ns (51.232%)  route 1.990ns (48.768%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.732    -2.315    module_clock_divider/CLK_10MHZ
    SLICE_X87Y93         FDRE                                         r  module_clock_divider/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  module_clock_divider/counter_reg[5]/Q
                         net (fo=26, routed)          1.145    -0.714    module_clock_divider/counter[5]
    SLICE_X85Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.058 r  module_clock_divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    module_clock_divider/counter0_carry__0_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.056 r  module_clock_divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.056    module_clock_divider/counter0_carry__1_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.170 r  module_clock_divider/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.170    module_clock_divider/counter0_carry__2_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.284 r  module_clock_divider/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.284    module_clock_divider/counter0_carry__3_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.618 r  module_clock_divider/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.846     1.464    module_clock_divider/data0[22]
    SLICE_X84Y97         LUT6 (Prop_lut6_I5_O)        0.303     1.767 r  module_clock_divider/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.767    module_clock_divider/counter_0[22]
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.611    98.073    module_clock_divider/CLK_10MHZ
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[22]/C
                         clock pessimism             -0.430    97.643    
                         clock uncertainty           -0.211    97.433    
    SLICE_X84Y97         FDRE (Setup_fdre_C_D)        0.081    97.514    module_clock_divider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.514    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                 95.747    

Slack (MET) :             95.815ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.828ns (20.666%)  route 3.179ns (79.334%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.077     1.569    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.693 r  seg7_control/digit_timer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.693    seg7_control/digit_timer_0[3]
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[3]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.211    97.476    
    SLICE_X86Y97         FDRE (Setup_fdre_C_D)        0.032    97.508    seg7_control/digit_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         97.508    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 95.815    

Slack (MET) :             95.832ns  (required time - arrival time)
  Source:                 module_clock_divider/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_divider/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.975ns (49.470%)  route 2.017ns (50.530%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.732    -2.315    module_clock_divider/CLK_10MHZ
    SLICE_X87Y93         FDRE                                         r  module_clock_divider/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  module_clock_divider/counter_reg[5]/Q
                         net (fo=26, routed)          1.145    -0.714    module_clock_divider/counter[5]
    SLICE_X85Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.058 r  module_clock_divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    module_clock_divider/counter0_carry__0_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.056 r  module_clock_divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.056    module_clock_divider/counter0_carry__1_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.170 r  module_clock_divider/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.170    module_clock_divider/counter0_carry__2_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.284 r  module_clock_divider/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.284    module_clock_divider/counter0_carry__3_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.506 r  module_clock_divider/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.873     1.379    module_clock_divider/data0[21]
    SLICE_X84Y97         LUT6 (Prop_lut6_I5_O)        0.299     1.678 r  module_clock_divider/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.678    module_clock_divider/counter_0[21]
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.611    98.073    module_clock_divider/CLK_10MHZ
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[21]/C
                         clock pessimism             -0.430    97.643    
                         clock uncertainty           -0.211    97.433    
    SLICE_X84Y97         FDRE (Setup_fdre_C_D)        0.077    97.510    module_clock_divider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.510    
                         arrival time                          -1.678    
  -------------------------------------------------------------------
                         slack                                 95.832    

Slack (MET) :             95.833ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.853ns (21.158%)  route 3.179ns (78.842%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.077     1.569    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y97         LUT2 (Prop_lut2_I0_O)        0.149     1.718 r  seg7_control/digit_timer[8]_i_1/O
                         net (fo=1, routed)           0.000     1.718    seg7_control/digit_timer_0[8]
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[8]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.211    97.476    
    SLICE_X86Y97         FDRE (Setup_fdre_C_D)        0.075    97.551    seg7_control/digit_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         97.551    
                         arrival time                          -1.718    
  -------------------------------------------------------------------
                         slack                                 95.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.980%)  route 0.172ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    random_display/CLK_10MHZ
    SLICE_X87Y99         FDSE                                         r  random_display/r_LFSR_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  random_display/r_LFSR_reg[26]/Q
                         net (fo=2, routed)           0.172    -0.191    random_display/Q[25]
    SLICE_X87Y99         FDRE                                         r  random_display/r_LFSR_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.880    -0.272    random_display/CLK_10MHZ
    SLICE_X87Y99         FDRE                                         r  random_display/r_LFSR_reg[27]/C
                         clock pessimism             -0.232    -0.504    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.061    -0.443    random_display/r_LFSR_reg[27]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.329%)  route 0.184ns (56.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.364 r  random_display/r_LFSR_reg[18]/Q
                         net (fo=2, routed)           0.184    -0.180    random_display/Q[17]
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[19]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X82Y97         FDSE (Hold_fdse_C_D)         0.047    -0.458    random_display/r_LFSR_reg[19]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.209%)  route 0.185ns (56.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    random_display/CLK_10MHZ
    SLICE_X82Y97         FDRE                                         r  random_display/r_LFSR_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  random_display/r_LFSR_reg[17]/Q
                         net (fo=2, routed)           0.185    -0.179    random_display/Q[16]
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X82Y97         FDSE (Hold_fdse_C_D)         0.047    -0.458    random_display/r_LFSR_reg[18]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 module_clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_divider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    module_clock_divider/CLK_10MHZ
    SLICE_X86Y94         FDRE                                         r  module_clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.364 f  module_clock_divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.197    -0.167    module_clock_divider/counter[0]
    SLICE_X86Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.122 r  module_clock_divider/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    module_clock_divider/counter_0[0]
    SLICE_X86Y94         FDRE                                         r  module_clock_divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    module_clock_divider/CLK_10MHZ
    SLICE_X86Y94         FDRE                                         r  module_clock_divider/counter_reg[0]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X86Y94         FDRE (Hold_fdre_C_D)         0.091    -0.414    module_clock_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 module_clock_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_divider/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.114%)  route 0.217ns (50.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    module_clock_divider/CLK_10MHZ
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  module_clock_divider/counter_reg[24]/Q
                         net (fo=26, routed)          0.217    -0.125    module_clock_divider/counter[24]
    SLICE_X87Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.080 r  module_clock_divider/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.080    module_clock_divider/clk_out
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.880    -0.272    module_clock_divider/CLK_10MHZ
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/C
                         clock pessimism             -0.194    -0.466    
    SLICE_X87Y97         FDRE (Hold_fdre_C_D)         0.091    -0.375    module_clock_divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.049%)  route 0.240ns (62.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.602    -0.510    random_display/CLK_10MHZ
    SLICE_X87Y101        FDSE                                         r  random_display/r_LFSR_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDSE (Prop_fdse_C_Q)         0.141    -0.369 r  random_display/r_LFSR_reg[29]/Q
                         net (fo=2, routed)           0.240    -0.130    register_pp/D[28]
    SLICE_X86Y101        FDRE                                         r  register_pp/state_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.873    -0.278    register_pp/CLK_10MHZ
    SLICE_X86Y101        FDRE                                         r  register_pp/state_reg[28]/C
                         clock pessimism             -0.219    -0.497    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.066    -0.431    register_pp/state_reg[28]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.838%)  route 0.222ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.602    -0.510    random_display/CLK_10MHZ
    SLICE_X87Y101        FDSE                                         r  random_display/r_LFSR_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDSE (Prop_fdse_C_Q)         0.141    -0.369 r  random_display/r_LFSR_reg[29]/Q
                         net (fo=2, routed)           0.222    -0.147    random_display/Q[28]
    SLICE_X87Y101        FDRE                                         r  random_display/r_LFSR_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.873    -0.278    random_display/CLK_10MHZ
    SLICE_X87Y101        FDRE                                         r  random_display/r_LFSR_reg[30]/C
                         clock pessimism             -0.232    -0.510    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.060    -0.450    random_display/r_LFSR_reg[30]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.002%)  route 0.172ns (54.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    module_clock_divider/CLK_10MHZ
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  module_clock_divider/clk_out_reg/Q
                         net (fo=32, routed)          0.172    -0.191    random_display/E[0]
    SLICE_X82Y97         FDRE                                         r  random_display/r_LFSR_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDRE                                         r  random_display/r_LFSR_reg[17]/C
                         clock pessimism             -0.194    -0.467    
    SLICE_X82Y97         FDRE (Hold_fdre_C_CE)       -0.039    -0.506    random_display/r_LFSR_reg[17]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.002%)  route 0.172ns (54.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    module_clock_divider/CLK_10MHZ
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  module_clock_divider/clk_out_reg/Q
                         net (fo=32, routed)          0.172    -0.191    random_display/E[0]
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/C
                         clock pessimism             -0.194    -0.467    
    SLICE_X82Y97         FDSE (Hold_fdse_C_CE)       -0.039    -0.506    random_display/r_LFSR_reg[18]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.002%)  route 0.172ns (54.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    module_clock_divider/CLK_10MHZ
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  module_clock_divider/clk_out_reg/Q
                         net (fo=32, routed)          0.172    -0.191    random_display/E[0]
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[19]/C
                         clock pessimism             -0.194    -0.467    
    SLICE_X82Y97         FDSE (Hold_fdse_C_CE)       -0.039    -0.506    random_display/r_LFSR_reg[19]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X87Y97    module_clock_divider/clk_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X86Y94    module_clock_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X86Y94    module_clock_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y94    module_clock_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y94    module_clock_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y95    module_clock_divider/counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y95    module_clock_divider/counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X86Y95    module_clock_divider/counter_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X87Y97    module_clock_divider/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_divider/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_divider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_divider/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_divider/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y95    module_clock_divider/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y95    module_clock_divider/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y97    module_clock_divider/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y97    module_clock_divider/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y97    module_clock_divider/counter_reg[23]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X87Y97    module_clock_divider/clk_out_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_divider/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X86Y94    module_clock_divider/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y94    module_clock_divider/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y94    module_clock_divider/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y94    module_clock_divider/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y94    module_clock_divider/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y95    module_clock_divider/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       95.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.080ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.828ns (18.047%)  route 3.760ns (81.953%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.658     2.150    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.274 r  seg7_control/digit_timer[13]_i_1/O
                         net (fo=1, routed)           0.000     2.274    seg7_control/digit_timer_0[13]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[13]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.031    97.354    seg7_control/digit_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         97.354    
                         arrival time                          -2.274    
  -------------------------------------------------------------------
                         slack                                 95.080    

Slack (MET) :             95.094ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 0.858ns (18.579%)  route 3.760ns (81.421%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.658     2.150    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.154     2.304 r  seg7_control/digit_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.304    seg7_control/digit_timer_0[1]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[1]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.075    97.398    seg7_control/digit_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         97.398    
                         arrival time                          -2.304    
  -------------------------------------------------------------------
                         slack                                 95.094    

Slack (MET) :             95.470ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.828ns (19.723%)  route 3.370ns (80.277%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.268     1.760    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.884 r  seg7_control/digit_timer[12]_i_1/O
                         net (fo=1, routed)           0.000     1.884    seg7_control/digit_timer_0[12]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[12]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.031    97.354    seg7_control/digit_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         97.354    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 95.470    

Slack (MET) :             95.472ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.828ns (19.742%)  route 3.366ns (80.258%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.264     1.756    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.880 r  seg7_control/digit_timer[10]_i_1/O
                         net (fo=1, routed)           0.000     1.880    seg7_control/digit_timer_0[10]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.029    97.352    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         97.352    
                         arrival time                          -1.880    
  -------------------------------------------------------------------
                         slack                                 95.472    

Slack (MET) :             95.519ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.823ns (19.627%)  route 3.370ns (80.373%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.268     1.760    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.119     1.879 r  seg7_control/digit_timer[9]_i_1/O
                         net (fo=1, routed)           0.000     1.879    seg7_control/digit_timer_0[9]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[9]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.075    97.398    seg7_control/digit_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         97.398    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                 95.519    

Slack (MET) :             95.524ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.822ns (19.627%)  route 3.366ns (80.373%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.264     1.756    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.118     1.874 r  seg7_control/digit_timer[11]_i_1/O
                         net (fo=1, routed)           0.000     1.874    seg7_control/digit_timer_0[11]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[11]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.075    97.398    seg7_control/digit_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         97.398    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 95.524    

Slack (MET) :             95.731ns  (required time - arrival time)
  Source:                 module_clock_divider/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_divider/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 2.091ns (51.232%)  route 1.990ns (48.768%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.732    -2.315    module_clock_divider/CLK_10MHZ
    SLICE_X87Y93         FDRE                                         r  module_clock_divider/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  module_clock_divider/counter_reg[5]/Q
                         net (fo=26, routed)          1.145    -0.714    module_clock_divider/counter[5]
    SLICE_X85Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.058 r  module_clock_divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    module_clock_divider/counter0_carry__0_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.056 r  module_clock_divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.056    module_clock_divider/counter0_carry__1_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.170 r  module_clock_divider/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.170    module_clock_divider/counter0_carry__2_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.284 r  module_clock_divider/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.284    module_clock_divider/counter0_carry__3_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.618 r  module_clock_divider/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.846     1.464    module_clock_divider/data0[22]
    SLICE_X84Y97         LUT6 (Prop_lut6_I5_O)        0.303     1.767 r  module_clock_divider/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.767    module_clock_divider/counter_0[22]
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.611    98.073    module_clock_divider/CLK_10MHZ
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[22]/C
                         clock pessimism             -0.430    97.643    
                         clock uncertainty           -0.226    97.417    
    SLICE_X84Y97         FDRE (Setup_fdre_C_D)        0.081    97.498    module_clock_divider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.498    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                 95.731    

Slack (MET) :             95.799ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.828ns (20.666%)  route 3.179ns (79.334%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.077     1.569    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.693 r  seg7_control/digit_timer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.693    seg7_control/digit_timer_0[3]
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[3]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.226    97.460    
    SLICE_X86Y97         FDRE (Setup_fdre_C_D)        0.032    97.492    seg7_control/digit_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         97.492    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 95.799    

Slack (MET) :             95.817ns  (required time - arrival time)
  Source:                 module_clock_divider/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_divider/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.975ns (49.470%)  route 2.017ns (50.530%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.732    -2.315    module_clock_divider/CLK_10MHZ
    SLICE_X87Y93         FDRE                                         r  module_clock_divider/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  module_clock_divider/counter_reg[5]/Q
                         net (fo=26, routed)          1.145    -0.714    module_clock_divider/counter[5]
    SLICE_X85Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.058 r  module_clock_divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    module_clock_divider/counter0_carry__0_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.056 r  module_clock_divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.056    module_clock_divider/counter0_carry__1_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.170 r  module_clock_divider/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.170    module_clock_divider/counter0_carry__2_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.284 r  module_clock_divider/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.284    module_clock_divider/counter0_carry__3_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.506 r  module_clock_divider/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.873     1.379    module_clock_divider/data0[21]
    SLICE_X84Y97         LUT6 (Prop_lut6_I5_O)        0.299     1.678 r  module_clock_divider/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.678    module_clock_divider/counter_0[21]
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.611    98.073    module_clock_divider/CLK_10MHZ
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[21]/C
                         clock pessimism             -0.430    97.643    
                         clock uncertainty           -0.226    97.417    
    SLICE_X84Y97         FDRE (Setup_fdre_C_D)        0.077    97.494    module_clock_divider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.494    
                         arrival time                          -1.678    
  -------------------------------------------------------------------
                         slack                                 95.817    

Slack (MET) :             95.817ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.853ns (21.158%)  route 3.179ns (78.842%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.077     1.569    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y97         LUT2 (Prop_lut2_I0_O)        0.149     1.718 r  seg7_control/digit_timer[8]_i_1/O
                         net (fo=1, routed)           0.000     1.718    seg7_control/digit_timer_0[8]
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[8]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.226    97.460    
    SLICE_X86Y97         FDRE (Setup_fdre_C_D)        0.075    97.535    seg7_control/digit_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         97.535    
                         arrival time                          -1.718    
  -------------------------------------------------------------------
                         slack                                 95.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.980%)  route 0.172ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    random_display/CLK_10MHZ
    SLICE_X87Y99         FDSE                                         r  random_display/r_LFSR_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  random_display/r_LFSR_reg[26]/Q
                         net (fo=2, routed)           0.172    -0.191    random_display/Q[25]
    SLICE_X87Y99         FDRE                                         r  random_display/r_LFSR_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.880    -0.272    random_display/CLK_10MHZ
    SLICE_X87Y99         FDRE                                         r  random_display/r_LFSR_reg[27]/C
                         clock pessimism             -0.232    -0.504    
                         clock uncertainty            0.226    -0.278    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.061    -0.217    random_display/r_LFSR_reg[27]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.329%)  route 0.184ns (56.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.364 r  random_display/r_LFSR_reg[18]/Q
                         net (fo=2, routed)           0.184    -0.180    random_display/Q[17]
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[19]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X82Y97         FDSE (Hold_fdse_C_D)         0.047    -0.232    random_display/r_LFSR_reg[19]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.209%)  route 0.185ns (56.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    random_display/CLK_10MHZ
    SLICE_X82Y97         FDRE                                         r  random_display/r_LFSR_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  random_display/r_LFSR_reg[17]/Q
                         net (fo=2, routed)           0.185    -0.179    random_display/Q[16]
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X82Y97         FDSE (Hold_fdse_C_D)         0.047    -0.232    random_display/r_LFSR_reg[18]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 module_clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_divider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    module_clock_divider/CLK_10MHZ
    SLICE_X86Y94         FDRE                                         r  module_clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.364 f  module_clock_divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.197    -0.167    module_clock_divider/counter[0]
    SLICE_X86Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.122 r  module_clock_divider/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    module_clock_divider/counter_0[0]
    SLICE_X86Y94         FDRE                                         r  module_clock_divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    module_clock_divider/CLK_10MHZ
    SLICE_X86Y94         FDRE                                         r  module_clock_divider/counter_reg[0]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X86Y94         FDRE (Hold_fdre_C_D)         0.091    -0.188    module_clock_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 module_clock_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_divider/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.114%)  route 0.217ns (50.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    module_clock_divider/CLK_10MHZ
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  module_clock_divider/counter_reg[24]/Q
                         net (fo=26, routed)          0.217    -0.125    module_clock_divider/counter[24]
    SLICE_X87Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.080 r  module_clock_divider/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.080    module_clock_divider/clk_out
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.880    -0.272    module_clock_divider/CLK_10MHZ
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/C
                         clock pessimism             -0.194    -0.466    
                         clock uncertainty            0.226    -0.240    
    SLICE_X87Y97         FDRE (Hold_fdre_C_D)         0.091    -0.149    module_clock_divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.049%)  route 0.240ns (62.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.602    -0.510    random_display/CLK_10MHZ
    SLICE_X87Y101        FDSE                                         r  random_display/r_LFSR_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDSE (Prop_fdse_C_Q)         0.141    -0.369 r  random_display/r_LFSR_reg[29]/Q
                         net (fo=2, routed)           0.240    -0.130    register_pp/D[28]
    SLICE_X86Y101        FDRE                                         r  register_pp/state_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.873    -0.278    register_pp/CLK_10MHZ
    SLICE_X86Y101        FDRE                                         r  register_pp/state_reg[28]/C
                         clock pessimism             -0.219    -0.497    
                         clock uncertainty            0.226    -0.271    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.066    -0.205    register_pp/state_reg[28]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.838%)  route 0.222ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.602    -0.510    random_display/CLK_10MHZ
    SLICE_X87Y101        FDSE                                         r  random_display/r_LFSR_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDSE (Prop_fdse_C_Q)         0.141    -0.369 r  random_display/r_LFSR_reg[29]/Q
                         net (fo=2, routed)           0.222    -0.147    random_display/Q[28]
    SLICE_X87Y101        FDRE                                         r  random_display/r_LFSR_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.873    -0.278    random_display/CLK_10MHZ
    SLICE_X87Y101        FDRE                                         r  random_display/r_LFSR_reg[30]/C
                         clock pessimism             -0.232    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.060    -0.224    random_display/r_LFSR_reg[30]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.002%)  route 0.172ns (54.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    module_clock_divider/CLK_10MHZ
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  module_clock_divider/clk_out_reg/Q
                         net (fo=32, routed)          0.172    -0.191    random_display/E[0]
    SLICE_X82Y97         FDRE                                         r  random_display/r_LFSR_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDRE                                         r  random_display/r_LFSR_reg[17]/C
                         clock pessimism             -0.194    -0.467    
                         clock uncertainty            0.226    -0.241    
    SLICE_X82Y97         FDRE (Hold_fdre_C_CE)       -0.039    -0.280    random_display/r_LFSR_reg[17]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.002%)  route 0.172ns (54.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    module_clock_divider/CLK_10MHZ
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  module_clock_divider/clk_out_reg/Q
                         net (fo=32, routed)          0.172    -0.191    random_display/E[0]
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/C
                         clock pessimism             -0.194    -0.467    
                         clock uncertainty            0.226    -0.241    
    SLICE_X82Y97         FDSE (Hold_fdse_C_CE)       -0.039    -0.280    random_display/r_LFSR_reg[18]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.002%)  route 0.172ns (54.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    module_clock_divider/CLK_10MHZ
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  module_clock_divider/clk_out_reg/Q
                         net (fo=32, routed)          0.172    -0.191    random_display/E[0]
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[19]/C
                         clock pessimism             -0.194    -0.467    
                         clock uncertainty            0.226    -0.241    
    SLICE_X82Y97         FDSE (Hold_fdse_C_CE)       -0.039    -0.280    random_display/r_LFSR_reg[19]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       95.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.080ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.828ns (18.047%)  route 3.760ns (81.953%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.658     2.150    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.274 r  seg7_control/digit_timer[13]_i_1/O
                         net (fo=1, routed)           0.000     2.274    seg7_control/digit_timer_0[13]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[13]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.031    97.354    seg7_control/digit_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         97.354    
                         arrival time                          -2.274    
  -------------------------------------------------------------------
                         slack                                 95.080    

Slack (MET) :             95.094ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 0.858ns (18.579%)  route 3.760ns (81.421%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.658     2.150    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.154     2.304 r  seg7_control/digit_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.304    seg7_control/digit_timer_0[1]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[1]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.075    97.398    seg7_control/digit_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         97.398    
                         arrival time                          -2.304    
  -------------------------------------------------------------------
                         slack                                 95.094    

Slack (MET) :             95.470ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.828ns (19.723%)  route 3.370ns (80.277%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.268     1.760    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.884 r  seg7_control/digit_timer[12]_i_1/O
                         net (fo=1, routed)           0.000     1.884    seg7_control/digit_timer_0[12]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[12]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.031    97.354    seg7_control/digit_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         97.354    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 95.470    

Slack (MET) :             95.472ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.828ns (19.742%)  route 3.366ns (80.258%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.264     1.756    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.880 r  seg7_control/digit_timer[10]_i_1/O
                         net (fo=1, routed)           0.000     1.880    seg7_control/digit_timer_0[10]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.029    97.352    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         97.352    
                         arrival time                          -1.880    
  -------------------------------------------------------------------
                         slack                                 95.472    

Slack (MET) :             95.519ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.823ns (19.627%)  route 3.370ns (80.373%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.268     1.760    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.119     1.879 r  seg7_control/digit_timer[9]_i_1/O
                         net (fo=1, routed)           0.000     1.879    seg7_control/digit_timer_0[9]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[9]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.075    97.398    seg7_control/digit_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         97.398    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                 95.519    

Slack (MET) :             95.524ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.822ns (19.627%)  route 3.366ns (80.373%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 98.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.264     1.756    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y100        LUT2 (Prop_lut2_I0_O)        0.118     1.874 r  seg7_control/digit_timer[11]_i_1/O
                         net (fo=1, routed)           0.000     1.874    seg7_control/digit_timer_0[11]
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.597    98.058    seg7_control/CLK_10MHZ
    SLICE_X86Y100        FDRE                                         r  seg7_control/digit_timer_reg[11]/C
                         clock pessimism             -0.509    97.550    
                         clock uncertainty           -0.226    97.323    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)        0.075    97.398    seg7_control/digit_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         97.398    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                 95.524    

Slack (MET) :             95.731ns  (required time - arrival time)
  Source:                 module_clock_divider/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_divider/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 2.091ns (51.232%)  route 1.990ns (48.768%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.732    -2.315    module_clock_divider/CLK_10MHZ
    SLICE_X87Y93         FDRE                                         r  module_clock_divider/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  module_clock_divider/counter_reg[5]/Q
                         net (fo=26, routed)          1.145    -0.714    module_clock_divider/counter[5]
    SLICE_X85Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.058 r  module_clock_divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    module_clock_divider/counter0_carry__0_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.056 r  module_clock_divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.056    module_clock_divider/counter0_carry__1_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.170 r  module_clock_divider/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.170    module_clock_divider/counter0_carry__2_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.284 r  module_clock_divider/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.284    module_clock_divider/counter0_carry__3_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.618 r  module_clock_divider/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.846     1.464    module_clock_divider/data0[22]
    SLICE_X84Y97         LUT6 (Prop_lut6_I5_O)        0.303     1.767 r  module_clock_divider/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.767    module_clock_divider/counter_0[22]
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.611    98.073    module_clock_divider/CLK_10MHZ
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[22]/C
                         clock pessimism             -0.430    97.643    
                         clock uncertainty           -0.226    97.417    
    SLICE_X84Y97         FDRE (Setup_fdre_C_D)        0.081    97.498    module_clock_divider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.498    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                 95.731    

Slack (MET) :             95.799ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.828ns (20.666%)  route 3.179ns (79.334%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.077     1.569    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.693 r  seg7_control/digit_timer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.693    seg7_control/digit_timer_0[3]
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[3]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.226    97.460    
    SLICE_X86Y97         FDRE (Setup_fdre_C_D)        0.032    97.492    seg7_control/digit_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         97.492    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                 95.799    

Slack (MET) :             95.817ns  (required time - arrival time)
  Source:                 module_clock_divider/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_divider/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.975ns (49.470%)  route 2.017ns (50.530%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.732    -2.315    module_clock_divider/CLK_10MHZ
    SLICE_X87Y93         FDRE                                         r  module_clock_divider/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  module_clock_divider/counter_reg[5]/Q
                         net (fo=26, routed)          1.145    -0.714    module_clock_divider/counter[5]
    SLICE_X85Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.058 r  module_clock_divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.058    module_clock_divider/counter0_carry__0_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.056 r  module_clock_divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.056    module_clock_divider/counter0_carry__1_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.170 r  module_clock_divider/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.170    module_clock_divider/counter0_carry__2_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.284 r  module_clock_divider/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.284    module_clock_divider/counter0_carry__3_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.506 r  module_clock_divider/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.873     1.379    module_clock_divider/data0[21]
    SLICE_X84Y97         LUT6 (Prop_lut6_I5_O)        0.299     1.678 r  module_clock_divider/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.678    module_clock_divider/counter_0[21]
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.611    98.073    module_clock_divider/CLK_10MHZ
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[21]/C
                         clock pessimism             -0.430    97.643    
                         clock uncertainty           -0.226    97.417    
    SLICE_X84Y97         FDRE (Setup_fdre_C_D)        0.077    97.494    module_clock_divider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.494    
                         arrival time                          -1.678    
  -------------------------------------------------------------------
                         slack                                 95.817    

Slack (MET) :             95.817ns  (required time - arrival time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.853ns (21.158%)  route 3.179ns (78.842%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 98.075 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.733    -2.314    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           1.581    -0.277    seg7_control/digit_timer[0]
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.124    -0.153 r  seg7_control/digit_timer[13]_i_4/O
                         net (fo=1, routed)           0.521     0.368    seg7_control/digit_timer[13]_i_4_n_0
    SLICE_X86Y98         LUT6 (Prop_lut6_I5_O)        0.124     0.492 r  seg7_control/digit_timer[13]_i_2/O
                         net (fo=16, routed)          1.077     1.569    seg7_control/digit_timer[13]_i_2_n_0
    SLICE_X86Y97         LUT2 (Prop_lut2_I0_O)        0.149     1.718 r  seg7_control/digit_timer[8]_i_1/O
                         net (fo=1, routed)           0.000     1.718    seg7_control/digit_timer_0[8]
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         1.613    98.075    seg7_control/CLK_10MHZ
    SLICE_X86Y97         FDRE                                         r  seg7_control/digit_timer_reg[8]/C
                         clock pessimism             -0.389    97.686    
                         clock uncertainty           -0.226    97.460    
    SLICE_X86Y97         FDRE (Setup_fdre_C_D)        0.075    97.535    seg7_control/digit_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         97.535    
                         arrival time                          -1.718    
  -------------------------------------------------------------------
                         slack                                 95.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.980%)  route 0.172ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    random_display/CLK_10MHZ
    SLICE_X87Y99         FDSE                                         r  random_display/r_LFSR_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDSE (Prop_fdse_C_Q)         0.141    -0.363 r  random_display/r_LFSR_reg[26]/Q
                         net (fo=2, routed)           0.172    -0.191    random_display/Q[25]
    SLICE_X87Y99         FDRE                                         r  random_display/r_LFSR_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.880    -0.272    random_display/CLK_10MHZ
    SLICE_X87Y99         FDRE                                         r  random_display/r_LFSR_reg[27]/C
                         clock pessimism             -0.232    -0.504    
                         clock uncertainty            0.226    -0.278    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.061    -0.217    random_display/r_LFSR_reg[27]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.329%)  route 0.184ns (56.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.364 r  random_display/r_LFSR_reg[18]/Q
                         net (fo=2, routed)           0.184    -0.180    random_display/Q[17]
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[19]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X82Y97         FDSE (Hold_fdse_C_D)         0.047    -0.232    random_display/r_LFSR_reg[19]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.209%)  route 0.185ns (56.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    random_display/CLK_10MHZ
    SLICE_X82Y97         FDRE                                         r  random_display/r_LFSR_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  random_display/r_LFSR_reg[17]/Q
                         net (fo=2, routed)           0.185    -0.179    random_display/Q[16]
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X82Y97         FDSE (Hold_fdse_C_D)         0.047    -0.232    random_display/r_LFSR_reg[18]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 module_clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_divider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    module_clock_divider/CLK_10MHZ
    SLICE_X86Y94         FDRE                                         r  module_clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.364 f  module_clock_divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.197    -0.167    module_clock_divider/counter[0]
    SLICE_X86Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.122 r  module_clock_divider/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    module_clock_divider/counter_0[0]
    SLICE_X86Y94         FDRE                                         r  module_clock_divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    module_clock_divider/CLK_10MHZ
    SLICE_X86Y94         FDRE                                         r  module_clock_divider/counter_reg[0]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X86Y94         FDRE (Hold_fdre_C_D)         0.091    -0.188    module_clock_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 module_clock_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_clock_divider/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.114%)  route 0.217ns (50.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.607    -0.505    module_clock_divider/CLK_10MHZ
    SLICE_X84Y97         FDRE                                         r  module_clock_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  module_clock_divider/counter_reg[24]/Q
                         net (fo=26, routed)          0.217    -0.125    module_clock_divider/counter[24]
    SLICE_X87Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.080 r  module_clock_divider/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.080    module_clock_divider/clk_out
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.880    -0.272    module_clock_divider/CLK_10MHZ
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/C
                         clock pessimism             -0.194    -0.466    
                         clock uncertainty            0.226    -0.240    
    SLICE_X87Y97         FDRE (Hold_fdre_C_D)         0.091    -0.149    module_clock_divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            register_pp/state_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.049%)  route 0.240ns (62.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.602    -0.510    random_display/CLK_10MHZ
    SLICE_X87Y101        FDSE                                         r  random_display/r_LFSR_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDSE (Prop_fdse_C_Q)         0.141    -0.369 r  random_display/r_LFSR_reg[29]/Q
                         net (fo=2, routed)           0.240    -0.130    register_pp/D[28]
    SLICE_X86Y101        FDRE                                         r  register_pp/state_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.873    -0.278    register_pp/CLK_10MHZ
    SLICE_X86Y101        FDRE                                         r  register_pp/state_reg[28]/C
                         clock pessimism             -0.219    -0.497    
                         clock uncertainty            0.226    -0.271    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.066    -0.205    register_pp/state_reg[28]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 random_display/r_LFSR_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.838%)  route 0.222ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.602    -0.510    random_display/CLK_10MHZ
    SLICE_X87Y101        FDSE                                         r  random_display/r_LFSR_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDSE (Prop_fdse_C_Q)         0.141    -0.369 r  random_display/r_LFSR_reg[29]/Q
                         net (fo=2, routed)           0.222    -0.147    random_display/Q[28]
    SLICE_X87Y101        FDRE                                         r  random_display/r_LFSR_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.873    -0.278    random_display/CLK_10MHZ
    SLICE_X87Y101        FDRE                                         r  random_display/r_LFSR_reg[30]/C
                         clock pessimism             -0.232    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.060    -0.224    random_display/r_LFSR_reg[30]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.002%)  route 0.172ns (54.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    module_clock_divider/CLK_10MHZ
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  module_clock_divider/clk_out_reg/Q
                         net (fo=32, routed)          0.172    -0.191    random_display/E[0]
    SLICE_X82Y97         FDRE                                         r  random_display/r_LFSR_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDRE                                         r  random_display/r_LFSR_reg[17]/C
                         clock pessimism             -0.194    -0.467    
                         clock uncertainty            0.226    -0.241    
    SLICE_X82Y97         FDRE (Hold_fdre_C_CE)       -0.039    -0.280    random_display/r_LFSR_reg[17]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.002%)  route 0.172ns (54.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    module_clock_divider/CLK_10MHZ
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  module_clock_divider/clk_out_reg/Q
                         net (fo=32, routed)          0.172    -0.191    random_display/E[0]
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[18]/C
                         clock pessimism             -0.194    -0.467    
                         clock uncertainty            0.226    -0.241    
    SLICE_X82Y97         FDSE (Hold_fdse_C_CE)       -0.039    -0.280    random_display/r_LFSR_reg[18]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 module_clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            random_display/r_LFSR_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.002%)  route 0.172ns (54.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.608    -0.504    module_clock_divider/CLK_10MHZ
    SLICE_X87Y97         FDRE                                         r  module_clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  module_clock_divider/clk_out_reg/Q
                         net (fo=32, routed)          0.172    -0.191    random_display/E[0]
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=107, routed)         0.879    -0.273    random_display/CLK_10MHZ
    SLICE_X82Y97         FDSE                                         r  random_display/r_LFSR_reg[19]/C
                         clock pessimism             -0.194    -0.467    
                         clock uncertainty            0.226    -0.241    
    SLICE_X82Y97         FDSE (Hold_fdse_C_CE)       -0.039    -0.280    random_display/r_LFSR_reg[19]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.089    





