CAPI=2:
filesets:
  rtl:
    files:
    - ../rtl/verilog/wb_intercon/wb_intercon.v:
        file_type: verilogSource
    - ../rtl/verilog/wb_intercon/wb_intercon.vh:
        file_type: verilogSource
        is_include_file: true
name: ::nanorv32-wb-soc-interconnect:0
targets:
  default:
    filesets:
    - rtl
