                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module system_TOP
system_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
lappend search_path "/home/IC/FINAL_PROJECT/synthesis/std_cells"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/FINAL_PROJECT/synthesis/std_cells
lappend search_path "/home/IC/FINAL_PROJECT/synthesis/rtl"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/FINAL_PROJECT/synthesis/std_cells /home/IC/FINAL_PROJECT/synthesis/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
analyze -format $file_format [glob "/home/IC/FINAL_PROJECT/synthesis/rtl/*.v"]
Running PRESTO HDLC
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_data_sampling.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/data_sync_top_module.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/system_TOP.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/Register_File.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_stop_check.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/async_fifo_memory.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/ALU.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_start_check.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/clock_divider.v
Warning:  /home/IC/FINAL_PROJECT/synthesis/rtl/clock_divider.v:12: the undeclared symbol 'ClK_DIV_EN' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/uart_tx_fsm_control.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_TOP_MODULE.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/uart_tx_serializer.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/sys_ctrl.v
Warning:  /home/IC/FINAL_PROJECT/synthesis/rtl/sys_ctrl.v:23: the undeclared symbol 'RF_WR_CMD_flag' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/FINAL_PROJECT/synthesis/rtl/sys_ctrl.v:24: the undeclared symbol 'RF_RD_CMD_flag' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/FINAL_PROJECT/synthesis/rtl/sys_ctrl.v:25: the undeclared symbol 'ALU_OPER_W_OP_CMD_flag' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/FINAL_PROJECT/synthesis/rtl/sys_ctrl.v:26: the undeclared symbol 'ALU_OPER_W_NOP_CMD_flag' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_deserializer.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/data_sync_enabled_ff.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/async_fifo_grey_coding_gen.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/uart_tx_TOP_MODULE.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/clock_gating_cell.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/reset_synchronizer.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/uart_tx_mux.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/async_fifo_rdptr_and_empty_flag_generation.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/data_sync_enable_synchronizer.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/async_fifo_wrptr_and_full_flag_generation.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/async_fifo_top_module.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/pulse_gen.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_parity_check.v
Warning:  /home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_parity_check.v:10: the undeclared symbol 'parity_bit' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/uart_tx_parity_calc.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_fsm.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/async_fifo_double_synchronizer.v
Compiling source file /home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_edge_bit_counter.v
Presto compilation completed successfully.
Loading db file '/home/IC/FINAL_PROJECT/synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/FINAL_PROJECT/synthesis/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/FINAL_PROJECT/synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
elaborate -lib WORK system_TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 41 in file
	'/home/IC/FINAL_PROJECT/synthesis/rtl/system_TOP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine system_TOP line 54 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/system_TOP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       q1_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       q2_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'system_TOP'.
Information: Building the design 'sys_ctrl'. (HDL-193)

Statistics for case statements in always block at line 74 in file
	'/home/IC/FINAL_PROJECT/synthesis/rtl/sys_ctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
|            77            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 183 in file
	'/home/IC/FINAL_PROJECT/synthesis/rtl/sys_ctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           195            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine sys_ctrl line 58 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/sys_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sys_ctrl line 65 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/sys_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     address_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sync_top_module'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RX_TOP_MODULE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RF'. (HDL-193)

Inferred memory devices in process
	in routine RF line 20 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/Register_File.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rddata_valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     rddata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    reg_file_reg     | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|    reg_file_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|      RF/36       |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'bit16_alu'. (HDL-193)

Statistics for case statements in always block at line 12 in file
	'/home/IC/FINAL_PROJECT/synthesis/rtl/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine bit16_alu line 12 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     alu_out_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_top'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_tx_TOP_MODULE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rst_synchronizer'. (HDL-193)

Inferred memory devices in process
	in routine rst_synchronizer line 10 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/reset_synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   syn_rst_reg_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'clock_gating'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'clk_div'. (HDL-193)

Inferred memory devices in process
	in routine clk_div line 15 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/clock_divider.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     clk_reg_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'pulse_gen'. (HDL-193)

Inferred memory devices in process
	in routine pulse_gen line 12 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/pulse_gen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'enable_sync'. (HDL-193)

Inferred memory devices in process
	in routine enable_sync line 10 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/data_sync_enable_synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_sync_reg_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'enabled_ff'. (HDL-193)

Inferred memory devices in process
	in routine enabled_ff line 9 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/data_sync_enabled_ff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampler'. (HDL-193)

Inferred memory devices in process
	in routine data_sampler line 10 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sampled_data_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter'. (HDL-193)

Inferred memory devices in process
	in routine edge_bit_counter line 20 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  edge_counter_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter line 29 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_edge_bit_counter.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data_bit_counter_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'fsm'. (HDL-193)

Statistics for case statements in always block at line 35 in file
	'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            37            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
	'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            92            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fsm line 26 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer'. (HDL-193)

Inferred memory devices in process
	in routine deserializer line 9 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     p_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_check'. (HDL-193)

Statistics for case statements in always block at line 11 in file
	'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_parity_check.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            18            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine parity_check line 11 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parity_error_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'start_check'. (HDL-193)

Statistics for case statements in always block at line 6 in file
	'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_start_check.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            7             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'stop_check'. (HDL-193)

Statistics for case statements in always block at line 7 in file
	'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_stop_check.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            11            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine stop_check line 7 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_rx_stop_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stop_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'full_gen'. (HDL-193)

Inferred memory devices in process
	in routine full_gen line 14 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/async_fifo_wrptr_and_full_flag_generation.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    w_address_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_memory'. (HDL-193)

Inferred memory devices in process
	in routine fifo_memory line 17 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/async_fifo_memory.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      fifo_reg       | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  fifo_memory/13  |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'empty_gen'. (HDL-193)

Inferred memory devices in process
	in routine empty_gen line 16 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/async_fifo_rdptr_and_empty_flag_generation.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rd_address_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rd_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'synchronizer'. (HDL-193)

Inferred memory devices in process
	in routine synchronizer line 8 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/async_fifo_double_synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       q1_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|       q2_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fsm_controller'. (HDL-193)

Statistics for case statements in always block at line 27 in file
	'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_tx_fsm_control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 59 in file
	'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_tx_fsm_control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            62            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fsm_controller line 18 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_tx_fsm_control.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'serilaizer'. (HDL-193)

Inferred memory devices in process
	in routine serilaizer line 14 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_tx_serializer.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| parallel_data_reg_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine serilaizer line 25 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_tx_serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_calc'. (HDL-193)

Statistics for case statements in always block at line 8 in file
	'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_tx_parity_calc.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine parity_calc line 8 in file
		'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_tx_parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   parity_bit_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux'. (HDL-193)

Statistics for case statements in always block at line 8 in file
	'/home/IC/FINAL_PROJECT/synthesis/rtl/uart_tx_mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            9             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'grey_code_gen'. (HDL-193)
Presto compilation completed successfully.
1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'system_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (30 designs)              /home/IC/FINAL_PROJECT/synthesis/syn/system_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/FINAL_PROJECT/synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/FINAL_PROJECT/synthesis/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/FINAL_PROJECT/synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
# REF CLOCK (100 MHz)
set CLK1_NAME Ref_clk
set CLK1_PER 10
#2. UART_RX CLOCK (115.2 KHz * 32)
set CLK2_NAME UART_CLK
set CLK2_PER 271
# Skew
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
#1. Master Clocks
create_clock -name $CLK1_NAME -period $CLK1_PER -waveform "0 [expr $CLK1_PER/2]" [get_ports Ref_clk]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK1_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK1_NAME]
create_clock -name $CLK2_NAME -period $CLK2_PER -waveform "0 [expr $CLK2_PER/2]" [get_ports Uart_clk]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK2_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK2_NAME]
#2. Generated clocks
create_generated_clock -master_clock $CLK2_NAME -source [get_ports Uart_clk]                        -name "UART_RX_CLK" [get_port rx_div/o_div_clk]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks "UART_RX_CLK"]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks "UART_RX_CLK"]
create_generated_clock -master_clock $CLK2_NAME -source [get_ports Uart_clk]                        -name "UART_TX_CLK" [get_port tx_div/o_div_clk]                        -divide_by 32
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks "UART_TX_CLK"]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks "UART_TX_CLK"]
create_generated_clock -master_clock $CLK1_NAME -source [get_ports Ref_clk]                        -name "ALU_CLK" [get_port clock_gating_cell/gated_clk]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks "ALU_CLK"]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks "ALU_CLK"]
####################################################################################
#########################################################
#### Section 2 : Clocks Relationship ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks "$CLK1_NAME ALU_CLK"]                                 -group [get_clocks "$CLK2_NAME UART_TX_CLK UART_RX_CLK"]  
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set in_delay  [expr 0.2*$CLK2_PER]
set out_delay [expr 0.2*$CLK2_PER]
#Constrain Input Paths
set_input_delay $in_delay -clock $CLK2_NAME [get_port rx_in]
#Constrain Output Paths
set_output_delay $out_delay -clock UART_TX_CLK [get_port tx_out] 
set_output_delay $out_delay -clock UART_TX_CLK [get_port parity_error]
set_output_delay $out_delay -clock UART_TX_CLK [get_port stop_error]
set_output_delay $out_delay -clock UART_TX_CLK [get_port start_glitch]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port rx_in]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.5 [get_ports {tx_out parity_error stop_error start_glitch}]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c"						 -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
#set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 24 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design system_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'pulse_gen_0'
  Processing 'clk_div_0'
  Processing 'clock_gating'
  Processing 'rst_synchronizer_0'
  Processing 'mux'
  Processing 'parity_calc'
  Processing 'serilaizer'
  Processing 'fsm_controller'
  Processing 'UART_tx_TOP_MODULE'
  Processing 'synchronizer_0'
  Processing 'grey_code_gen_0'
  Processing 'empty_gen'
  Processing 'fifo_memory'
  Processing 'full_gen'
  Processing 'fifo_top'
  Processing 'bit16_alu'
  Processing 'RF'
  Processing 'stop_check'
  Processing 'start_check'
  Processing 'parity_check'
  Processing 'deserializer'
  Processing 'fsm'
  Processing 'edge_bit_counter'
  Processing 'data_sampler'
  Processing 'RX_TOP_MODULE'
  Processing 'enabled_ff'
  Processing 'enable_sync'
  Processing 'data_sync_top_module'
  Processing 'sys_ctrl'
  Processing 'system_TOP'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: A non-unate path in clock network for clock 'UART_CLK'
 from pin 'rx_div/U6/Y' is detected. (TIM-052)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'clk_div_1_DW01_cmp6_0'
  Processing 'clk_div_1_DW01_cmp6_1'
  Processing 'clk_div_0_DW01_cmp6_0'
  Processing 'clk_div_0_DW01_cmp6_1'
  Processing 'empty_gen_DW01_inc_0'
  Processing 'empty_gen_DW01_cmp6_0'
  Processing 'full_gen_DW01_inc_0'
  Processing 'bit16_alu_DW_div_uns_0'
  Processing 'bit16_alu_DW01_sub_0'
  Processing 'bit16_alu_DW01_add_0'
  Processing 'bit16_alu_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_inc_1'
  Processing 'edge_bit_counter_DW01_cmp6_1'
  Processing 'edge_bit_counter_DW01_dec_0'
  Processing 'edge_bit_counter_DW01_cmp6_2'
  Processing 'edge_bit_counter_DW01_cmp6_3'
  Processing 'edge_bit_counter_DW01_dec_1'
Warning: A non-unate path in clock network for clock 'UART_CLK'
 from pin 'rx_div/U6/Y' is detected. (TIM-052)
  Processing 'bit16_alu_DW02_mult_0'
  Processing 'bit16_alu_DW01_add_1'
  Processing 'clk_div_0_DW01_inc_0'
  Processing 'clk_div_0_DW02_mult_0'
  Processing 'clk_div_1_DW01_inc_0'
  Processing 'clk_div_1_DW02_mult_0'
Warning: A non-unate path in clock network for clock 'UART_CLK'
 from pin 'rx_div/U6/Y' is detected. (TIM-052)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   49170.8      0.31       0.3       1.9                          
    0:00:06   49170.8      0.31       0.3       1.9                          
    0:00:06   49170.8      0.31       0.3       1.9                          
    0:00:06   49149.6      0.26       0.3       1.9                          
    0:00:06   49149.6      0.26       0.3       1.9                          
    0:00:07   26887.6      1.45       1.4       1.2                          
    0:00:07   26897.0      1.34       1.3       1.2                          
    0:00:07   26833.5      1.56       1.6       1.2                          
    0:00:07   26793.5      1.55       1.5       1.2                          
    0:00:07   26784.0      1.27       1.3       1.2                          
    0:00:07   26824.1      1.28       1.3       1.2                          
    0:00:07   26808.8      1.28       1.3       1.2                          
    0:00:07   26824.1      1.24       1.2       1.2                          
    0:00:07   26801.7      1.40       1.4       1.2                          
    0:00:07   26812.3      1.31       1.3       1.2                          
    0:00:07   26822.9      1.20       1.2       1.2                          
    0:00:07   26813.5      1.19       1.2       1.2                          
    0:00:07   26754.6      1.13       1.1       1.2                          
    0:00:07   26727.6      1.10       1.1       1.2                          
    0:00:07   26727.6      1.10       1.1       1.2                          
    0:00:07   26689.9      1.10       1.1       1.2                          
    0:00:07   26689.9      1.10       1.1       1.2                          
    0:00:07   26641.7      1.10       1.1       0.0                          
    0:00:07   26641.7      1.10       1.1       0.0                          
    0:00:07   26641.7      1.10       1.1       0.0                          
    0:00:07   26641.7      1.10       1.1       0.0                          
    0:00:08   26746.4      0.50       0.5       0.0 alu/alu_out_reg[0]/D     
    0:00:08   26871.1      0.24       0.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   26871.1      0.24       0.2       0.0                          
    0:00:08   26804.0      0.00       0.0       0.0                          
    0:00:08   26757.0      0.00       0.0       7.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   26757.0      0.00       0.0       7.1                          
    0:00:08   26766.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   26766.4      0.00       0.0       0.0                          
    0:00:08   26766.4      0.00       0.0       0.0                          
    0:00:08   26533.4      0.30       0.3       0.0                          
    0:00:08   26489.9      0.23       0.2       0.0                          
    0:00:08   26474.6      0.23       0.2       0.0                          
    0:00:08   26459.3      0.23       0.2       0.0                          
    0:00:08   26449.9      0.23       0.2       0.0                          
    0:00:08   26449.9      0.23       0.2       0.0                          
    0:00:08   26526.3      0.00       0.0       0.0                          
    0:00:09   26156.9      1.00       1.0       0.0                          
    0:00:09   26101.6      1.02       1.0       0.0                          
    0:00:09   26095.7      1.03       1.0       0.0                          
    0:00:09   26095.7      1.03       1.0       0.0                          
    0:00:09   26095.7      1.03       1.0       0.0                          
    0:00:09   26095.7      1.03       1.0       0.0                          
    0:00:09   26095.7      1.03       1.0       0.0                          
    0:00:09   26095.7      1.03       1.0       0.0                          
    0:00:09   26375.7      0.03       0.0       0.0 alu/alu_out_reg[0]/D     
    0:00:09   26382.8      0.00       0.0       0.0                          
Loading db file '/home/IC/FINAL_PROJECT/synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/FINAL_PROJECT/synthesis/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/FINAL_PROJECT/synthesis/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
############################################################################
# DFT Preparation Section
############################################################################
set flops_per_chain 100
100
set num_flops [sizeof_collection [all_registers -edge_triggered]]
409
set num_chains [expr $num_flops / $flops_per_chain + 1 ]
5
############################################################################
#####                            area report                           #####      
############################################################################
report_area -hierarchy > area.rpt
############################################################################
#####                            power report                          #####      
############################################################################
report_power -hierarchy > power.rpt
############################################################################
#####                            hold report                          #####    
############################################################################
report_timing -max_paths 100 -delay_type min > hold.rpt
############################################################################
#####                            setup report                          #####     
############################################################################
report_timing -max_paths 100 -delay_type max > setup.rpt
############################################################################
#####                       clock_attr report                          #####      
############################################################################
report_clock -attributes > clocks.rpt
############################################################################
#####                       constraints report                         #####      
############################################################################
report_constraint -all_violators > constraints.rpt
write_file -format verilog -hierarchy -output TOP_MODULE.v
Writing verilog file '/home/IC/FINAL_PROJECT/synthesis/syn/TOP_MODULE.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -format ddc -hierarchy -output TOP_MODULE.ddc
Writing ddc file 'TOP_MODULE.ddc'.
1
write_sdc  -nosplit TOP_MODULE.sdc
1
write_sdf           TOP_MODULE.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/FINAL_PROJECT/synthesis/syn/TOP_MODULE.sdf'. (WT-3)
1
#exit
dc_shell> 