Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto ac57e03f9c8a4de692225924811be3d3 --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L blk_mem_gen_v8_3_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.HLS_SPFA_p_heap0_0_ram
Compiling module xil_defaultlib.HLS_SPFA_p_heap0_0(DataWidth=32,...
Compiling module xil_defaultlib.HLS_SPFA_in_list_ram
Compiling module xil_defaultlib.HLS_SPFA_in_list(DataWidth=1,Add...
Compiling module xil_defaultlib.HLS_malloc_1_s
Compiling module xil_defaultlib.HLS_free_1_s
Compiling module xil_defaultlib.HLS_SPFA_mul_32s_bkb_MulnS_0
Compiling module xil_defaultlib.HLS_SPFA_mul_32s_bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.HLS_SPFA
Compiling module xil_defaultlib.design_1_HLS_SPFA_0_0
Compiling module xil_defaultlib.HTA_theta_buddy_tbkb_ram
Compiling module xil_defaultlib.HTA_theta_buddy_tbkb(DataWidth=6...
Compiling module xil_defaultlib.HTA_theta_buddy_tcud_ram
Compiling module xil_defaultlib.HTA_theta_buddy_tcud(DataWidth=6...
Compiling module xil_defaultlib.HTA_theta_buddy_tdEe_ram
Compiling module xil_defaultlib.HTA_theta_buddy_tdEe(DataWidth=6...
Compiling module xil_defaultlib.HTA_theta_buddy_teOg_ram
Compiling module xil_defaultlib.HTA_theta_buddy_teOg(DataWidth=6...
Compiling module xil_defaultlib.HTA_theta_group_tfYi_ram
Compiling module xil_defaultlib.HTA_theta_group_tfYi(DataWidth=6...
Compiling module xil_defaultlib.HTA_theta_group_thbi_rom
Compiling module xil_defaultlib.HTA_theta_group_thbi(DataWidth=3...
Compiling module xil_defaultlib.HTA_theta_shift_cibs_rom
Compiling module xil_defaultlib.HTA_theta_shift_cibs(DataWidth=5...
Compiling module xil_defaultlib.HTA_theta_addr_lajbC_ram
Compiling module xil_defaultlib.HTA_theta_addr_lajbC(DataWidth=4...
Compiling module xil_defaultlib.HTA_theta_addr_trkbM_ram
Compiling module xil_defaultlib.HTA_theta_addr_trkbM(DataWidth=8...
Compiling module xil_defaultlib.HTA_theta_mark_malbW_rom
Compiling module xil_defaultlib.HTA_theta_mark_malbW(DataWidth=6...
Compiling module xil_defaultlib.log_2_64bit
Compiling module xil_defaultlib.HTA_theta_mux_42_mb6(ID=1,din1_W...
Compiling module xil_defaultlib.HTA_theta_mux_32_ncg(ID=1,din1_W...
Compiling module xil_defaultlib.HTA_theta
Compiling module xil_defaultlib.design_1_HTA_theta_0_0
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_axi_regs_fwd_v8_3(C_DATA...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_11.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_100M_0 [design_1_rst_clk_wiz_100m_0_defa...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
