Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Aug 18 13:01:02 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   224 |
|    Minimum number of control sets                        |   224 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   224 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   199 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             275 |          103 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             612 |          118 |
| Yes          | No                    | No                     |            5817 |         1335 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------+---------------------+------------------+----------------+
| Clock Signal |             Enable Signal            |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------+---------------------+------------------+----------------+
|  clk         | fsm1/j00_write_en                    |                     |                1 |              1 |
|  clk         | fsm6/fsm6_write_en                   |                     |                1 |              2 |
|  clk         | fsm2/fsm2_write_en                   |                     |                1 |              2 |
|  clk         | fsm16/done_reg_1                     | fsm13/out_reg[0]_9  |                1 |              2 |
|  clk         | fsm16/done_reg_1                     |                     |                2 |              2 |
|  clk         | fsm3/fsm3_write_en                   |                     |                1 |              2 |
|  clk         | fsm4/fsm4_write_en                   |                     |                1 |              2 |
|  clk         | fsm5/fsm5_write_en                   |                     |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                   |                     |                1 |              2 |
|  clk         | fsm12/fsm12_write_en                 |                     |                1 |              2 |
|  clk         | fsm11/fsm11_write_en                 |                     |                1 |              2 |
|  clk         | fsm8/fsm8_write_en                   |                     |                1 |              2 |
|  clk         | fsm7/fsm7_write_en                   |                     |                1 |              2 |
|  clk         | fsm14/fsm14_write_en                 |                     |                2 |              3 |
|  clk         | fsm0/fsm0_write_en                   |                     |                2 |              3 |
|  clk         | fsm1/j00_write_en                    | fsm1/out_reg[0]_26  |                1 |              3 |
|  clk         | fsm1/fsm1_write_en                   |                     |                1 |              4 |
|  clk         | fsm16/out_reg[1]_0[0]                |                     |                2 |              4 |
|  clk         | fsm16/E[0]                           |                     |                3 |              4 |
|  clk         | fsm16/j0_write_en                    | fsm16/done_reg_4    |                1 |              4 |
|  clk         | fsm16/fsm16_write_en                 |                     |                2 |              4 |
|  clk         | fsm10/fsm10_write_en                 |                     |                1 |              4 |
|  clk         | fsm15/j01_write_en                   | fsm15/out_reg[0]_10 |                1 |              4 |
|  clk         | fsm15/fsm15_write_en                 |                     |                1 |              4 |
|  clk         | fsm13/fsm13_write_en                 |                     |                3 |              4 |
|  clk         | j01/out_reg[2]_44                    |                     |               27 |             32 |
|  clk         | j01/out_reg[2]_53                    |                     |               25 |             32 |
|  clk         | j01/out_reg[2]_45                    |                     |               23 |             32 |
|  clk         | j01/out_reg[2]_46                    |                     |               25 |             32 |
|  clk         | j01/out_reg[2]_47                    |                     |               24 |             32 |
|  clk         | j01/out_reg[2]_48                    |                     |               25 |             32 |
|  clk         | j01/out_reg[2]_49                    |                     |               29 |             32 |
|  clk         | j01/out_reg[2]_5                     |                     |               31 |             32 |
|  clk         | j01/out_reg[2]_50                    |                     |               22 |             32 |
|  clk         | j01/out_reg[2]_51                    |                     |               25 |             32 |
|  clk         | j01/out_reg[2]_52                    |                     |               23 |             32 |
|  clk         | j01/out_reg[2]_56                    |                     |               27 |             32 |
|  clk         | j01/out_reg[2]_30                    |                     |               31 |             32 |
|  clk         | j01/out_reg[2]_19                    |                     |               29 |             32 |
|  clk         | j01/out_reg[2]_2                     |                     |               32 |             32 |
|  clk         | j01/out_reg[2]_20                    |                     |               29 |             32 |
|  clk         | j01/out_reg[2]_21                    |                     |               27 |             32 |
|  clk         | j01/out_reg[2]_22                    |                     |               29 |             32 |
|  clk         | j01/out_reg[2]_23                    |                     |               28 |             32 |
|  clk         | j01/out_reg[2]_24                    |                     |               29 |             32 |
|  clk         | j01/out_reg[2]_25                    |                     |               28 |             32 |
|  clk         | j01/out_reg[2]_26                    |                     |               30 |             32 |
|  clk         | j01/out_reg[2]_27                    |                     |               29 |             32 |
|  clk         | j01/out_reg[2]_28                    |                     |               28 |             32 |
|  clk         | j01/out_reg[2]_29                    |                     |               30 |             32 |
|  clk         | j01/out_reg[2]_3                     |                     |               30 |             32 |
|  clk         | j01/out_reg[2]_43                    |                     |               26 |             32 |
|  clk         | j01/out_reg[2]_31                    |                     |               31 |             32 |
|  clk         | j01/out_reg[2]_32                    |                     |               24 |             32 |
|  clk         | j01/out_reg[2]_33                    |                     |               26 |             32 |
|  clk         | j01/out_reg[2]_34                    |                     |               23 |             32 |
|  clk         | j01/out_reg[2]_35                    |                     |               25 |             32 |
|  clk         | j01/out_reg[2]_36                    |                     |               25 |             32 |
|  clk         | j01/out_reg[2]_37                    |                     |               25 |             32 |
|  clk         | j01/out_reg[2]_38                    |                     |               26 |             32 |
|  clk         | j01/out_reg[2]_39                    |                     |               26 |             32 |
|  clk         | j01/out_reg[2]_4                     |                     |               31 |             32 |
|  clk         | j01/out_reg[2]_40                    |                     |               24 |             32 |
|  clk         | j01/out_reg[2]_41                    |                     |               24 |             32 |
|  clk         | j01/out_reg[2]_42                    |                     |               23 |             32 |
|  clk         | cond_stored25/out_reg[1]_11          |                     |               27 |             32 |
|  clk         | par_done_reg33/B_read0_1_10_write_en |                     |               32 |             32 |
|  clk         | par_done_reg42/tmp1_write_en         |                     |                2 |             32 |
|  clk         | par_done_reg45/y1_write_en           |                     |                2 |             32 |
|  clk         | par_done_reg49/tmp_read0_10_write_en |                     |                9 |             32 |
|  clk         | par_reset1/x1_write_en               |                     |                2 |             32 |
|  clk         | par_reset11/x_read1_0_00_write_en    |                     |               13 |             32 |
|  clk         | par_reset11/x_read1_0_10_write_en    |                     |               10 |             32 |
|  clk         | par_reset11/x_read1_1_00_write_en    |                     |               14 |             32 |
|  clk         | par_reset11/x_read1_1_10_write_en    |                     |               15 |             32 |
|  clk         | par_reset21/E[0]                     |                     |               20 |             32 |
|  clk         | cond_stored25/out_reg[1]             |                     |               25 |             32 |
|  clk         | cond_stored25/out_reg[1]_0           |                     |               29 |             32 |
|  clk         | cond_stored25/out_reg[1]_1           |                     |               25 |             32 |
|  clk         | cond_stored25/out_reg[1]_10          |                     |               27 |             32 |
|  clk         | par_done_reg32/B_read0_0_10_write_en |                     |               32 |             32 |
|  clk         | cond_stored25/out_reg[1]_12          |                     |               26 |             32 |
|  clk         | cond_stored25/out_reg[1]_13          |                     |               27 |             32 |
|  clk         | cond_stored25/out_reg[1]_14          |                     |               27 |             32 |
|  clk         | cond_stored25/out_reg[1]_2           |                     |               26 |             32 |
|  clk         | cond_stored25/out_reg[1]_3           |                     |               27 |             32 |
|  clk         | cond_stored25/out_reg[1]_4           |                     |               27 |             32 |
|  clk         | cond_stored25/out_reg[1]_5           |                     |               26 |             32 |
|  clk         | cond_stored25/out_reg[1]_6           |                     |               28 |             32 |
|  clk         | cond_stored25/out_reg[1]_7           |                     |               26 |             32 |
|  clk         | cond_stored25/out_reg[1]_8           |                     |               28 |             32 |
|  clk         | cond_stored25/out_reg[1]_9           |                     |               27 |             32 |
|  clk         | tmp_read0_00/tmp_read0_00_write_en   |                     |               11 |             32 |
|  clk         | tmp_sh_read0_0/out[31]_i_1__44_n_0   |                     |               11 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en      |                     |               12 |             32 |
|  clk         | done_reg17/t1_0_00_write_en          |                     |               11 |             32 |
|  clk         | j01/out_reg[2]_55                    |                     |               25 |             32 |
|  clk         | j01/out_reg[1]_8                     |                     |               28 |             32 |
|  clk         | j01/out_reg[2]_57                    |                     |               28 |             32 |
|  clk         | j01/out_reg[2]_58                    |                     |               26 |             32 |
|  clk         | j01/out_reg[2]_59                    |                     |               26 |             32 |
|  clk         | j01/out_reg[2]_6                     |                     |               31 |             32 |
|  clk         | j01/out_reg[2]_60                    |                     |               27 |             32 |
|  clk         | j01/out_reg[2]_61                    |                     |               27 |             32 |
|  clk         | j01/out_reg[2]_62                    |                     |               25 |             32 |
|  clk         | j01/out_reg[2]_63                    |                     |               27 |             32 |
|  clk         | j01/out_reg[2]_7                     |                     |               30 |             32 |
|  clk         | j01/out_reg[2]_8                     |                     |               28 |             32 |
|  clk         | j01/out_reg[2]_9                     |                     |               31 |             32 |
|  clk         | done_reg17/A_read0_0_10_write_en     |                     |               29 |             32 |
|  clk         | j01/out_reg[2]_54                    |                     |               24 |             32 |
|  clk         | done_reg17/t1_0_10_write_en          |                     |               11 |             32 |
|  clk         | done_reg17/t1_1_00_write_en          |                     |                8 |             32 |
|  clk         | done_reg17/t1_1_10_write_en          |                     |               10 |             32 |
|  clk         | done_reg17/t2_0_00_write_en          |                     |               13 |             32 |
|  clk         | done_reg17/t2_0_10_write_en          |                     |                7 |             32 |
|  clk         | done_reg17/t2_1_00_write_en          |                     |                9 |             32 |
|  clk         | done_reg17/t2_1_10_write_en          |                     |               13 |             32 |
|  clk         | done_reg17/x_read0_0_00_write_en     |                     |               12 |             32 |
|  clk         | done_reg17/x_read0_0_10_write_en     |                     |                9 |             32 |
|  clk         | done_reg17/x_read0_1_00_write_en     |                     |               13 |             32 |
|  clk         | done_reg17/x_read0_1_10_write_en     |                     |                5 |             32 |
|  clk         | par_done_reg18/A_read0_0_00_write_en |                     |               32 |             32 |
|  clk         | par_done_reg19/A_read0_1_00_write_en |                     |               32 |             32 |
|  clk         | par_done_reg31/B_read0_1_00_write_en |                     |               32 |             32 |
|  clk         | fsm1/out_reg[1]_9                    |                     |               32 |             32 |
|  clk         | fsm1/out_reg[1]_15                   |                     |               31 |             32 |
|  clk         | fsm1/out_reg[1]_16                   |                     |               31 |             32 |
|  clk         | fsm1/out_reg[1]_17                   |                     |               30 |             32 |
|  clk         | fsm1/out_reg[1]_2                    |                     |               28 |             32 |
|  clk         | fsm1/out_reg[1]_3                    |                     |               31 |             32 |
|  clk         | fsm1/out_reg[1]_4                    |                     |               29 |             32 |
|  clk         | fsm1/out_reg[1]_5                    |                     |               26 |             32 |
|  clk         | fsm1/out_reg[1]_6                    |                     |               29 |             32 |
|  clk         | fsm1/out_reg[1]_7                    |                     |               31 |             32 |
|  clk         | fsm1/out_reg[1]_8                    |                     |               31 |             32 |
|  clk         | fsm1/out_reg[1]_14                   |                     |               31 |             32 |
|  clk         | fsm1/out_reg[2]_10                   |                     |               32 |             32 |
|  clk         | fsm1/out_reg[2]_11                   |                     |               29 |             32 |
|  clk         | fsm1/out_reg[2]_12                   |                     |               29 |             32 |
|  clk         | fsm1/out_reg[2]_13                   |                     |               29 |             32 |
|  clk         | fsm1/out_reg[2]_14                   |                     |               30 |             32 |
|  clk         | fsm1/out_reg[2]_15                   |                     |               30 |             32 |
|  clk         | fsm1/out_reg[2]_16                   |                     |               28 |             32 |
|  clk         | fsm1/out_reg[2]_17                   |                     |               30 |             32 |
|  clk         | fsm1/out_reg[2]_18                   |                     |               31 |             32 |
|  clk         | fsm1/out_reg[2]_19                   |                     |               30 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en      |                     |               10 |             32 |
|  clk         | x0/x0_write_en                       |                     |                2 |             32 |
|  clk         | y0/y0_write_en                       |                     |                2 |             32 |
|  clk         | tmp0/tmp0_write_en                   |                     |                2 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en      |                     |               11 |             32 |
|  clk         | mult_pipe10/bin_read10_0_write_en    |                     |                4 |             32 |
|  clk         | mult_pipe11/bin_read11_0_write_en    |                     |                8 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en      |                     |               11 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en      |                     |                6 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en      |                     |               12 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en      |                     |                8 |             32 |
|  clk         | j01/out_reg[2]_17                    |                     |               29 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en      |                     |               14 |             32 |
|  clk         | mult_pipe8/bin_read8_0_write_en      |                     |                6 |             32 |
|  clk         | mult_pipe9/bin_read9_0_write_en      |                     |               10 |             32 |
|  clk         | B_read0_0_00/B_read0_0_00_write_en   |                     |               32 |             32 |
|  clk         | fsm0/A_int_read0_0_write_en          |                     |               17 |             32 |
|  clk         | fsm0/B_int_read0_0_write_en          |                     |               27 |             32 |
|  clk         | fsm1/out_reg[1]_10                   |                     |               31 |             32 |
|  clk         | fsm1/out_reg[1]_11                   |                     |               30 |             32 |
|  clk         | fsm1/out_reg[1]_12                   |                     |               29 |             32 |
|  clk         | fsm1/out_reg[1]_13                   |                     |               28 |             32 |
|  clk         | j01/out_reg[2]_0                     |                     |               29 |             32 |
|  clk         | j01/out_reg[1]_13                    |                     |               29 |             32 |
|  clk         | j01/out_reg[1]_14                    |                     |               30 |             32 |
|  clk         | j01/out_reg[1]_15                    |                     |               29 |             32 |
|  clk         | j01/out_reg[1]_2                     |                     |               29 |             32 |
|  clk         | j01/out_reg[1]_3                     |                     |               29 |             32 |
|  clk         | j01/out_reg[1]_4                     |                     |               29 |             32 |
|  clk         | j01/out_reg[1]_5                     |                     |               28 |             32 |
|  clk         | j01/out_reg[1]_6                     |                     |               28 |             32 |
|  clk         | j01/out_reg[1]_7                     |                     |               28 |             32 |
|  clk         | j01/out_reg[1]_9                     |                     |               31 |             32 |
|  clk         | fsm1/out_reg[2]_5                    |                     |               30 |             32 |
|  clk         | j01/out_reg[2]_1                     |                     |               31 |             32 |
|  clk         | j01/out_reg[2]_10                    |                     |               30 |             32 |
|  clk         | j01/out_reg[2]_11                    |                     |               30 |             32 |
|  clk         | j01/out_reg[2]_12                    |                     |               30 |             32 |
|  clk         | j01/out_reg[2]_13                    |                     |               29 |             32 |
|  clk         | j01/out_reg[2]_14                    |                     |               29 |             32 |
|  clk         | j01/out_reg[2]_15                    |                     |               30 |             32 |
|  clk         | j01/out_reg[2]_16                    |                     |               28 |             32 |
|  clk         | j01/out_reg[2]_18                    |                     |               31 |             32 |
|  clk         | j01/out_reg[1]_11                    |                     |               26 |             32 |
|  clk         | fsm1/out_reg[2]_20                   |                     |               32 |             32 |
|  clk         | fsm1/out_reg[2]_6                    |                     |               30 |             32 |
|  clk         | fsm1/out_reg[2]_7                    |                     |               30 |             32 |
|  clk         | fsm1/out_reg[2]_8                    |                     |               31 |             32 |
|  clk         | fsm1/out_reg[2]_9                    |                     |               32 |             32 |
|  clk         | fsm1/tmp_int_read0_0_write_en        |                     |               14 |             32 |
|  clk         | fsm1/x_int_read0_0_write_en          |                     |                6 |             32 |
|  clk         | fsm1/y_int_read0_0_write_en          |                     |               13 |             32 |
|  clk         | fsm13/y_i_00_write_en                |                     |               11 |             32 |
|  clk         | fsm13/y_i_10_write_en                |                     |               12 |             32 |
|  clk         | fsm15/E[0]                           |                     |               12 |             32 |
|  clk         | fsm15/out_reg[0]_4[0]                |                     |               12 |             32 |
|  clk         | fsm16/alpha__0_write_en              |                     |               13 |             32 |
|  clk         | fsm16/beta__0_write_en               |                     |               15 |             32 |
|  clk         | A_read0_1_10/A_read0_1_10_write_en   |                     |               32 |             32 |
|  clk         | j01/out_reg[1]_0                     |                     |               25 |             32 |
|  clk         | j01/out_reg[1]_1                     |                     |               29 |             32 |
|  clk         | j01/out_reg[1]_10                    |                     |               28 |             32 |
|  clk         | j01/out_reg[1]_12                    |                     |               30 |             32 |
|  clk         | fsm14/E[0]                           |                     |               31 |             32 |
|  clk         |                                      | mult_pipe3/p_0_in   |               10 |             51 |
|  clk         |                                      | mult_pipe9/p_0_in   |               13 |             51 |
|  clk         |                                      | mult_pipe2/p_0_in   |                8 |             51 |
|  clk         |                                      | mult_pipe11/p_0_in  |               14 |             51 |
|  clk         |                                      | mult_pipe10/p_0_in  |                8 |             51 |
|  clk         |                                      | mult_pipe1/p_0_in   |                9 |             51 |
|  clk         |                                      | mult_pipe0/p_0_in   |               10 |             51 |
|  clk         |                                      | mult_pipe4/p_0_in   |               10 |             51 |
|  clk         |                                      | mult_pipe5/p_0_in   |               11 |             51 |
|  clk         |                                      | mult_pipe6/p_0_in   |                9 |             51 |
|  clk         |                                      | mult_pipe7/p_0_in   |               11 |             51 |
|  clk         |                                      | mult_pipe8/p_0_in   |                8 |             51 |
|  clk         |                                      |                     |              103 |            275 |
+--------------+--------------------------------------+---------------------+------------------+----------------+


