// Seed: 27613958
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output tri id_3,
    output wor id_4,
    input tri1 id_5
    , id_8,
    output tri id_6
);
  logic [1 : 1] id_9;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output tri id_7,
    output logic id_8
);
  always @(posedge {id_5{1}}) id_8 <= (id_5);
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_7,
      id_7,
      id_3,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
