{
    "version": "0.1",
    "confs": [
        {
            "name": "W",
            "type": "P",
            "val": "21",
            "min": "1",
            "max": "32",
            "descr": "IO width"
        }
    ],
    "ports": [
        {
            "name": "a_i",
            "descr": "Input port",
            "signals": [
                {
                    "name": "a_i",
                    "width": "W"
                }
            ]
        },
        {
            "name": "b_i",
            "descr": "Input port",
            "signals": [
                {
                    "name": "b_i",
                    "width": "W"
                }
            ]
        },
        {
            "name": "y_o",
            "descr": "Output port",
            "signals": [
                {
                    "name": "y_o",
                    "width": "W"
                }
            ]
        }
    ],
    "subblocks": [
            {
                "core_name": "iob_sim",
                "instance_name": "iob_sim",
                "instantiate": false,
                "dest_dir": "hardware/simulation/src"
            }
    ],
    "snippets": [
        {
            "verilog_code": "   assign y_o = a_i & b_i;"
        }
    ]
}
