module jkff_tst;
  reg j;
  reg k;
  reg clk;
  reg clr;
  
  wire q;
  wire qbar;
  
  jkff uut(
    .j(j),
    .k(k),
    .clk(clk),
    .clr(clr),
    .q(q),
    .qbar(qbar)
  );
  
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
    
    j=0;
    k=0;
    clk=0;
    clr=1;
  end
  always #1 clk=~clk;
  always #2 (j,k)=(j,k)+1'b1;
  initial #10 clr=1'b0;
  initial #100 $finish;
endmodule
  
    