{
  "design": {
    "design_info": {
      "boundary_crc": "0xCDD50F9A7D831E91",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../project.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1.1",
      "validated": "true"
    },
    "design_tree": {
      "source_100mhz": {
        "system_clock": "",
        "system_reset": ""
      },
      "sevenseg_fe": "",
      "sevenseg_driver": "",
      "xlconstant_0": "",
      "stop_watch_0": ""
    },
    "ports": {
      "CLK100MHZ": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset_stopwatch"
          },
          "CLK_DOMAIN": {
            "value": "top_level_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "CPU_RESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "AN": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "SEG": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "startstop": {
        "direction": "I"
      },
      "reset_stopwatch": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "source_100mhz": {
        "ports": {
          "CLK100MHZ": {
            "type": "clk",
            "direction": "I"
          },
          "CPU_RESETN": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_100mhz": {
            "direction": "O"
          }
        },
        "components": {
          "system_clock": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "top_level_clk_wiz_0_0",
            "xci_path": "ip\\top_level_clk_wiz_0_0\\top_level_clk_wiz_0_0.xci",
            "inst_hier_path": "source_100mhz/system_clock",
            "parameters": {
              "CLK_OUT1_PORT": {
                "value": "clk_100mhz"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "system_reset": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "top_level_proc_sys_reset_0_0",
            "xci_path": "ip\\top_level_proc_sys_reset_0_0\\top_level_proc_sys_reset_0_0.xci",
            "inst_hier_path": "source_100mhz/system_reset"
          }
        },
        "nets": {
          "clk_in1_0_1": {
            "ports": [
              "CLK100MHZ",
              "system_clock/clk_in1"
            ]
          },
          "ext_reset_in_0_1": {
            "ports": [
              "CPU_RESETN",
              "system_reset/ext_reset_in"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "system_reset/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          },
          "system_clock_clk_100mhz": {
            "ports": [
              "system_clock/clk_100mhz",
              "system_reset/slowest_sync_clk",
              "clk_100mhz"
            ]
          }
        }
      },
      "sevenseg_fe": {
        "vlnv": "xilinx.com:module_ref:sevenseg_fe:1.0",
        "xci_name": "top_level_sevenseg_fe_0_0",
        "xci_path": "ip\\top_level_sevenseg_fe_0_0\\top_level_sevenseg_fe_0_0.xci",
        "inst_hier_path": "sevenseg_fe",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sevenseg_fe",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/source_100mhz/system_clock_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "input_value": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "cfg": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "display": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "digit_enable": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "sevenseg_driver": {
        "vlnv": "xilinx.com:module_ref:sevenseg_driver:1.0",
        "xci_name": "top_level_sevenseg_driver_0_0",
        "xci_path": "ip\\top_level_sevenseg_driver_0_0\\top_level_sevenseg_driver_0_0.xci",
        "inst_hier_path": "sevenseg_driver",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sevenseg_driver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/source_100mhz/system_clock_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "display": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "digit_enable": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ANODE": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "CATHODE": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "top_level_xlconstant_0_0",
        "xci_path": "ip\\top_level_xlconstant_0_0\\top_level_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "2"
          },
          "CONST_WIDTH": {
            "value": "3"
          }
        }
      },
      "stop_watch_0": {
        "vlnv": "xilinx.com:module_ref:stop_watch:1.0",
        "xci_name": "top_level_stop_watch_0_0",
        "xci_path": "ip\\top_level_stop_watch_0_0\\top_level_stop_watch_0_0.xci",
        "inst_hier_path": "stop_watch_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "stop_watch",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/source_100mhz/system_clock_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "startstop": {
            "direction": "I"
          },
          "reset_stopwatch": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "user_prop"
              }
            }
          },
          "sevenseg": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "clk_in1_0_1": {
        "ports": [
          "CLK100MHZ",
          "source_100mhz/CLK100MHZ"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "CPU_RESETN",
          "source_100mhz/CPU_RESETN"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset_stopwatch",
          "stop_watch_0/reset_stopwatch"
        ]
      },
      "sevenseg_driver_ANODE": {
        "ports": [
          "sevenseg_driver/ANODE",
          "AN"
        ]
      },
      "sevenseg_driver_CATHODE": {
        "ports": [
          "sevenseg_driver/CATHODE",
          "SEG"
        ]
      },
      "sevenseg_fe_digit_enable": {
        "ports": [
          "sevenseg_fe/digit_enable",
          "sevenseg_driver/digit_enable"
        ]
      },
      "sevenseg_fe_display": {
        "ports": [
          "sevenseg_fe/display",
          "sevenseg_driver/display"
        ]
      },
      "source_100mhz_clk_100mhz": {
        "ports": [
          "source_100mhz/clk_100mhz",
          "sevenseg_fe/clk",
          "sevenseg_driver/clk",
          "stop_watch_0/clk"
        ]
      },
      "source_100mhz_peripheral_aresetn": {
        "ports": [
          "source_100mhz/peripheral_aresetn",
          "sevenseg_fe/resetn",
          "sevenseg_driver/resetn"
        ]
      },
      "startstop_0_1": {
        "ports": [
          "startstop",
          "stop_watch_0/startstop"
        ]
      },
      "stop_watch_0_sevenseg": {
        "ports": [
          "stop_watch_0/sevenseg",
          "sevenseg_fe/input_value"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "sevenseg_fe/cfg"
        ]
      }
    }
  }
}