
MC2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000023e2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000026  00800060  000023e2  00002476  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000009  00800086  00800086  0000249c  2**0
                  ALLOC
  3 .stab         000026c4  00000000  00000000  0000249c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000012b2  00000000  00000000  00004b60  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00005e12  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00005f52  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000060c2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00007d0b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00008bf6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  000099a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009b04  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00009d91  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000a55f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 04 0b 	jmp	0x1608	; 0x1608 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 37 0b 	jmp	0x166e	; 0x166e <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 ee       	ldi	r30, 0xE2	; 226
      68:	f3 e2       	ldi	r31, 0x23	; 35
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 38       	cpi	r26, 0x86	; 134
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a6 e8       	ldi	r26, 0x86	; 134
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	af 38       	cpi	r26, 0x8F	; 143
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 7f 06 	call	0xcfe	; 0xcfe <main>
      8a:	0c 94 ef 11 	jmp	0x23de	; 0x23de <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 b8 11 	jmp	0x2370	; 0x2370 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 d4 11 	jmp	0x23a8	; 0x23a8 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 c4 11 	jmp	0x2388	; 0x2388 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 e0 11 	jmp	0x23c0	; 0x23c0 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 c4 11 	jmp	0x2388	; 0x2388 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 e0 11 	jmp	0x23c0	; 0x23c0 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 b8 11 	jmp	0x2370	; 0x2370 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 d4 11 	jmp	0x23a8	; 0x23a8 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 c4 11 	jmp	0x2388	; 0x2388 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 e0 11 	jmp	0x23c0	; 0x23c0 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 c4 11 	jmp	0x2388	; 0x2388 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 e0 11 	jmp	0x23c0	; 0x23c0 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 c4 11 	jmp	0x2388	; 0x2388 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 e0 11 	jmp	0x23c0	; 0x23c0 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 c8 11 	jmp	0x2390	; 0x2390 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 e4 11 	jmp	0x23c8	; 0x23c8 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <Buzzer_init>:
#include"Buzzer.h"
#include "gpio.h"
#include "std_types.h"

void Buzzer_init(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(BUZZER_PORT_ID, BUZZER_PIN_ID ,PIN_OUTPUT);
     b4e:	80 e0       	ldi	r24, 0x00	; 0
     b50:	62 e0       	ldi	r22, 0x02	; 2
     b52:	41 e0       	ldi	r20, 0x01	; 1
     b54:	0e 94 96 0c 	call	0x192c	; 0x192c <GPIO_setupPinDirection>
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID,LOGIC_LOW);
     b58:	80 e0       	ldi	r24, 0x00	; 0
     b5a:	62 e0       	ldi	r22, 0x02	; 2
     b5c:	40 e0       	ldi	r20, 0x00	; 0
     b5e:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <GPIO_writePin>
}
     b62:	cf 91       	pop	r28
     b64:	df 91       	pop	r29
     b66:	08 95       	ret

00000b68 <Buzzer_on>:

void Buzzer_on(void)
{
     b68:	df 93       	push	r29
     b6a:	cf 93       	push	r28
     b6c:	cd b7       	in	r28, 0x3d	; 61
     b6e:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID,LOGIC_HIGH);
     b70:	80 e0       	ldi	r24, 0x00	; 0
     b72:	62 e0       	ldi	r22, 0x02	; 2
     b74:	41 e0       	ldi	r20, 0x01	; 1
     b76:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <GPIO_writePin>
}
     b7a:	cf 91       	pop	r28
     b7c:	df 91       	pop	r29
     b7e:	08 95       	ret

00000b80 <Buzzer_off>:

void Buzzer_off(void)
{
     b80:	df 93       	push	r29
     b82:	cf 93       	push	r28
     b84:	cd b7       	in	r28, 0x3d	; 61
     b86:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID,LOGIC_LOW);
     b88:	80 e0       	ldi	r24, 0x00	; 0
     b8a:	62 e0       	ldi	r22, 0x02	; 2
     b8c:	40 e0       	ldi	r20, 0x00	; 0
     b8e:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <GPIO_writePin>

}
     b92:	cf 91       	pop	r28
     b94:	df 91       	pop	r29
     b96:	08 95       	ret

00000b98 <openCallBackFunction>:
uint8 pass_match_flag=0;
uint8 pass_counter=0;
uint8 wait_flag=0;

void openCallBackFunction(void)
{
     b98:	df 93       	push	r29
     b9a:	cf 93       	push	r28
     b9c:	cd b7       	in	r28, 0x3d	; 61
     b9e:	de b7       	in	r29, 0x3e	; 62
     ba0:	2b 97       	sbiw	r28, 0x0b	; 11
     ba2:	0f b6       	in	r0, 0x3f	; 63
     ba4:	f8 94       	cli
     ba6:	de bf       	out	0x3e, r29	; 62
     ba8:	0f be       	out	0x3f, r0	; 63
     baa:	cd bf       	out	0x3d, r28	; 61
	/*STATIC BEC IT USED ONLY IN THIS SCOPE*/
	static uint8 open_tick=0;
	open_tick++;
     bac:	80 91 8b 00 	lds	r24, 0x008B
     bb0:	8f 5f       	subi	r24, 0xFF	; 255
     bb2:	80 93 8b 00 	sts	0x008B, r24
	if(open_tick==1){
     bb6:	80 91 8b 00 	lds	r24, 0x008B
     bba:	81 30       	cpi	r24, 0x01	; 1
     bbc:	49 f5       	brne	.+82     	; 0xc10 <openCallBackFunction+0x78>

		Dc_MotorRotate(clock_wise,100);
     bbe:	81 e0       	ldi	r24, 0x01	; 1
     bc0:	64 e6       	ldi	r22, 0x64	; 100
     bc2:	0e 94 89 0a 	call	0x1512	; 0x1512 <Dc_MotorRotate>

		Timer1_ConfigType Timer1_Configurations1= {0,23438,F_CPU_1024,COMPARE_MODE};
     bc6:	ce 01       	movw	r24, r28
     bc8:	01 96       	adiw	r24, 0x01	; 1
     bca:	98 87       	std	Y+8, r25	; 0x08
     bcc:	8f 83       	std	Y+7, r24	; 0x07
     bce:	e8 e6       	ldi	r30, 0x68	; 104
     bd0:	f0 e0       	ldi	r31, 0x00	; 0
     bd2:	fa 87       	std	Y+10, r31	; 0x0a
     bd4:	e9 87       	std	Y+9, r30	; 0x09
     bd6:	f6 e0       	ldi	r31, 0x06	; 6
     bd8:	fb 87       	std	Y+11, r31	; 0x0b
     bda:	e9 85       	ldd	r30, Y+9	; 0x09
     bdc:	fa 85       	ldd	r31, Y+10	; 0x0a
     bde:	00 80       	ld	r0, Z
     be0:	89 85       	ldd	r24, Y+9	; 0x09
     be2:	9a 85       	ldd	r25, Y+10	; 0x0a
     be4:	01 96       	adiw	r24, 0x01	; 1
     be6:	9a 87       	std	Y+10, r25	; 0x0a
     be8:	89 87       	std	Y+9, r24	; 0x09
     bea:	ef 81       	ldd	r30, Y+7	; 0x07
     bec:	f8 85       	ldd	r31, Y+8	; 0x08
     bee:	00 82       	st	Z, r0
     bf0:	8f 81       	ldd	r24, Y+7	; 0x07
     bf2:	98 85       	ldd	r25, Y+8	; 0x08
     bf4:	01 96       	adiw	r24, 0x01	; 1
     bf6:	98 87       	std	Y+8, r25	; 0x08
     bf8:	8f 83       	std	Y+7, r24	; 0x07
     bfa:	9b 85       	ldd	r25, Y+11	; 0x0b
     bfc:	91 50       	subi	r25, 0x01	; 1
     bfe:	9b 87       	std	Y+11, r25	; 0x0b
     c00:	eb 85       	ldd	r30, Y+11	; 0x0b
     c02:	ee 23       	and	r30, r30
     c04:	51 f7       	brne	.-44     	; 0xbda <openCallBackFunction+0x42>
		Timer1_init(&Timer1_Configurations1);
     c06:	ce 01       	movw	r24, r28
     c08:	01 96       	adiw	r24, 0x01	; 1
     c0a:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <Timer1_init>
     c0e:	20 c0       	rjmp	.+64     	; 0xc50 <openCallBackFunction+0xb8>
	}
	else if(open_tick==6){
     c10:	80 91 8b 00 	lds	r24, 0x008B
     c14:	86 30       	cpi	r24, 0x06	; 6
     c16:	29 f4       	brne	.+10     	; 0xc22 <openCallBackFunction+0x8a>
		Dc_MotorRotate(stop,0);
     c18:	80 e0       	ldi	r24, 0x00	; 0
     c1a:	60 e0       	ldi	r22, 0x00	; 0
     c1c:	0e 94 89 0a 	call	0x1512	; 0x1512 <Dc_MotorRotate>
     c20:	17 c0       	rjmp	.+46     	; 0xc50 <openCallBackFunction+0xb8>
	}
	else if(open_tick==7){
     c22:	80 91 8b 00 	lds	r24, 0x008B
     c26:	87 30       	cpi	r24, 0x07	; 7
     c28:	29 f4       	brne	.+10     	; 0xc34 <openCallBackFunction+0x9c>
		Dc_MotorRotate(anti_clock_wise,100);
     c2a:	82 e0       	ldi	r24, 0x02	; 2
     c2c:	64 e6       	ldi	r22, 0x64	; 100
     c2e:	0e 94 89 0a 	call	0x1512	; 0x1512 <Dc_MotorRotate>
     c32:	0e c0       	rjmp	.+28     	; 0xc50 <openCallBackFunction+0xb8>
	}
	else if(open_tick==12){/*TO STOP THE MOTOR AFTER LAST 15 SEC*/
     c34:	80 91 8b 00 	lds	r24, 0x008B
     c38:	8c 30       	cpi	r24, 0x0C	; 12
     c3a:	51 f4       	brne	.+20     	; 0xc50 <openCallBackFunction+0xb8>
		Dc_MotorRotate(stop,0);
     c3c:	80 e0       	ldi	r24, 0x00	; 0
     c3e:	60 e0       	ldi	r22, 0x00	; 0
     c40:	0e 94 89 0a 	call	0x1512	; 0x1512 <Dc_MotorRotate>
		open_tick=0;
     c44:	10 92 8b 00 	sts	0x008B, r1
		wait_flag=0;
     c48:	10 92 8a 00 	sts	0x008A, r1
		Timer1_deInit();
     c4c:	0e 94 c7 0b 	call	0x178e	; 0x178e <Timer1_deInit>
	}
}
     c50:	2b 96       	adiw	r28, 0x0b	; 11
     c52:	0f b6       	in	r0, 0x3f	; 63
     c54:	f8 94       	cli
     c56:	de bf       	out	0x3e, r29	; 62
     c58:	0f be       	out	0x3f, r0	; 63
     c5a:	cd bf       	out	0x3d, r28	; 61
     c5c:	cf 91       	pop	r28
     c5e:	df 91       	pop	r29
     c60:	08 95       	ret

00000c62 <warnCallBackFunction>:

void warnCallBackFunction(void)
{
     c62:	df 93       	push	r29
     c64:	cf 93       	push	r28
     c66:	cd b7       	in	r28, 0x3d	; 61
     c68:	de b7       	in	r29, 0x3e	; 62
     c6a:	2b 97       	sbiw	r28, 0x0b	; 11
     c6c:	0f b6       	in	r0, 0x3f	; 63
     c6e:	f8 94       	cli
     c70:	de bf       	out	0x3e, r29	; 62
     c72:	0f be       	out	0x3f, r0	; 63
     c74:	cd bf       	out	0x3d, r28	; 61

	/*STATIC BEC IT USED ONLY IN THIS SCOPE*/
	static uint8 warn_tick=0;
	warn_tick++;
     c76:	80 91 8c 00 	lds	r24, 0x008C
     c7a:	8f 5f       	subi	r24, 0xFF	; 255
     c7c:	80 93 8c 00 	sts	0x008C, r24
	if(warn_tick==1)
     c80:	80 91 8c 00 	lds	r24, 0x008C
     c84:	81 30       	cpi	r24, 0x01	; 1
     c86:	31 f5       	brne	.+76     	; 0xcd4 <warnCallBackFunction+0x72>
	{

		Buzzer_on();/* TURN ON THE BUZZER FOR 1 MIN.*/
     c88:	0e 94 b4 05 	call	0xb68	; 0xb68 <Buzzer_on>
		Timer1_ConfigType Timer1_Configurations2= {0,39063,F_CPU_1024,COMPARE_MODE};
     c8c:	ce 01       	movw	r24, r28
     c8e:	01 96       	adiw	r24, 0x01	; 1
     c90:	98 87       	std	Y+8, r25	; 0x08
     c92:	8f 83       	std	Y+7, r24	; 0x07
     c94:	ee e6       	ldi	r30, 0x6E	; 110
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	fa 87       	std	Y+10, r31	; 0x0a
     c9a:	e9 87       	std	Y+9, r30	; 0x09
     c9c:	f6 e0       	ldi	r31, 0x06	; 6
     c9e:	fb 87       	std	Y+11, r31	; 0x0b
     ca0:	e9 85       	ldd	r30, Y+9	; 0x09
     ca2:	fa 85       	ldd	r31, Y+10	; 0x0a
     ca4:	00 80       	ld	r0, Z
     ca6:	89 85       	ldd	r24, Y+9	; 0x09
     ca8:	9a 85       	ldd	r25, Y+10	; 0x0a
     caa:	01 96       	adiw	r24, 0x01	; 1
     cac:	9a 87       	std	Y+10, r25	; 0x0a
     cae:	89 87       	std	Y+9, r24	; 0x09
     cb0:	ef 81       	ldd	r30, Y+7	; 0x07
     cb2:	f8 85       	ldd	r31, Y+8	; 0x08
     cb4:	00 82       	st	Z, r0
     cb6:	8f 81       	ldd	r24, Y+7	; 0x07
     cb8:	98 85       	ldd	r25, Y+8	; 0x08
     cba:	01 96       	adiw	r24, 0x01	; 1
     cbc:	98 87       	std	Y+8, r25	; 0x08
     cbe:	8f 83       	std	Y+7, r24	; 0x07
     cc0:	9b 85       	ldd	r25, Y+11	; 0x0b
     cc2:	91 50       	subi	r25, 0x01	; 1
     cc4:	9b 87       	std	Y+11, r25	; 0x0b
     cc6:	eb 85       	ldd	r30, Y+11	; 0x0b
     cc8:	ee 23       	and	r30, r30
     cca:	51 f7       	brne	.-44     	; 0xca0 <warnCallBackFunction+0x3e>
		Timer1_init(&Timer1_Configurations2);
     ccc:	ce 01       	movw	r24, r28
     cce:	01 96       	adiw	r24, 0x01	; 1
     cd0:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <Timer1_init>
	}
	if(warn_tick==12)
     cd4:	80 91 8c 00 	lds	r24, 0x008C
     cd8:	8c 30       	cpi	r24, 0x0C	; 12
     cda:	41 f4       	brne	.+16     	; 0xcec <warnCallBackFunction+0x8a>
	{
		warn_tick=0;
     cdc:	10 92 8c 00 	sts	0x008C, r1
		wait_flag=0;
     ce0:	10 92 8a 00 	sts	0x008A, r1
		Buzzer_off();/* TURN IT OFF*/
     ce4:	0e 94 c0 05 	call	0xb80	; 0xb80 <Buzzer_off>
		Timer1_deInit(); /*STOPS THE TIMER*/
     ce8:	0e 94 c7 0b 	call	0x178e	; 0x178e <Timer1_deInit>
	}


}
     cec:	2b 96       	adiw	r28, 0x0b	; 11
     cee:	0f b6       	in	r0, 0x3f	; 63
     cf0:	f8 94       	cli
     cf2:	de bf       	out	0x3e, r29	; 62
     cf4:	0f be       	out	0x3f, r0	; 63
     cf6:	cd bf       	out	0x3d, r28	; 61
     cf8:	cf 91       	pop	r28
     cfa:	df 91       	pop	r29
     cfc:	08 95       	ret

00000cfe <main>:


int main(void)
{
     cfe:	0f 93       	push	r16
     d00:	1f 93       	push	r17
     d02:	df 93       	push	r29
     d04:	cf 93       	push	r28
     d06:	cd b7       	in	r28, 0x3d	; 61
     d08:	de b7       	in	r29, 0x3e	; 62
     d0a:	ce 55       	subi	r28, 0x5E	; 94
     d0c:	d0 40       	sbci	r29, 0x00	; 0
     d0e:	0f b6       	in	r0, 0x3f	; 63
     d10:	f8 94       	cli
     d12:	de bf       	out	0x3e, r29	; 62
     d14:	0f be       	out	0x3f, r0	; 63
     d16:	cd bf       	out	0x3d, r28	; 61
	uint8 pass[5],repass[5];
	uint8 option;

	SREG|=(1<<7);
     d18:	af e5       	ldi	r26, 0x5F	; 95
     d1a:	b0 e0       	ldi	r27, 0x00	; 0
     d1c:	ef e5       	ldi	r30, 0x5F	; 95
     d1e:	f0 e0       	ldi	r31, 0x00	; 0
     d20:	80 81       	ld	r24, Z
     d22:	80 68       	ori	r24, 0x80	; 128
     d24:	8c 93       	st	X, r24

	Buzzer_init();
     d26:	0e 94 a3 05 	call	0xb46	; 0xb46 <Buzzer_init>
	DcMotor_Init();
     d2a:	0e 94 6e 0a 	call	0x14dc	; 0x14dc <DcMotor_Init>

	/*MY address=1 and by solving equation baud rate we put 0x02 in TWBR*/
	TWI_ConfigType TWI_Configurations = {0x01,0x02};
     d2e:	81 e0       	ldi	r24, 0x01	; 1
     d30:	8b af       	std	Y+59, r24	; 0x3b
     d32:	82 e0       	ldi	r24, 0x02	; 2
     d34:	8c af       	std	Y+60, r24	; 0x3c
	TWI_init(&TWI_Configurations);
     d36:	ce 01       	movw	r24, r28
     d38:	cb 96       	adiw	r24, 0x3b	; 59
     d3a:	0e 94 d4 0f 	call	0x1fa8	; 0x1fa8 <TWI_init>
	/* Create configuration structure for UART driver */
	/* 8_bit mode without parity bit and 1 stop bit with baud_rate=9600*/
	UART_ConfigType UART_Configurations = {BIT_8,NO_PARITY,BIT_1,9600};
     d3e:	9e 01       	movw	r18, r28
     d40:	23 5c       	subi	r18, 0xC3	; 195
     d42:	3f 4f       	sbci	r19, 0xFF	; 255
     d44:	62 96       	adiw	r28, 0x12	; 18
     d46:	3f af       	std	Y+63, r19	; 0x3f
     d48:	2e af       	std	Y+62, r18	; 0x3e
     d4a:	62 97       	sbiw	r28, 0x12	; 18
     d4c:	80 e8       	ldi	r24, 0x80	; 128
     d4e:	90 e0       	ldi	r25, 0x00	; 0
     d50:	64 96       	adiw	r28, 0x14	; 20
     d52:	9f af       	std	Y+63, r25	; 0x3f
     d54:	8e af       	std	Y+62, r24	; 0x3e
     d56:	64 97       	sbiw	r28, 0x14	; 20
     d58:	95 e0       	ldi	r25, 0x05	; 5
     d5a:	65 96       	adiw	r28, 0x15	; 21
     d5c:	9f af       	std	Y+63, r25	; 0x3f
     d5e:	65 97       	sbiw	r28, 0x15	; 21
     d60:	64 96       	adiw	r28, 0x14	; 20
     d62:	ee ad       	ldd	r30, Y+62	; 0x3e
     d64:	ff ad       	ldd	r31, Y+63	; 0x3f
     d66:	64 97       	sbiw	r28, 0x14	; 20
     d68:	00 80       	ld	r0, Z
     d6a:	64 96       	adiw	r28, 0x14	; 20
     d6c:	2e ad       	ldd	r18, Y+62	; 0x3e
     d6e:	3f ad       	ldd	r19, Y+63	; 0x3f
     d70:	64 97       	sbiw	r28, 0x14	; 20
     d72:	2f 5f       	subi	r18, 0xFF	; 255
     d74:	3f 4f       	sbci	r19, 0xFF	; 255
     d76:	64 96       	adiw	r28, 0x14	; 20
     d78:	3f af       	std	Y+63, r19	; 0x3f
     d7a:	2e af       	std	Y+62, r18	; 0x3e
     d7c:	64 97       	sbiw	r28, 0x14	; 20
     d7e:	62 96       	adiw	r28, 0x12	; 18
     d80:	ee ad       	ldd	r30, Y+62	; 0x3e
     d82:	ff ad       	ldd	r31, Y+63	; 0x3f
     d84:	62 97       	sbiw	r28, 0x12	; 18
     d86:	00 82       	st	Z, r0
     d88:	62 96       	adiw	r28, 0x12	; 18
     d8a:	2e ad       	ldd	r18, Y+62	; 0x3e
     d8c:	3f ad       	ldd	r19, Y+63	; 0x3f
     d8e:	62 97       	sbiw	r28, 0x12	; 18
     d90:	2f 5f       	subi	r18, 0xFF	; 255
     d92:	3f 4f       	sbci	r19, 0xFF	; 255
     d94:	62 96       	adiw	r28, 0x12	; 18
     d96:	3f af       	std	Y+63, r19	; 0x3f
     d98:	2e af       	std	Y+62, r18	; 0x3e
     d9a:	62 97       	sbiw	r28, 0x12	; 18
     d9c:	65 96       	adiw	r28, 0x15	; 21
     d9e:	3f ad       	ldd	r19, Y+63	; 0x3f
     da0:	65 97       	sbiw	r28, 0x15	; 21
     da2:	31 50       	subi	r19, 0x01	; 1
     da4:	65 96       	adiw	r28, 0x15	; 21
     da6:	3f af       	std	Y+63, r19	; 0x3f
     da8:	65 97       	sbiw	r28, 0x15	; 21
     daa:	65 96       	adiw	r28, 0x15	; 21
     dac:	8f ad       	ldd	r24, Y+63	; 0x3f
     dae:	65 97       	sbiw	r28, 0x15	; 21
     db0:	88 23       	and	r24, r24
     db2:	b1 f6       	brne	.-84     	; 0xd60 <main+0x62>
	UART_init(&UART_Configurations);
     db4:	ce 01       	movw	r24, r28
     db6:	cd 96       	adiw	r24, 0x3d	; 61
     db8:	0e 94 5b 10 	call	0x20b6	; 0x20b6 <UART_init>

	while(1)
	{
		/*MC2 COMMUINCATES WITH MC1 AND WAITS TO IT'S ANSWER TO SEND STATE TO IT*/

		UART_sendByte(MC2_ASK_MC1);
     dbc:	82 e0       	ldi	r24, 0x02	; 2
     dbe:	0e 94 dd 10 	call	0x21ba	; 0x21ba <UART_sendByte>
		while( UART_recieveByte()!= MC1_ANS_MC2);
     dc2:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <UART_recieveByte>
     dc6:	83 30       	cpi	r24, 0x03	; 3
     dc8:	e1 f7       	brne	.-8      	; 0xdc2 <main+0xc4>
		UART_sendByte(state);
     dca:	80 91 86 00 	lds	r24, 0x0086
     dce:	0e 94 dd 10 	call	0x21ba	; 0x21ba <UART_sendByte>
		switch(state)
     dd2:	80 91 86 00 	lds	r24, 0x0086
     dd6:	e8 2f       	mov	r30, r24
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	60 96       	adiw	r28, 0x10	; 16
     ddc:	ff af       	std	Y+63, r31	; 0x3f
     dde:	ee af       	std	Y+62, r30	; 0x3e
     de0:	60 97       	sbiw	r28, 0x10	; 16
     de2:	60 96       	adiw	r28, 0x10	; 16
     de4:	2e ad       	ldd	r18, Y+62	; 0x3e
     de6:	3f ad       	ldd	r19, Y+63	; 0x3f
     de8:	60 97       	sbiw	r28, 0x10	; 16
     dea:	22 30       	cpi	r18, 0x02	; 2
     dec:	31 05       	cpc	r19, r1
     dee:	09 f4       	brne	.+2      	; 0xdf2 <main+0xf4>
     df0:	d7 c2       	rjmp	.+1454   	; 0x13a0 <main+0x6a2>
     df2:	60 96       	adiw	r28, 0x10	; 16
     df4:	8e ad       	ldd	r24, Y+62	; 0x3e
     df6:	9f ad       	ldd	r25, Y+63	; 0x3f
     df8:	60 97       	sbiw	r28, 0x10	; 16
     dfa:	83 30       	cpi	r24, 0x03	; 3
     dfc:	91 05       	cpc	r25, r1
     dfe:	7c f4       	brge	.+30     	; 0xe1e <main+0x120>
     e00:	60 96       	adiw	r28, 0x10	; 16
     e02:	ee ad       	ldd	r30, Y+62	; 0x3e
     e04:	ff ad       	ldd	r31, Y+63	; 0x3f
     e06:	60 97       	sbiw	r28, 0x10	; 16
     e08:	30 97       	sbiw	r30, 0x00	; 0
     e0a:	11 f1       	breq	.+68     	; 0xe50 <main+0x152>
     e0c:	60 96       	adiw	r28, 0x10	; 16
     e0e:	2e ad       	ldd	r18, Y+62	; 0x3e
     e10:	3f ad       	ldd	r19, Y+63	; 0x3f
     e12:	60 97       	sbiw	r28, 0x10	; 16
     e14:	21 30       	cpi	r18, 0x01	; 1
     e16:	31 05       	cpc	r19, r1
     e18:	09 f4       	brne	.+2      	; 0xe1c <main+0x11e>
     e1a:	04 c1       	rjmp	.+520    	; 0x1024 <main+0x326>
     e1c:	cf cf       	rjmp	.-98     	; 0xdbc <main+0xbe>
     e1e:	60 96       	adiw	r28, 0x10	; 16
     e20:	8e ad       	ldd	r24, Y+62	; 0x3e
     e22:	9f ad       	ldd	r25, Y+63	; 0x3f
     e24:	60 97       	sbiw	r28, 0x10	; 16
     e26:	84 30       	cpi	r24, 0x04	; 4
     e28:	91 05       	cpc	r25, r1
     e2a:	09 f4       	brne	.+2      	; 0xe2e <main+0x130>
     e2c:	08 c3       	rjmp	.+1552   	; 0x143e <main+0x740>
     e2e:	60 96       	adiw	r28, 0x10	; 16
     e30:	ee ad       	ldd	r30, Y+62	; 0x3e
     e32:	ff ad       	ldd	r31, Y+63	; 0x3f
     e34:	60 97       	sbiw	r28, 0x10	; 16
     e36:	e4 30       	cpi	r30, 0x04	; 4
     e38:	f1 05       	cpc	r31, r1
     e3a:	0c f4       	brge	.+2      	; 0xe3e <main+0x140>
     e3c:	08 c1       	rjmp	.+528    	; 0x104e <main+0x350>
     e3e:	60 96       	adiw	r28, 0x10	; 16
     e40:	2e ad       	ldd	r18, Y+62	; 0x3e
     e42:	3f ad       	ldd	r19, Y+63	; 0x3f
     e44:	60 97       	sbiw	r28, 0x10	; 16
     e46:	25 30       	cpi	r18, 0x05	; 5
     e48:	31 05       	cpc	r19, r1
     e4a:	09 f4       	brne	.+2      	; 0xe4e <main+0x150>
     e4c:	d4 c1       	rjmp	.+936    	; 0x11f6 <main+0x4f8>
     e4e:	b6 cf       	rjmp	.-148    	; 0xdbc <main+0xbe>
		case create_pass:

			/*
			 * RECIEVING THE PASS ENTERD FROM USER
			 */
			for(uint8 i=0;i<5;i++)
     e50:	1f a6       	std	Y+47, r1	; 0x2f
     e52:	29 c0       	rjmp	.+82     	; 0xea6 <main+0x1a8>
			{
				while( UART_recieveByte()!= MC1_ASK_MC2);
     e54:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <UART_recieveByte>
     e58:	81 30       	cpi	r24, 0x01	; 1
     e5a:	e1 f7       	brne	.-8      	; 0xe54 <main+0x156>
				UART_sendByte(MC2_ANS_MC1);
     e5c:	84 e0       	ldi	r24, 0x04	; 4
     e5e:	0e 94 dd 10 	call	0x21ba	; 0x21ba <UART_sendByte>
				pass[i]=UART_recieveByte();
     e62:	8f a5       	ldd	r24, Y+47	; 0x2f
     e64:	08 2f       	mov	r16, r24
     e66:	10 e0       	ldi	r17, 0x00	; 0
     e68:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <UART_recieveByte>
     e6c:	28 2f       	mov	r18, r24
     e6e:	ce 01       	movw	r24, r28
     e70:	c1 96       	adiw	r24, 0x31	; 49
     e72:	fc 01       	movw	r30, r24
     e74:	e0 0f       	add	r30, r16
     e76:	f1 1f       	adc	r31, r17
     e78:	20 83       	st	Z, r18
				while( UART_recieveByte()!= MC1_ASK_MC2);
     e7a:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <UART_recieveByte>
     e7e:	81 30       	cpi	r24, 0x01	; 1
     e80:	e1 f7       	brne	.-8      	; 0xe7a <main+0x17c>
				UART_sendByte(MC2_ANS_MC1);
     e82:	84 e0       	ldi	r24, 0x04	; 4
     e84:	0e 94 dd 10 	call	0x21ba	; 0x21ba <UART_sendByte>
				repass[i]=UART_recieveByte();
     e88:	8f a5       	ldd	r24, Y+47	; 0x2f
     e8a:	08 2f       	mov	r16, r24
     e8c:	10 e0       	ldi	r17, 0x00	; 0
     e8e:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <UART_recieveByte>
     e92:	28 2f       	mov	r18, r24
     e94:	ce 01       	movw	r24, r28
     e96:	c6 96       	adiw	r24, 0x36	; 54
     e98:	fc 01       	movw	r30, r24
     e9a:	e0 0f       	add	r30, r16
     e9c:	f1 1f       	adc	r31, r17
     e9e:	20 83       	st	Z, r18
		case create_pass:

			/*
			 * RECIEVING THE PASS ENTERD FROM USER
			 */
			for(uint8 i=0;i<5;i++)
     ea0:	8f a5       	ldd	r24, Y+47	; 0x2f
     ea2:	8f 5f       	subi	r24, 0xFF	; 255
     ea4:	8f a7       	std	Y+47, r24	; 0x2f
     ea6:	8f a5       	ldd	r24, Y+47	; 0x2f
     ea8:	85 30       	cpi	r24, 0x05	; 5
     eaa:	a0 f2       	brcs	.-88     	; 0xe54 <main+0x156>
				UART_sendByte(MC2_ANS_MC1);
				repass[i]=UART_recieveByte();

			}
			/* PUT IT IN ARRAYS TO COMARE BET. THE TWO PASSWORDS*/
			for(uint8 i=0;i<5;i++)
     eac:	1e a6       	std	Y+46, r1	; 0x2e
     eae:	1e c0       	rjmp	.+60     	; 0xeec <main+0x1ee>
			{
				if(pass[i]==repass[i]){
     eb0:	8e a5       	ldd	r24, Y+46	; 0x2e
     eb2:	28 2f       	mov	r18, r24
     eb4:	30 e0       	ldi	r19, 0x00	; 0
     eb6:	ce 01       	movw	r24, r28
     eb8:	c1 96       	adiw	r24, 0x31	; 49
     eba:	fc 01       	movw	r30, r24
     ebc:	e2 0f       	add	r30, r18
     ebe:	f3 1f       	adc	r31, r19
     ec0:	40 81       	ld	r20, Z
     ec2:	8e a5       	ldd	r24, Y+46	; 0x2e
     ec4:	28 2f       	mov	r18, r24
     ec6:	30 e0       	ldi	r19, 0x00	; 0
     ec8:	ce 01       	movw	r24, r28
     eca:	c6 96       	adiw	r24, 0x36	; 54
     ecc:	fc 01       	movw	r30, r24
     ece:	e2 0f       	add	r30, r18
     ed0:	f3 1f       	adc	r31, r19
     ed2:	80 81       	ld	r24, Z
     ed4:	48 17       	cp	r20, r24
     ed6:	31 f4       	brne	.+12     	; 0xee4 <main+0x1e6>
					pass_flag=0;
     ed8:	10 92 87 00 	sts	0x0087, r1
				UART_sendByte(MC2_ANS_MC1);
				repass[i]=UART_recieveByte();

			}
			/* PUT IT IN ARRAYS TO COMARE BET. THE TWO PASSWORDS*/
			for(uint8 i=0;i<5;i++)
     edc:	8e a5       	ldd	r24, Y+46	; 0x2e
     ede:	8f 5f       	subi	r24, 0xFF	; 255
     ee0:	8e a7       	std	Y+46, r24	; 0x2e
     ee2:	04 c0       	rjmp	.+8      	; 0xeec <main+0x1ee>
			{
				if(pass[i]==repass[i]){
					pass_flag=0;
				}
				else{
					pass_flag=1;
     ee4:	81 e0       	ldi	r24, 0x01	; 1
     ee6:	80 93 87 00 	sts	0x0087, r24
     eea:	03 c0       	rjmp	.+6      	; 0xef2 <main+0x1f4>
				UART_sendByte(MC2_ANS_MC1);
				repass[i]=UART_recieveByte();

			}
			/* PUT IT IN ARRAYS TO COMARE BET. THE TWO PASSWORDS*/
			for(uint8 i=0;i<5;i++)
     eec:	8e a5       	ldd	r24, Y+46	; 0x2e
     eee:	85 30       	cpi	r24, 0x05	; 5
     ef0:	f8 f2       	brcs	.-66     	; 0xeb0 <main+0x1b2>

			}

			/* IF TWO PASS MATCHES SEND THEM TO EEPROM
			 * AND GO TO OPTIONS STATE*/
			if(pass_flag==0){
     ef2:	80 91 87 00 	lds	r24, 0x0087
     ef6:	88 23       	and	r24, r24
     ef8:	09 f0       	breq	.+2      	; 0xefc <main+0x1fe>
     efa:	91 c0       	rjmp	.+290    	; 0x101e <main+0x320>
				for(uint8 i=0;i<5;i++){
     efc:	1d a6       	std	Y+45, r1	; 0x2d
     efe:	87 c0       	rjmp	.+270    	; 0x100e <main+0x310>
					EEPROM_writeByte(0x0001+i, pass[i]);
     f00:	8d a5       	ldd	r24, Y+45	; 0x2d
     f02:	88 2f       	mov	r24, r24
     f04:	90 e0       	ldi	r25, 0x00	; 0
     f06:	01 96       	adiw	r24, 0x01	; 1
     f08:	ac 01       	movw	r20, r24
     f0a:	8d a5       	ldd	r24, Y+45	; 0x2d
     f0c:	28 2f       	mov	r18, r24
     f0e:	30 e0       	ldi	r19, 0x00	; 0
     f10:	ce 01       	movw	r24, r28
     f12:	c1 96       	adiw	r24, 0x31	; 49
     f14:	fc 01       	movw	r30, r24
     f16:	e2 0f       	add	r30, r18
     f18:	f3 1f       	adc	r31, r19
     f1a:	20 81       	ld	r18, Z
     f1c:	ca 01       	movw	r24, r20
     f1e:	62 2f       	mov	r22, r18
     f20:	0e 94 f5 0b 	call	0x17ea	; 0x17ea <EEPROM_writeByte>
     f24:	80 e0       	ldi	r24, 0x00	; 0
     f26:	90 e0       	ldi	r25, 0x00	; 0
     f28:	a0 e7       	ldi	r26, 0x70	; 112
     f2a:	b1 e4       	ldi	r27, 0x41	; 65
     f2c:	8f a3       	std	Y+39, r24	; 0x27
     f2e:	98 a7       	std	Y+40, r25	; 0x28
     f30:	a9 a7       	std	Y+41, r26	; 0x29
     f32:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f34:	6f a1       	ldd	r22, Y+39	; 0x27
     f36:	78 a5       	ldd	r23, Y+40	; 0x28
     f38:	89 a5       	ldd	r24, Y+41	; 0x29
     f3a:	9a a5       	ldd	r25, Y+42	; 0x2a
     f3c:	20 e0       	ldi	r18, 0x00	; 0
     f3e:	30 e0       	ldi	r19, 0x00	; 0
     f40:	4a ef       	ldi	r20, 0xFA	; 250
     f42:	54 e4       	ldi	r21, 0x44	; 68
     f44:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f48:	dc 01       	movw	r26, r24
     f4a:	cb 01       	movw	r24, r22
     f4c:	8b a3       	std	Y+35, r24	; 0x23
     f4e:	9c a3       	std	Y+36, r25	; 0x24
     f50:	ad a3       	std	Y+37, r26	; 0x25
     f52:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     f54:	6b a1       	ldd	r22, Y+35	; 0x23
     f56:	7c a1       	ldd	r23, Y+36	; 0x24
     f58:	8d a1       	ldd	r24, Y+37	; 0x25
     f5a:	9e a1       	ldd	r25, Y+38	; 0x26
     f5c:	20 e0       	ldi	r18, 0x00	; 0
     f5e:	30 e0       	ldi	r19, 0x00	; 0
     f60:	40 e8       	ldi	r20, 0x80	; 128
     f62:	5f e3       	ldi	r21, 0x3F	; 63
     f64:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f68:	88 23       	and	r24, r24
     f6a:	2c f4       	brge	.+10     	; 0xf76 <main+0x278>
		__ticks = 1;
     f6c:	81 e0       	ldi	r24, 0x01	; 1
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	9a a3       	std	Y+34, r25	; 0x22
     f72:	89 a3       	std	Y+33, r24	; 0x21
     f74:	3f c0       	rjmp	.+126    	; 0xff4 <main+0x2f6>
	else if (__tmp > 65535)
     f76:	6b a1       	ldd	r22, Y+35	; 0x23
     f78:	7c a1       	ldd	r23, Y+36	; 0x24
     f7a:	8d a1       	ldd	r24, Y+37	; 0x25
     f7c:	9e a1       	ldd	r25, Y+38	; 0x26
     f7e:	20 e0       	ldi	r18, 0x00	; 0
     f80:	3f ef       	ldi	r19, 0xFF	; 255
     f82:	4f e7       	ldi	r20, 0x7F	; 127
     f84:	57 e4       	ldi	r21, 0x47	; 71
     f86:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     f8a:	18 16       	cp	r1, r24
     f8c:	4c f5       	brge	.+82     	; 0xfe0 <main+0x2e2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f8e:	6f a1       	ldd	r22, Y+39	; 0x27
     f90:	78 a5       	ldd	r23, Y+40	; 0x28
     f92:	89 a5       	ldd	r24, Y+41	; 0x29
     f94:	9a a5       	ldd	r25, Y+42	; 0x2a
     f96:	20 e0       	ldi	r18, 0x00	; 0
     f98:	30 e0       	ldi	r19, 0x00	; 0
     f9a:	40 e2       	ldi	r20, 0x20	; 32
     f9c:	51 e4       	ldi	r21, 0x41	; 65
     f9e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fa2:	dc 01       	movw	r26, r24
     fa4:	cb 01       	movw	r24, r22
     fa6:	bc 01       	movw	r22, r24
     fa8:	cd 01       	movw	r24, r26
     faa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fae:	dc 01       	movw	r26, r24
     fb0:	cb 01       	movw	r24, r22
     fb2:	9a a3       	std	Y+34, r25	; 0x22
     fb4:	89 a3       	std	Y+33, r24	; 0x21
     fb6:	0f c0       	rjmp	.+30     	; 0xfd6 <main+0x2d8>
     fb8:	88 ec       	ldi	r24, 0xC8	; 200
     fba:	90 e0       	ldi	r25, 0x00	; 0
     fbc:	98 a3       	std	Y+32, r25	; 0x20
     fbe:	8f 8f       	std	Y+31, r24	; 0x1f
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     fc0:	8f 8d       	ldd	r24, Y+31	; 0x1f
     fc2:	98 a1       	ldd	r25, Y+32	; 0x20
     fc4:	01 97       	sbiw	r24, 0x01	; 1
     fc6:	f1 f7       	brne	.-4      	; 0xfc4 <main+0x2c6>
     fc8:	98 a3       	std	Y+32, r25	; 0x20
     fca:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     fcc:	89 a1       	ldd	r24, Y+33	; 0x21
     fce:	9a a1       	ldd	r25, Y+34	; 0x22
     fd0:	01 97       	sbiw	r24, 0x01	; 1
     fd2:	9a a3       	std	Y+34, r25	; 0x22
     fd4:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     fd6:	89 a1       	ldd	r24, Y+33	; 0x21
     fd8:	9a a1       	ldd	r25, Y+34	; 0x22
     fda:	00 97       	sbiw	r24, 0x00	; 0
     fdc:	69 f7       	brne	.-38     	; 0xfb8 <main+0x2ba>
     fde:	14 c0       	rjmp	.+40     	; 0x1008 <main+0x30a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fe0:	6b a1       	ldd	r22, Y+35	; 0x23
     fe2:	7c a1       	ldd	r23, Y+36	; 0x24
     fe4:	8d a1       	ldd	r24, Y+37	; 0x25
     fe6:	9e a1       	ldd	r25, Y+38	; 0x26
     fe8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fec:	dc 01       	movw	r26, r24
     fee:	cb 01       	movw	r24, r22
     ff0:	9a a3       	std	Y+34, r25	; 0x22
     ff2:	89 a3       	std	Y+33, r24	; 0x21
     ff4:	89 a1       	ldd	r24, Y+33	; 0x21
     ff6:	9a a1       	ldd	r25, Y+34	; 0x22
     ff8:	9e 8f       	std	Y+30, r25	; 0x1e
     ffa:	8d 8f       	std	Y+29, r24	; 0x1d
     ffc:	8d 8d       	ldd	r24, Y+29	; 0x1d
     ffe:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1000:	01 97       	sbiw	r24, 0x01	; 1
    1002:	f1 f7       	brne	.-4      	; 0x1000 <main+0x302>
    1004:	9e 8f       	std	Y+30, r25	; 0x1e
    1006:	8d 8f       	std	Y+29, r24	; 0x1d
			}

			/* IF TWO PASS MATCHES SEND THEM TO EEPROM
			 * AND GO TO OPTIONS STATE*/
			if(pass_flag==0){
				for(uint8 i=0;i<5;i++){
    1008:	8d a5       	ldd	r24, Y+45	; 0x2d
    100a:	8f 5f       	subi	r24, 0xFF	; 255
    100c:	8d a7       	std	Y+45, r24	; 0x2d
    100e:	8d a5       	ldd	r24, Y+45	; 0x2d
    1010:	85 30       	cpi	r24, 0x05	; 5
    1012:	08 f4       	brcc	.+2      	; 0x1016 <main+0x318>
    1014:	75 cf       	rjmp	.-278    	; 0xf00 <main+0x202>
					EEPROM_writeByte(0x0001+i, pass[i]);
					_delay_ms(15);
				}
				state=options;
    1016:	81 e0       	ldi	r24, 0x01	; 1
    1018:	80 93 86 00 	sts	0x0086, r24
    101c:	cf ce       	rjmp	.-610    	; 0xdbc <main+0xbe>
			}
			else{
				/*PUT IT TO NORMAL VALUE FOR THE NEXT TIME*/
				pass_flag=0;
    101e:	10 92 87 00 	sts	0x0087, r1
    1022:	cc ce       	rjmp	.-616    	; 0xdbc <main+0xbe>
			break;

		case options:

			/*WAITING TILL THE MC1 SEND THE REQUIRD OPTION*/
			while(UART_recieveByte()!= MC1_ASK_MC2);
    1024:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <UART_recieveByte>
    1028:	81 30       	cpi	r24, 0x01	; 1
    102a:	e1 f7       	brne	.-8      	; 0x1024 <main+0x326>
			UART_sendByte(MC2_ANS_MC1);
    102c:	84 e0       	ldi	r24, 0x04	; 4
    102e:	0e 94 dd 10 	call	0x21ba	; 0x21ba <UART_sendByte>
			option=UART_recieveByte();
    1032:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <UART_recieveByte>
    1036:	88 ab       	std	Y+48, r24	; 0x30



			if(option == '+')
    1038:	88 a9       	ldd	r24, Y+48	; 0x30
    103a:	8b 32       	cpi	r24, 0x2B	; 43
    103c:	21 f4       	brne	.+8      	; 0x1046 <main+0x348>
			{
				state=open_door_req;
    103e:	85 e0       	ldi	r24, 0x05	; 5
    1040:	80 93 86 00 	sts	0x0086, r24
    1044:	bb ce       	rjmp	.-650    	; 0xdbc <main+0xbe>

			}
			else{
				state=change_pass_req;
    1046:	83 e0       	ldi	r24, 0x03	; 3
    1048:	80 93 86 00 	sts	0x0086, r24
    104c:	b7 ce       	rjmp	.-658    	; 0xdbc <main+0xbe>
			break;

		case change_pass_req:


			for( uint8 i=0;i<5;i++)
    104e:	1c a6       	std	Y+44, r1	; 0x2c
    1050:	b0 c0       	rjmp	.+352    	; 0x11b2 <main+0x4b4>
			{
				/*RECIVES THE OLD PASS FIRST FROM USER*/
				while(UART_recieveByte()!= MC1_ASK_MC2);
    1052:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <UART_recieveByte>
    1056:	81 30       	cpi	r24, 0x01	; 1
    1058:	e1 f7       	brne	.-8      	; 0x1052 <main+0x354>
				UART_sendByte(MC2_ANS_MC1);
    105a:	84 e0       	ldi	r24, 0x04	; 4
    105c:	0e 94 dd 10 	call	0x21ba	; 0x21ba <UART_sendByte>
				pass[i]=UART_recieveByte();/*PUT IT IN ARRAY*/
    1060:	8c a5       	ldd	r24, Y+44	; 0x2c
    1062:	08 2f       	mov	r16, r24
    1064:	10 e0       	ldi	r17, 0x00	; 0
    1066:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <UART_recieveByte>
    106a:	28 2f       	mov	r18, r24
    106c:	ce 01       	movw	r24, r28
    106e:	c1 96       	adiw	r24, 0x31	; 49
    1070:	fc 01       	movw	r30, r24
    1072:	e0 0f       	add	r30, r16
    1074:	f1 1f       	adc	r31, r17
    1076:	20 83       	st	Z, r18

				/*TAKES OLD PASS FROM EEPROM*/
				EEPROM_readByte(0x0001+i,&repass[i]);
    1078:	8c a5       	ldd	r24, Y+44	; 0x2c
    107a:	88 2f       	mov	r24, r24
    107c:	90 e0       	ldi	r25, 0x00	; 0
    107e:	01 96       	adiw	r24, 0x01	; 1
    1080:	ac 01       	movw	r20, r24
    1082:	8c a5       	ldd	r24, Y+44	; 0x2c
    1084:	88 2f       	mov	r24, r24
    1086:	90 e0       	ldi	r25, 0x00	; 0
    1088:	9e 01       	movw	r18, r28
    108a:	2a 5c       	subi	r18, 0xCA	; 202
    108c:	3f 4f       	sbci	r19, 0xFF	; 255
    108e:	28 0f       	add	r18, r24
    1090:	39 1f       	adc	r19, r25
    1092:	ca 01       	movw	r24, r20
    1094:	b9 01       	movw	r22, r18
    1096:	0e 94 36 0c 	call	0x186c	; 0x186c <EEPROM_readByte>
    109a:	80 e0       	ldi	r24, 0x00	; 0
    109c:	90 e0       	ldi	r25, 0x00	; 0
    109e:	a0 e7       	ldi	r26, 0x70	; 112
    10a0:	b1 e4       	ldi	r27, 0x41	; 65
    10a2:	89 8f       	std	Y+25, r24	; 0x19
    10a4:	9a 8f       	std	Y+26, r25	; 0x1a
    10a6:	ab 8f       	std	Y+27, r26	; 0x1b
    10a8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    10aa:	69 8d       	ldd	r22, Y+25	; 0x19
    10ac:	7a 8d       	ldd	r23, Y+26	; 0x1a
    10ae:	8b 8d       	ldd	r24, Y+27	; 0x1b
    10b0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    10b2:	20 e0       	ldi	r18, 0x00	; 0
    10b4:	30 e0       	ldi	r19, 0x00	; 0
    10b6:	4a ef       	ldi	r20, 0xFA	; 250
    10b8:	54 e4       	ldi	r21, 0x44	; 68
    10ba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10be:	dc 01       	movw	r26, r24
    10c0:	cb 01       	movw	r24, r22
    10c2:	8d 8b       	std	Y+21, r24	; 0x15
    10c4:	9e 8b       	std	Y+22, r25	; 0x16
    10c6:	af 8b       	std	Y+23, r26	; 0x17
    10c8:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    10ca:	6d 89       	ldd	r22, Y+21	; 0x15
    10cc:	7e 89       	ldd	r23, Y+22	; 0x16
    10ce:	8f 89       	ldd	r24, Y+23	; 0x17
    10d0:	98 8d       	ldd	r25, Y+24	; 0x18
    10d2:	20 e0       	ldi	r18, 0x00	; 0
    10d4:	30 e0       	ldi	r19, 0x00	; 0
    10d6:	40 e8       	ldi	r20, 0x80	; 128
    10d8:	5f e3       	ldi	r21, 0x3F	; 63
    10da:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    10de:	88 23       	and	r24, r24
    10e0:	2c f4       	brge	.+10     	; 0x10ec <main+0x3ee>
		__ticks = 1;
    10e2:	81 e0       	ldi	r24, 0x01	; 1
    10e4:	90 e0       	ldi	r25, 0x00	; 0
    10e6:	9c 8b       	std	Y+20, r25	; 0x14
    10e8:	8b 8b       	std	Y+19, r24	; 0x13
    10ea:	3f c0       	rjmp	.+126    	; 0x116a <main+0x46c>
	else if (__tmp > 65535)
    10ec:	6d 89       	ldd	r22, Y+21	; 0x15
    10ee:	7e 89       	ldd	r23, Y+22	; 0x16
    10f0:	8f 89       	ldd	r24, Y+23	; 0x17
    10f2:	98 8d       	ldd	r25, Y+24	; 0x18
    10f4:	20 e0       	ldi	r18, 0x00	; 0
    10f6:	3f ef       	ldi	r19, 0xFF	; 255
    10f8:	4f e7       	ldi	r20, 0x7F	; 127
    10fa:	57 e4       	ldi	r21, 0x47	; 71
    10fc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1100:	18 16       	cp	r1, r24
    1102:	4c f5       	brge	.+82     	; 0x1156 <main+0x458>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1104:	69 8d       	ldd	r22, Y+25	; 0x19
    1106:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1108:	8b 8d       	ldd	r24, Y+27	; 0x1b
    110a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    110c:	20 e0       	ldi	r18, 0x00	; 0
    110e:	30 e0       	ldi	r19, 0x00	; 0
    1110:	40 e2       	ldi	r20, 0x20	; 32
    1112:	51 e4       	ldi	r21, 0x41	; 65
    1114:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1118:	dc 01       	movw	r26, r24
    111a:	cb 01       	movw	r24, r22
    111c:	bc 01       	movw	r22, r24
    111e:	cd 01       	movw	r24, r26
    1120:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1124:	dc 01       	movw	r26, r24
    1126:	cb 01       	movw	r24, r22
    1128:	9c 8b       	std	Y+20, r25	; 0x14
    112a:	8b 8b       	std	Y+19, r24	; 0x13
    112c:	0f c0       	rjmp	.+30     	; 0x114c <main+0x44e>
    112e:	88 ec       	ldi	r24, 0xC8	; 200
    1130:	90 e0       	ldi	r25, 0x00	; 0
    1132:	9a 8b       	std	Y+18, r25	; 0x12
    1134:	89 8b       	std	Y+17, r24	; 0x11
    1136:	89 89       	ldd	r24, Y+17	; 0x11
    1138:	9a 89       	ldd	r25, Y+18	; 0x12
    113a:	01 97       	sbiw	r24, 0x01	; 1
    113c:	f1 f7       	brne	.-4      	; 0x113a <main+0x43c>
    113e:	9a 8b       	std	Y+18, r25	; 0x12
    1140:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1142:	8b 89       	ldd	r24, Y+19	; 0x13
    1144:	9c 89       	ldd	r25, Y+20	; 0x14
    1146:	01 97       	sbiw	r24, 0x01	; 1
    1148:	9c 8b       	std	Y+20, r25	; 0x14
    114a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    114c:	8b 89       	ldd	r24, Y+19	; 0x13
    114e:	9c 89       	ldd	r25, Y+20	; 0x14
    1150:	00 97       	sbiw	r24, 0x00	; 0
    1152:	69 f7       	brne	.-38     	; 0x112e <main+0x430>
    1154:	14 c0       	rjmp	.+40     	; 0x117e <main+0x480>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1156:	6d 89       	ldd	r22, Y+21	; 0x15
    1158:	7e 89       	ldd	r23, Y+22	; 0x16
    115a:	8f 89       	ldd	r24, Y+23	; 0x17
    115c:	98 8d       	ldd	r25, Y+24	; 0x18
    115e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1162:	dc 01       	movw	r26, r24
    1164:	cb 01       	movw	r24, r22
    1166:	9c 8b       	std	Y+20, r25	; 0x14
    1168:	8b 8b       	std	Y+19, r24	; 0x13
    116a:	8b 89       	ldd	r24, Y+19	; 0x13
    116c:	9c 89       	ldd	r25, Y+20	; 0x14
    116e:	98 8b       	std	Y+16, r25	; 0x10
    1170:	8f 87       	std	Y+15, r24	; 0x0f
    1172:	8f 85       	ldd	r24, Y+15	; 0x0f
    1174:	98 89       	ldd	r25, Y+16	; 0x10
    1176:	01 97       	sbiw	r24, 0x01	; 1
    1178:	f1 f7       	brne	.-4      	; 0x1176 <main+0x478>
    117a:	98 8b       	std	Y+16, r25	; 0x10
    117c:	8f 87       	std	Y+15, r24	; 0x0f
				_delay_ms(15);

				/*IF THEY ARE NOT MATCH PUT FLAG =1*/
				if(pass[i]!=repass[i])
    117e:	8c a5       	ldd	r24, Y+44	; 0x2c
    1180:	28 2f       	mov	r18, r24
    1182:	30 e0       	ldi	r19, 0x00	; 0
    1184:	ce 01       	movw	r24, r28
    1186:	c1 96       	adiw	r24, 0x31	; 49
    1188:	fc 01       	movw	r30, r24
    118a:	e2 0f       	add	r30, r18
    118c:	f3 1f       	adc	r31, r19
    118e:	40 81       	ld	r20, Z
    1190:	8c a5       	ldd	r24, Y+44	; 0x2c
    1192:	28 2f       	mov	r18, r24
    1194:	30 e0       	ldi	r19, 0x00	; 0
    1196:	ce 01       	movw	r24, r28
    1198:	c6 96       	adiw	r24, 0x36	; 54
    119a:	fc 01       	movw	r30, r24
    119c:	e2 0f       	add	r30, r18
    119e:	f3 1f       	adc	r31, r19
    11a0:	80 81       	ld	r24, Z
    11a2:	48 17       	cp	r20, r24
    11a4:	19 f0       	breq	.+6      	; 0x11ac <main+0x4ae>
				{
					pass_match_flag=1;
    11a6:	81 e0       	ldi	r24, 0x01	; 1
    11a8:	80 93 88 00 	sts	0x0088, r24
			break;

		case change_pass_req:


			for( uint8 i=0;i<5;i++)
    11ac:	8c a5       	ldd	r24, Y+44	; 0x2c
    11ae:	8f 5f       	subi	r24, 0xFF	; 255
    11b0:	8c a7       	std	Y+44, r24	; 0x2c
    11b2:	8c a5       	ldd	r24, Y+44	; 0x2c
    11b4:	85 30       	cpi	r24, 0x05	; 5
    11b6:	08 f4       	brcc	.+2      	; 0x11ba <main+0x4bc>
    11b8:	4c cf       	rjmp	.-360    	; 0x1052 <main+0x354>

				}

			}

			if(pass_match_flag==1)
    11ba:	80 91 88 00 	lds	r24, 0x0088
    11be:	81 30       	cpi	r24, 0x01	; 1
    11c0:	59 f4       	brne	.+22     	; 0x11d8 <main+0x4da>
			{
				pass_counter++;/*COUNTER INCREAMENT*/
    11c2:	80 91 89 00 	lds	r24, 0x0089
    11c6:	8f 5f       	subi	r24, 0xFF	; 255
    11c8:	80 93 89 00 	sts	0x0089, r24
				pass_match_flag=0;/*PUT IT ZERO AGAIN FOR NEXT CHECK*/
    11cc:	10 92 88 00 	sts	0x0088, r1
				state=change_pass_req;
    11d0:	83 e0       	ldi	r24, 0x03	; 3
    11d2:	80 93 86 00 	sts	0x0086, r24
    11d6:	04 c0       	rjmp	.+8      	; 0x11e0 <main+0x4e2>
			}
			else{
				/*IF PASS IS RIGHT GO TO CHANGE IT*/
				state=create_pass;
    11d8:	10 92 86 00 	sts	0x0086, r1
				pass_counter=0; /*PUT IT ZERO AGAIN FOR NEXT CHECK*/
    11dc:	10 92 89 00 	sts	0x0089, r1
			}

			if(pass_counter==3){
    11e0:	80 91 89 00 	lds	r24, 0x0089
    11e4:	83 30       	cpi	r24, 0x03	; 3
    11e6:	09 f0       	breq	.+2      	; 0x11ea <main+0x4ec>
    11e8:	e9 cd       	rjmp	.-1070   	; 0xdbc <main+0xbe>
				state=warning;
    11ea:	84 e0       	ldi	r24, 0x04	; 4
    11ec:	80 93 86 00 	sts	0x0086, r24
				pass_counter=0;/*PUT IT ZERO AGAIN FOR NEXT TIME*/
    11f0:	10 92 89 00 	sts	0x0089, r1
    11f4:	e3 cd       	rjmp	.-1082   	; 0xdbc <main+0xbe>
			}

			break;

		case open_door_req:
			for( uint8 i=0;i<5;i++)
    11f6:	1b a6       	std	Y+43, r1	; 0x2b
    11f8:	b0 c0       	rjmp	.+352    	; 0x135a <main+0x65c>
			{
				while(UART_recieveByte()!= MC1_ASK_MC2);
    11fa:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <UART_recieveByte>
    11fe:	81 30       	cpi	r24, 0x01	; 1
    1200:	e1 f7       	brne	.-8      	; 0x11fa <main+0x4fc>
				UART_sendByte(MC2_ANS_MC1);
    1202:	84 e0       	ldi	r24, 0x04	; 4
    1204:	0e 94 dd 10 	call	0x21ba	; 0x21ba <UART_sendByte>
				pass[i]=UART_recieveByte();
    1208:	8b a5       	ldd	r24, Y+43	; 0x2b
    120a:	08 2f       	mov	r16, r24
    120c:	10 e0       	ldi	r17, 0x00	; 0
    120e:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <UART_recieveByte>
    1212:	28 2f       	mov	r18, r24
    1214:	ce 01       	movw	r24, r28
    1216:	c1 96       	adiw	r24, 0x31	; 49
    1218:	fc 01       	movw	r30, r24
    121a:	e0 0f       	add	r30, r16
    121c:	f1 1f       	adc	r31, r17
    121e:	20 83       	st	Z, r18
				EEPROM_readByte(0x0001+i, &repass[i]);
    1220:	8b a5       	ldd	r24, Y+43	; 0x2b
    1222:	88 2f       	mov	r24, r24
    1224:	90 e0       	ldi	r25, 0x00	; 0
    1226:	01 96       	adiw	r24, 0x01	; 1
    1228:	ac 01       	movw	r20, r24
    122a:	8b a5       	ldd	r24, Y+43	; 0x2b
    122c:	88 2f       	mov	r24, r24
    122e:	90 e0       	ldi	r25, 0x00	; 0
    1230:	9e 01       	movw	r18, r28
    1232:	2a 5c       	subi	r18, 0xCA	; 202
    1234:	3f 4f       	sbci	r19, 0xFF	; 255
    1236:	28 0f       	add	r18, r24
    1238:	39 1f       	adc	r19, r25
    123a:	ca 01       	movw	r24, r20
    123c:	b9 01       	movw	r22, r18
    123e:	0e 94 36 0c 	call	0x186c	; 0x186c <EEPROM_readByte>
    1242:	80 e0       	ldi	r24, 0x00	; 0
    1244:	90 e0       	ldi	r25, 0x00	; 0
    1246:	a0 e7       	ldi	r26, 0x70	; 112
    1248:	b1 e4       	ldi	r27, 0x41	; 65
    124a:	8b 87       	std	Y+11, r24	; 0x0b
    124c:	9c 87       	std	Y+12, r25	; 0x0c
    124e:	ad 87       	std	Y+13, r26	; 0x0d
    1250:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1252:	6b 85       	ldd	r22, Y+11	; 0x0b
    1254:	7c 85       	ldd	r23, Y+12	; 0x0c
    1256:	8d 85       	ldd	r24, Y+13	; 0x0d
    1258:	9e 85       	ldd	r25, Y+14	; 0x0e
    125a:	20 e0       	ldi	r18, 0x00	; 0
    125c:	30 e0       	ldi	r19, 0x00	; 0
    125e:	4a ef       	ldi	r20, 0xFA	; 250
    1260:	54 e4       	ldi	r21, 0x44	; 68
    1262:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1266:	dc 01       	movw	r26, r24
    1268:	cb 01       	movw	r24, r22
    126a:	8f 83       	std	Y+7, r24	; 0x07
    126c:	98 87       	std	Y+8, r25	; 0x08
    126e:	a9 87       	std	Y+9, r26	; 0x09
    1270:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1272:	6f 81       	ldd	r22, Y+7	; 0x07
    1274:	78 85       	ldd	r23, Y+8	; 0x08
    1276:	89 85       	ldd	r24, Y+9	; 0x09
    1278:	9a 85       	ldd	r25, Y+10	; 0x0a
    127a:	20 e0       	ldi	r18, 0x00	; 0
    127c:	30 e0       	ldi	r19, 0x00	; 0
    127e:	40 e8       	ldi	r20, 0x80	; 128
    1280:	5f e3       	ldi	r21, 0x3F	; 63
    1282:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1286:	88 23       	and	r24, r24
    1288:	2c f4       	brge	.+10     	; 0x1294 <main+0x596>
		__ticks = 1;
    128a:	81 e0       	ldi	r24, 0x01	; 1
    128c:	90 e0       	ldi	r25, 0x00	; 0
    128e:	9e 83       	std	Y+6, r25	; 0x06
    1290:	8d 83       	std	Y+5, r24	; 0x05
    1292:	3f c0       	rjmp	.+126    	; 0x1312 <main+0x614>
	else if (__tmp > 65535)
    1294:	6f 81       	ldd	r22, Y+7	; 0x07
    1296:	78 85       	ldd	r23, Y+8	; 0x08
    1298:	89 85       	ldd	r24, Y+9	; 0x09
    129a:	9a 85       	ldd	r25, Y+10	; 0x0a
    129c:	20 e0       	ldi	r18, 0x00	; 0
    129e:	3f ef       	ldi	r19, 0xFF	; 255
    12a0:	4f e7       	ldi	r20, 0x7F	; 127
    12a2:	57 e4       	ldi	r21, 0x47	; 71
    12a4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    12a8:	18 16       	cp	r1, r24
    12aa:	4c f5       	brge	.+82     	; 0x12fe <main+0x600>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    12ac:	6b 85       	ldd	r22, Y+11	; 0x0b
    12ae:	7c 85       	ldd	r23, Y+12	; 0x0c
    12b0:	8d 85       	ldd	r24, Y+13	; 0x0d
    12b2:	9e 85       	ldd	r25, Y+14	; 0x0e
    12b4:	20 e0       	ldi	r18, 0x00	; 0
    12b6:	30 e0       	ldi	r19, 0x00	; 0
    12b8:	40 e2       	ldi	r20, 0x20	; 32
    12ba:	51 e4       	ldi	r21, 0x41	; 65
    12bc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12c0:	dc 01       	movw	r26, r24
    12c2:	cb 01       	movw	r24, r22
    12c4:	bc 01       	movw	r22, r24
    12c6:	cd 01       	movw	r24, r26
    12c8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12cc:	dc 01       	movw	r26, r24
    12ce:	cb 01       	movw	r24, r22
    12d0:	9e 83       	std	Y+6, r25	; 0x06
    12d2:	8d 83       	std	Y+5, r24	; 0x05
    12d4:	0f c0       	rjmp	.+30     	; 0x12f4 <main+0x5f6>
    12d6:	88 ec       	ldi	r24, 0xC8	; 200
    12d8:	90 e0       	ldi	r25, 0x00	; 0
    12da:	9c 83       	std	Y+4, r25	; 0x04
    12dc:	8b 83       	std	Y+3, r24	; 0x03
    12de:	8b 81       	ldd	r24, Y+3	; 0x03
    12e0:	9c 81       	ldd	r25, Y+4	; 0x04
    12e2:	01 97       	sbiw	r24, 0x01	; 1
    12e4:	f1 f7       	brne	.-4      	; 0x12e2 <main+0x5e4>
    12e6:	9c 83       	std	Y+4, r25	; 0x04
    12e8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    12ea:	8d 81       	ldd	r24, Y+5	; 0x05
    12ec:	9e 81       	ldd	r25, Y+6	; 0x06
    12ee:	01 97       	sbiw	r24, 0x01	; 1
    12f0:	9e 83       	std	Y+6, r25	; 0x06
    12f2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    12f4:	8d 81       	ldd	r24, Y+5	; 0x05
    12f6:	9e 81       	ldd	r25, Y+6	; 0x06
    12f8:	00 97       	sbiw	r24, 0x00	; 0
    12fa:	69 f7       	brne	.-38     	; 0x12d6 <main+0x5d8>
    12fc:	14 c0       	rjmp	.+40     	; 0x1326 <main+0x628>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    12fe:	6f 81       	ldd	r22, Y+7	; 0x07
    1300:	78 85       	ldd	r23, Y+8	; 0x08
    1302:	89 85       	ldd	r24, Y+9	; 0x09
    1304:	9a 85       	ldd	r25, Y+10	; 0x0a
    1306:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    130a:	dc 01       	movw	r26, r24
    130c:	cb 01       	movw	r24, r22
    130e:	9e 83       	std	Y+6, r25	; 0x06
    1310:	8d 83       	std	Y+5, r24	; 0x05
    1312:	8d 81       	ldd	r24, Y+5	; 0x05
    1314:	9e 81       	ldd	r25, Y+6	; 0x06
    1316:	9a 83       	std	Y+2, r25	; 0x02
    1318:	89 83       	std	Y+1, r24	; 0x01
    131a:	89 81       	ldd	r24, Y+1	; 0x01
    131c:	9a 81       	ldd	r25, Y+2	; 0x02
    131e:	01 97       	sbiw	r24, 0x01	; 1
    1320:	f1 f7       	brne	.-4      	; 0x131e <main+0x620>
    1322:	9a 83       	std	Y+2, r25	; 0x02
    1324:	89 83       	std	Y+1, r24	; 0x01
				_delay_ms(15);
				/*IF THEY ARE NOT MATCH PUT FLAG =1*/
				if(pass[i]!=repass[i])
    1326:	8b a5       	ldd	r24, Y+43	; 0x2b
    1328:	28 2f       	mov	r18, r24
    132a:	30 e0       	ldi	r19, 0x00	; 0
    132c:	ce 01       	movw	r24, r28
    132e:	c1 96       	adiw	r24, 0x31	; 49
    1330:	fc 01       	movw	r30, r24
    1332:	e2 0f       	add	r30, r18
    1334:	f3 1f       	adc	r31, r19
    1336:	40 81       	ld	r20, Z
    1338:	8b a5       	ldd	r24, Y+43	; 0x2b
    133a:	28 2f       	mov	r18, r24
    133c:	30 e0       	ldi	r19, 0x00	; 0
    133e:	ce 01       	movw	r24, r28
    1340:	c6 96       	adiw	r24, 0x36	; 54
    1342:	fc 01       	movw	r30, r24
    1344:	e2 0f       	add	r30, r18
    1346:	f3 1f       	adc	r31, r19
    1348:	80 81       	ld	r24, Z
    134a:	48 17       	cp	r20, r24
    134c:	19 f0       	breq	.+6      	; 0x1354 <main+0x656>
				{
					pass_match_flag=1;
    134e:	81 e0       	ldi	r24, 0x01	; 1
    1350:	80 93 88 00 	sts	0x0088, r24
			}

			break;

		case open_door_req:
			for( uint8 i=0;i<5;i++)
    1354:	8b a5       	ldd	r24, Y+43	; 0x2b
    1356:	8f 5f       	subi	r24, 0xFF	; 255
    1358:	8b a7       	std	Y+43, r24	; 0x2b
    135a:	8b a5       	ldd	r24, Y+43	; 0x2b
    135c:	85 30       	cpi	r24, 0x05	; 5
    135e:	08 f4       	brcc	.+2      	; 0x1362 <main+0x664>
    1360:	4c cf       	rjmp	.-360    	; 0x11fa <main+0x4fc>
					pass_match_flag=1;

				}

			}
			if(pass_match_flag==1)
    1362:	80 91 88 00 	lds	r24, 0x0088
    1366:	81 30       	cpi	r24, 0x01	; 1
    1368:	59 f4       	brne	.+22     	; 0x1380 <main+0x682>
			{
				pass_counter++;
    136a:	80 91 89 00 	lds	r24, 0x0089
    136e:	8f 5f       	subi	r24, 0xFF	; 255
    1370:	80 93 89 00 	sts	0x0089, r24
				pass_match_flag=0;
    1374:	10 92 88 00 	sts	0x0088, r1
				state=change_pass_req;
    1378:	83 e0       	ldi	r24, 0x03	; 3
    137a:	80 93 86 00 	sts	0x0086, r24
    137e:	05 c0       	rjmp	.+10     	; 0x138a <main+0x68c>

			}
			else{
				/*IF PASS IS RIGHT GO TO OPEN DOOR IT*/
				state=open_door;
    1380:	82 e0       	ldi	r24, 0x02	; 2
    1382:	80 93 86 00 	sts	0x0086, r24
				pass_counter=0;
    1386:	10 92 89 00 	sts	0x0089, r1
			}

			if(pass_counter==3){
    138a:	80 91 89 00 	lds	r24, 0x0089
    138e:	83 30       	cpi	r24, 0x03	; 3
    1390:	09 f0       	breq	.+2      	; 0x1394 <main+0x696>
    1392:	14 cd       	rjmp	.-1496   	; 0xdbc <main+0xbe>
				state=warning;
    1394:	84 e0       	ldi	r24, 0x04	; 4
    1396:	80 93 86 00 	sts	0x0086, r24
				pass_counter=0;
    139a:	10 92 89 00 	sts	0x0089, r1
    139e:	0e cd       	rjmp	.-1508   	; 0xdbc <main+0xbe>
			break;

		case open_door:

			/*enable flag */
			wait_flag=1;
    13a0:	81 e0       	ldi	r24, 0x01	; 1
    13a2:	80 93 8a 00 	sts	0x008A, r24
			 * TO GO TO THE CALL BACK FUNCTION FAST WITHOUT DELAYS
			 * THEN MAKE TIMER INIT TO 3 SEC IN THE CALL BACK FUNCTION
			 */

			/* Create configuration structure for TIMER1 driver */
			Timer1_ConfigType Timer1_Configurations1= {0,1953,F_CPU_1024,COMPARE_MODE};
    13a6:	ce 01       	movw	r24, r28
    13a8:	8e 5b       	subi	r24, 0xBE	; 190
    13aa:	9f 4f       	sbci	r25, 0xFF	; 255
    13ac:	67 96       	adiw	r28, 0x17	; 23
    13ae:	9f af       	std	Y+63, r25	; 0x3f
    13b0:	8e af       	std	Y+62, r24	; 0x3e
    13b2:	67 97       	sbiw	r28, 0x17	; 23
    13b4:	8a e7       	ldi	r24, 0x7A	; 122
    13b6:	90 e0       	ldi	r25, 0x00	; 0
    13b8:	69 96       	adiw	r28, 0x19	; 25
    13ba:	9f af       	std	Y+63, r25	; 0x3f
    13bc:	8e af       	std	Y+62, r24	; 0x3e
    13be:	69 97       	sbiw	r28, 0x19	; 25
    13c0:	96 e0       	ldi	r25, 0x06	; 6
    13c2:	6a 96       	adiw	r28, 0x1a	; 26
    13c4:	9f af       	std	Y+63, r25	; 0x3f
    13c6:	6a 97       	sbiw	r28, 0x1a	; 26
    13c8:	69 96       	adiw	r28, 0x19	; 25
    13ca:	ee ad       	ldd	r30, Y+62	; 0x3e
    13cc:	ff ad       	ldd	r31, Y+63	; 0x3f
    13ce:	69 97       	sbiw	r28, 0x19	; 25
    13d0:	00 80       	ld	r0, Z
    13d2:	69 96       	adiw	r28, 0x19	; 25
    13d4:	2e ad       	ldd	r18, Y+62	; 0x3e
    13d6:	3f ad       	ldd	r19, Y+63	; 0x3f
    13d8:	69 97       	sbiw	r28, 0x19	; 25
    13da:	2f 5f       	subi	r18, 0xFF	; 255
    13dc:	3f 4f       	sbci	r19, 0xFF	; 255
    13de:	69 96       	adiw	r28, 0x19	; 25
    13e0:	3f af       	std	Y+63, r19	; 0x3f
    13e2:	2e af       	std	Y+62, r18	; 0x3e
    13e4:	69 97       	sbiw	r28, 0x19	; 25
    13e6:	67 96       	adiw	r28, 0x17	; 23
    13e8:	ee ad       	ldd	r30, Y+62	; 0x3e
    13ea:	ff ad       	ldd	r31, Y+63	; 0x3f
    13ec:	67 97       	sbiw	r28, 0x17	; 23
    13ee:	00 82       	st	Z, r0
    13f0:	67 96       	adiw	r28, 0x17	; 23
    13f2:	2e ad       	ldd	r18, Y+62	; 0x3e
    13f4:	3f ad       	ldd	r19, Y+63	; 0x3f
    13f6:	67 97       	sbiw	r28, 0x17	; 23
    13f8:	2f 5f       	subi	r18, 0xFF	; 255
    13fa:	3f 4f       	sbci	r19, 0xFF	; 255
    13fc:	67 96       	adiw	r28, 0x17	; 23
    13fe:	3f af       	std	Y+63, r19	; 0x3f
    1400:	2e af       	std	Y+62, r18	; 0x3e
    1402:	67 97       	sbiw	r28, 0x17	; 23
    1404:	6a 96       	adiw	r28, 0x1a	; 26
    1406:	3f ad       	ldd	r19, Y+63	; 0x3f
    1408:	6a 97       	sbiw	r28, 0x1a	; 26
    140a:	31 50       	subi	r19, 0x01	; 1
    140c:	6a 96       	adiw	r28, 0x1a	; 26
    140e:	3f af       	std	Y+63, r19	; 0x3f
    1410:	6a 97       	sbiw	r28, 0x1a	; 26
    1412:	6a 96       	adiw	r28, 0x1a	; 26
    1414:	8f ad       	ldd	r24, Y+63	; 0x3f
    1416:	6a 97       	sbiw	r28, 0x1a	; 26
    1418:	88 23       	and	r24, r24
    141a:	b1 f6       	brne	.-84     	; 0x13c8 <main+0x6ca>

			Timer1_setCallBack(openCallBackFunction);
    141c:	8c ec       	ldi	r24, 0xCC	; 204
    141e:	95 e0       	ldi	r25, 0x05	; 5
    1420:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <Timer1_setCallBack>

			Timer1_init(&Timer1_Configurations1);
    1424:	ce 01       	movw	r24, r28
    1426:	8e 5b       	subi	r24, 0xBE	; 190
    1428:	9f 4f       	sbci	r25, 0xFF	; 255
    142a:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <Timer1_init>

			/* waits till the flag returns to zero (to go to option state)*/
			while(wait_flag!=0);
    142e:	80 91 8a 00 	lds	r24, 0x008A
    1432:	88 23       	and	r24, r24
    1434:	e1 f7       	brne	.-8      	; 0x142e <main+0x730>
			state=options;
    1436:	81 e0       	ldi	r24, 0x01	; 1
    1438:	80 93 86 00 	sts	0x0086, r24
    143c:	bf cc       	rjmp	.-1666   	; 0xdbc <main+0xbe>
			break;

		case warning:

			wait_flag=1;
    143e:	81 e0       	ldi	r24, 0x01	; 1
    1440:	80 93 8a 00 	sts	0x008A, r24
			 * FIRST MAKE THE TIMER INIT BY 0.25 SEC
			 * TO GO TO THE CALL BACK FUNCTION FAST WITHOUT DELAYS
			 * THEN MAKE TIMER INIT TO 5 SEC IN THE CALL BACK FUNCTION
			 */

			Timer1_ConfigType Timer1_Configurations2= {0,1953,F_CPU_1024,COMPARE_MODE};
    1444:	ce 01       	movw	r24, r28
    1446:	88 5b       	subi	r24, 0xB8	; 184
    1448:	9f 4f       	sbci	r25, 0xFF	; 255
    144a:	6c 96       	adiw	r28, 0x1c	; 28
    144c:	9f af       	std	Y+63, r25	; 0x3f
    144e:	8e af       	std	Y+62, r24	; 0x3e
    1450:	6c 97       	sbiw	r28, 0x1c	; 28
    1452:	e4 e7       	ldi	r30, 0x74	; 116
    1454:	f0 e0       	ldi	r31, 0x00	; 0
    1456:	6e 96       	adiw	r28, 0x1e	; 30
    1458:	ff af       	std	Y+63, r31	; 0x3f
    145a:	ee af       	std	Y+62, r30	; 0x3e
    145c:	6e 97       	sbiw	r28, 0x1e	; 30
    145e:	f6 e0       	ldi	r31, 0x06	; 6
    1460:	6f 96       	adiw	r28, 0x1f	; 31
    1462:	ff af       	std	Y+63, r31	; 0x3f
    1464:	6f 97       	sbiw	r28, 0x1f	; 31
    1466:	6e 96       	adiw	r28, 0x1e	; 30
    1468:	ee ad       	ldd	r30, Y+62	; 0x3e
    146a:	ff ad       	ldd	r31, Y+63	; 0x3f
    146c:	6e 97       	sbiw	r28, 0x1e	; 30
    146e:	00 80       	ld	r0, Z
    1470:	6e 96       	adiw	r28, 0x1e	; 30
    1472:	2e ad       	ldd	r18, Y+62	; 0x3e
    1474:	3f ad       	ldd	r19, Y+63	; 0x3f
    1476:	6e 97       	sbiw	r28, 0x1e	; 30
    1478:	2f 5f       	subi	r18, 0xFF	; 255
    147a:	3f 4f       	sbci	r19, 0xFF	; 255
    147c:	6e 96       	adiw	r28, 0x1e	; 30
    147e:	3f af       	std	Y+63, r19	; 0x3f
    1480:	2e af       	std	Y+62, r18	; 0x3e
    1482:	6e 97       	sbiw	r28, 0x1e	; 30
    1484:	6c 96       	adiw	r28, 0x1c	; 28
    1486:	ee ad       	ldd	r30, Y+62	; 0x3e
    1488:	ff ad       	ldd	r31, Y+63	; 0x3f
    148a:	6c 97       	sbiw	r28, 0x1c	; 28
    148c:	00 82       	st	Z, r0
    148e:	6c 96       	adiw	r28, 0x1c	; 28
    1490:	2e ad       	ldd	r18, Y+62	; 0x3e
    1492:	3f ad       	ldd	r19, Y+63	; 0x3f
    1494:	6c 97       	sbiw	r28, 0x1c	; 28
    1496:	2f 5f       	subi	r18, 0xFF	; 255
    1498:	3f 4f       	sbci	r19, 0xFF	; 255
    149a:	6c 96       	adiw	r28, 0x1c	; 28
    149c:	3f af       	std	Y+63, r19	; 0x3f
    149e:	2e af       	std	Y+62, r18	; 0x3e
    14a0:	6c 97       	sbiw	r28, 0x1c	; 28
    14a2:	6f 96       	adiw	r28, 0x1f	; 31
    14a4:	3f ad       	ldd	r19, Y+63	; 0x3f
    14a6:	6f 97       	sbiw	r28, 0x1f	; 31
    14a8:	31 50       	subi	r19, 0x01	; 1
    14aa:	6f 96       	adiw	r28, 0x1f	; 31
    14ac:	3f af       	std	Y+63, r19	; 0x3f
    14ae:	6f 97       	sbiw	r28, 0x1f	; 31
    14b0:	6f 96       	adiw	r28, 0x1f	; 31
    14b2:	8f ad       	ldd	r24, Y+63	; 0x3f
    14b4:	6f 97       	sbiw	r28, 0x1f	; 31
    14b6:	88 23       	and	r24, r24
    14b8:	b1 f6       	brne	.-84     	; 0x1466 <main+0x768>
			Timer1_setCallBack(warnCallBackFunction);
    14ba:	81 e3       	ldi	r24, 0x31	; 49
    14bc:	96 e0       	ldi	r25, 0x06	; 6
    14be:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <Timer1_setCallBack>

			Timer1_init(&Timer1_Configurations2);
    14c2:	ce 01       	movw	r24, r28
    14c4:	88 5b       	subi	r24, 0xB8	; 184
    14c6:	9f 4f       	sbci	r25, 0xFF	; 255
    14c8:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <Timer1_init>
			while(wait_flag!=0);
    14cc:	80 91 8a 00 	lds	r24, 0x008A
    14d0:	88 23       	and	r24, r24
    14d2:	e1 f7       	brne	.-8      	; 0x14cc <main+0x7ce>
			state=options;
    14d4:	81 e0       	ldi	r24, 0x01	; 1
    14d6:	80 93 86 00 	sts	0x0086, r24
    14da:	70 cc       	rjmp	.-1824   	; 0xdbc <main+0xbe>

000014dc <DcMotor_Init>:
#include"DC_Motor.h"
#include "gpio.h"
#include "std_types.h"

void DcMotor_Init(void)
{
    14dc:	df 93       	push	r29
    14de:	cf 93       	push	r28
    14e0:	cd b7       	in	r28, 0x3d	; 61
    14e2:	de b7       	in	r29, 0x3e	; 62
	/* choosing the motor output pins*/
	GPIO_setupPinDirection(DC_MOTOR_PORT_ID, DC_MOTOR_PIN1_ID ,PIN_OUTPUT);
    14e4:	81 e0       	ldi	r24, 0x01	; 1
    14e6:	64 e0       	ldi	r22, 0x04	; 4
    14e8:	41 e0       	ldi	r20, 0x01	; 1
    14ea:	0e 94 96 0c 	call	0x192c	; 0x192c <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_PORT_ID, DC_MOTOR_PIN2_ID ,PIN_OUTPUT);
    14ee:	81 e0       	ldi	r24, 0x01	; 1
    14f0:	65 e0       	ldi	r22, 0x05	; 5
    14f2:	41 e0       	ldi	r20, 0x01	; 1
    14f4:	0e 94 96 0c 	call	0x192c	; 0x192c <GPIO_setupPinDirection>

	/* STOPING the motor at first*/
	GPIO_writePin(DC_MOTOR_PORT_ID, DC_MOTOR_PIN1_ID ,LOGIC_LOW);
    14f8:	81 e0       	ldi	r24, 0x01	; 1
    14fa:	64 e0       	ldi	r22, 0x04	; 4
    14fc:	40 e0       	ldi	r20, 0x00	; 0
    14fe:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <GPIO_writePin>
	GPIO_writePin(DC_MOTOR_PORT_ID, DC_MOTOR_PIN1_ID ,LOGIC_LOW);
    1502:	81 e0       	ldi	r24, 0x01	; 1
    1504:	64 e0       	ldi	r22, 0x04	; 4
    1506:	40 e0       	ldi	r20, 0x00	; 0
    1508:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <GPIO_writePin>

}
    150c:	cf 91       	pop	r28
    150e:	df 91       	pop	r29
    1510:	08 95       	ret

00001512 <Dc_MotorRotate>:

void Dc_MotorRotate(DcMotor_State state,uint8 speed)
{
    1512:	df 93       	push	r29
    1514:	cf 93       	push	r28
    1516:	00 d0       	rcall	.+0      	; 0x1518 <Dc_MotorRotate+0x6>
    1518:	00 d0       	rcall	.+0      	; 0x151a <Dc_MotorRotate+0x8>
    151a:	cd b7       	in	r28, 0x3d	; 61
    151c:	de b7       	in	r29, 0x3e	; 62
    151e:	89 83       	std	Y+1, r24	; 0x01
    1520:	6a 83       	std	Y+2, r22	; 0x02
	switch(state)
    1522:	89 81       	ldd	r24, Y+1	; 0x01
    1524:	28 2f       	mov	r18, r24
    1526:	30 e0       	ldi	r19, 0x00	; 0
    1528:	3c 83       	std	Y+4, r19	; 0x04
    152a:	2b 83       	std	Y+3, r18	; 0x03
    152c:	8b 81       	ldd	r24, Y+3	; 0x03
    152e:	9c 81       	ldd	r25, Y+4	; 0x04
    1530:	81 30       	cpi	r24, 0x01	; 1
    1532:	91 05       	cpc	r25, r1
    1534:	a1 f0       	breq	.+40     	; 0x155e <Dc_MotorRotate+0x4c>
    1536:	2b 81       	ldd	r18, Y+3	; 0x03
    1538:	3c 81       	ldd	r19, Y+4	; 0x04
    153a:	22 30       	cpi	r18, 0x02	; 2
    153c:	31 05       	cpc	r19, r1
    153e:	d1 f0       	breq	.+52     	; 0x1574 <Dc_MotorRotate+0x62>
    1540:	8b 81       	ldd	r24, Y+3	; 0x03
    1542:	9c 81       	ldd	r25, Y+4	; 0x04
    1544:	00 97       	sbiw	r24, 0x00	; 0
    1546:	01 f5       	brne	.+64     	; 0x1588 <Dc_MotorRotate+0x76>
	{
	case stop:
		GPIO_writePin(DC_MOTOR_PORT_ID, DC_MOTOR_PIN1_ID ,LOGIC_LOW);
    1548:	81 e0       	ldi	r24, 0x01	; 1
    154a:	64 e0       	ldi	r22, 0x04	; 4
    154c:	40 e0       	ldi	r20, 0x00	; 0
    154e:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT_ID, DC_MOTOR_PIN2_ID ,LOGIC_LOW);
    1552:	81 e0       	ldi	r24, 0x01	; 1
    1554:	65 e0       	ldi	r22, 0x05	; 5
    1556:	40 e0       	ldi	r20, 0x00	; 0
    1558:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <GPIO_writePin>
    155c:	15 c0       	rjmp	.+42     	; 0x1588 <Dc_MotorRotate+0x76>

		break;

	case clock_wise:
		GPIO_writePin(DC_MOTOR_PORT_ID, DC_MOTOR_PIN1_ID ,LOGIC_LOW);
    155e:	81 e0       	ldi	r24, 0x01	; 1
    1560:	64 e0       	ldi	r22, 0x04	; 4
    1562:	40 e0       	ldi	r20, 0x00	; 0
    1564:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT_ID, DC_MOTOR_PIN2_ID ,LOGIC_HIGH);
    1568:	81 e0       	ldi	r24, 0x01	; 1
    156a:	65 e0       	ldi	r22, 0x05	; 5
    156c:	41 e0       	ldi	r20, 0x01	; 1
    156e:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <GPIO_writePin>
    1572:	0a c0       	rjmp	.+20     	; 0x1588 <Dc_MotorRotate+0x76>

		break;

	case anti_clock_wise:
		GPIO_writePin(DC_MOTOR_PORT_ID, DC_MOTOR_PIN1_ID ,LOGIC_HIGH);
    1574:	81 e0       	ldi	r24, 0x01	; 1
    1576:	64 e0       	ldi	r22, 0x04	; 4
    1578:	41 e0       	ldi	r20, 0x01	; 1
    157a:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT_ID, DC_MOTOR_PIN2_ID ,LOGIC_LOW);
    157e:	81 e0       	ldi	r24, 0x01	; 1
    1580:	65 e0       	ldi	r22, 0x05	; 5
    1582:	40 e0       	ldi	r20, 0x00	; 0
    1584:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <GPIO_writePin>
		break;
	}
	/*call the PWM func to choose speed of motor */
	PWM_Timer0_Start(speed);
    1588:	8a 81       	ldd	r24, Y+2	; 0x02
    158a:	88 2f       	mov	r24, r24
    158c:	90 e0       	ldi	r25, 0x00	; 0
    158e:	0e 94 d0 0a 	call	0x15a0	; 0x15a0 <PWM_Timer0_Start>

}
    1592:	0f 90       	pop	r0
    1594:	0f 90       	pop	r0
    1596:	0f 90       	pop	r0
    1598:	0f 90       	pop	r0
    159a:	cf 91       	pop	r28
    159c:	df 91       	pop	r29
    159e:	08 95       	ret

000015a0 <PWM_Timer0_Start>:
#include <avr/io.h>
#include "gpio.h"
#include "PWM_Timer0.h"

void PWM_Timer0_Start(uint8 duty_cycle)
{
    15a0:	df 93       	push	r29
    15a2:	cf 93       	push	r28
    15a4:	00 d0       	rcall	.+0      	; 0x15a6 <PWM_Timer0_Start+0x6>
    15a6:	cd b7       	in	r28, 0x3d	; 61
    15a8:	de b7       	in	r29, 0x3e	; 62
    15aa:	8a 83       	std	Y+2, r24	; 0x02
	uint8 duty;
	duty=((duty_cycle*255)/100);
    15ac:	8a 81       	ldd	r24, Y+2	; 0x02
    15ae:	48 2f       	mov	r20, r24
    15b0:	50 e0       	ldi	r21, 0x00	; 0
    15b2:	ca 01       	movw	r24, r20
    15b4:	9c 01       	movw	r18, r24
    15b6:	22 0f       	add	r18, r18
    15b8:	33 1f       	adc	r19, r19
    15ba:	c9 01       	movw	r24, r18
    15bc:	96 95       	lsr	r25
    15be:	98 2f       	mov	r25, r24
    15c0:	88 27       	eor	r24, r24
    15c2:	97 95       	ror	r25
    15c4:	87 95       	ror	r24
    15c6:	82 1b       	sub	r24, r18
    15c8:	93 0b       	sbc	r25, r19
    15ca:	84 0f       	add	r24, r20
    15cc:	95 1f       	adc	r25, r21
    15ce:	24 e6       	ldi	r18, 0x64	; 100
    15d0:	30 e0       	ldi	r19, 0x00	; 0
    15d2:	b9 01       	movw	r22, r18
    15d4:	0e 94 6f 11 	call	0x22de	; 0x22de <__divmodhi4>
    15d8:	cb 01       	movw	r24, r22
    15da:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * WGM01 AND WGM00 for FAST PWM
	 * COM01 for non inverting
	 * CS01 For pre-scaler=8
	 */
	TCCR0=(1<<WGM01) |(1<<WGM00)|(1<<COM01)|(CS01);
    15dc:	e3 e5       	ldi	r30, 0x53	; 83
    15de:	f0 e0       	ldi	r31, 0x00	; 0
    15e0:	89 e6       	ldi	r24, 0x69	; 105
    15e2:	80 83       	st	Z, r24
	TCNT0=6; //INITIAL VALUE
    15e4:	e2 e5       	ldi	r30, 0x52	; 82
    15e6:	f0 e0       	ldi	r31, 0x00	; 0
    15e8:	86 e0       	ldi	r24, 0x06	; 6
    15ea:	80 83       	st	Z, r24
	OCR0 =duty; //compare value
    15ec:	ec e5       	ldi	r30, 0x5C	; 92
    15ee:	f0 e0       	ldi	r31, 0x00	; 0
    15f0:	89 81       	ldd	r24, Y+1	; 0x01
    15f2:	80 83       	st	Z, r24
	GPIO_setupPinDirection(PORTB_ID , PIN3_ID,PIN_OUTPUT );
    15f4:	81 e0       	ldi	r24, 0x01	; 1
    15f6:	63 e0       	ldi	r22, 0x03	; 3
    15f8:	41 e0       	ldi	r20, 0x01	; 1
    15fa:	0e 94 96 0c 	call	0x192c	; 0x192c <GPIO_setupPinDirection>


}
    15fe:	0f 90       	pop	r0
    1600:	0f 90       	pop	r0
    1602:	cf 91       	pop	r28
    1604:	df 91       	pop	r29
    1606:	08 95       	ret

00001608 <__vector_7>:
/* Global variables to hold the address of the call back function in the application */
static volatile void (*g_callBackPtr)(void) = NULL_PTR;


ISR(TIMER1_COMPA_vect)
{
    1608:	1f 92       	push	r1
    160a:	0f 92       	push	r0
    160c:	0f b6       	in	r0, 0x3f	; 63
    160e:	0f 92       	push	r0
    1610:	11 24       	eor	r1, r1
    1612:	2f 93       	push	r18
    1614:	3f 93       	push	r19
    1616:	4f 93       	push	r20
    1618:	5f 93       	push	r21
    161a:	6f 93       	push	r22
    161c:	7f 93       	push	r23
    161e:	8f 93       	push	r24
    1620:	9f 93       	push	r25
    1622:	af 93       	push	r26
    1624:	bf 93       	push	r27
    1626:	ef 93       	push	r30
    1628:	ff 93       	push	r31
    162a:	df 93       	push	r29
    162c:	cf 93       	push	r28
    162e:	cd b7       	in	r28, 0x3d	; 61
    1630:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    1632:	80 91 8d 00 	lds	r24, 0x008D
    1636:	90 91 8e 00 	lds	r25, 0x008E
    163a:	00 97       	sbiw	r24, 0x00	; 0
    163c:	29 f0       	breq	.+10     	; 0x1648 <__vector_7+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    163e:	e0 91 8d 00 	lds	r30, 0x008D
    1642:	f0 91 8e 00 	lds	r31, 0x008E
    1646:	09 95       	icall
	}
}
    1648:	cf 91       	pop	r28
    164a:	df 91       	pop	r29
    164c:	ff 91       	pop	r31
    164e:	ef 91       	pop	r30
    1650:	bf 91       	pop	r27
    1652:	af 91       	pop	r26
    1654:	9f 91       	pop	r25
    1656:	8f 91       	pop	r24
    1658:	7f 91       	pop	r23
    165a:	6f 91       	pop	r22
    165c:	5f 91       	pop	r21
    165e:	4f 91       	pop	r20
    1660:	3f 91       	pop	r19
    1662:	2f 91       	pop	r18
    1664:	0f 90       	pop	r0
    1666:	0f be       	out	0x3f, r0	; 63
    1668:	0f 90       	pop	r0
    166a:	1f 90       	pop	r1
    166c:	18 95       	reti

0000166e <__vector_9>:

ISR(TIMER1_OVF_vect)
{
    166e:	1f 92       	push	r1
    1670:	0f 92       	push	r0
    1672:	0f b6       	in	r0, 0x3f	; 63
    1674:	0f 92       	push	r0
    1676:	11 24       	eor	r1, r1
    1678:	2f 93       	push	r18
    167a:	3f 93       	push	r19
    167c:	4f 93       	push	r20
    167e:	5f 93       	push	r21
    1680:	6f 93       	push	r22
    1682:	7f 93       	push	r23
    1684:	8f 93       	push	r24
    1686:	9f 93       	push	r25
    1688:	af 93       	push	r26
    168a:	bf 93       	push	r27
    168c:	ef 93       	push	r30
    168e:	ff 93       	push	r31
    1690:	df 93       	push	r29
    1692:	cf 93       	push	r28
    1694:	cd b7       	in	r28, 0x3d	; 61
    1696:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    1698:	80 91 8d 00 	lds	r24, 0x008D
    169c:	90 91 8e 00 	lds	r25, 0x008E
    16a0:	00 97       	sbiw	r24, 0x00	; 0
    16a2:	29 f0       	breq	.+10     	; 0x16ae <__vector_9+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    16a4:	e0 91 8d 00 	lds	r30, 0x008D
    16a8:	f0 91 8e 00 	lds	r31, 0x008E
    16ac:	09 95       	icall
	}
}
    16ae:	cf 91       	pop	r28
    16b0:	df 91       	pop	r29
    16b2:	ff 91       	pop	r31
    16b4:	ef 91       	pop	r30
    16b6:	bf 91       	pop	r27
    16b8:	af 91       	pop	r26
    16ba:	9f 91       	pop	r25
    16bc:	8f 91       	pop	r24
    16be:	7f 91       	pop	r23
    16c0:	6f 91       	pop	r22
    16c2:	5f 91       	pop	r21
    16c4:	4f 91       	pop	r20
    16c6:	3f 91       	pop	r19
    16c8:	2f 91       	pop	r18
    16ca:	0f 90       	pop	r0
    16cc:	0f be       	out	0x3f, r0	; 63
    16ce:	0f 90       	pop	r0
    16d0:	1f 90       	pop	r1
    16d2:	18 95       	reti

000016d4 <Timer1_init>:

void Timer1_init(const Timer1_ConfigType *Config_Ptr)
{
    16d4:	df 93       	push	r29
    16d6:	cf 93       	push	r28
    16d8:	00 d0       	rcall	.+0      	; 0x16da <Timer1_init+0x6>
    16da:	cd b7       	in	r28, 0x3d	; 61
    16dc:	de b7       	in	r29, 0x3e	; 62
    16de:	9a 83       	std	Y+2, r25	; 0x02
    16e0:	89 83       	std	Y+1, r24	; 0x01
	/*PUT THIS BITS AS 1 BEC. TIMER NOT WORKS WITH PWM MODE*/
	TCCR1A = (1<<FOC1A)|(1<<FOC1B);
    16e2:	ef e4       	ldi	r30, 0x4F	; 79
    16e4:	f0 e0       	ldi	r31, 0x00	; 0
    16e6:	8c e0       	ldi	r24, 0x0C	; 12
    16e8:	80 83       	st	Z, r24
	/*PUT THE PRESCALER IN FIRST 3 BITS IN TCCR1B*/
	/*AND PUT THE OTHER BITS =0*/
	TCCR1B=(Config_Ptr->prescaler);
    16ea:	ae e4       	ldi	r26, 0x4E	; 78
    16ec:	b0 e0       	ldi	r27, 0x00	; 0
    16ee:	e9 81       	ldd	r30, Y+1	; 0x01
    16f0:	fa 81       	ldd	r31, Y+2	; 0x02
    16f2:	84 81       	ldd	r24, Z+4	; 0x04
    16f4:	8c 93       	st	X, r24
	/*PUT THE INITIAL VALUE*/
	TCNT1=(Config_Ptr->initial_value);
    16f6:	ac e4       	ldi	r26, 0x4C	; 76
    16f8:	b0 e0       	ldi	r27, 0x00	; 0
    16fa:	e9 81       	ldd	r30, Y+1	; 0x01
    16fc:	fa 81       	ldd	r31, Y+2	; 0x02
    16fe:	80 81       	ld	r24, Z
    1700:	91 81       	ldd	r25, Z+1	; 0x01
    1702:	11 96       	adiw	r26, 0x01	; 1
    1704:	9c 93       	st	X, r25
    1706:	8e 93       	st	-X, r24

	if(Config_Ptr->mode==NORMAL_MODE)
    1708:	e9 81       	ldd	r30, Y+1	; 0x01
    170a:	fa 81       	ldd	r31, Y+2	; 0x02
    170c:	85 81       	ldd	r24, Z+5	; 0x05
    170e:	88 23       	and	r24, r24
    1710:	b1 f4       	brne	.+44     	; 0x173e <Timer1_init+0x6a>
	{
		TCCR1B &= ~(1<<WGM12) &~(1<<WGM13) &~(1<<WGM11) &~(1<<WGM10);
    1712:	ae e4       	ldi	r26, 0x4E	; 78
    1714:	b0 e0       	ldi	r27, 0x00	; 0
    1716:	ee e4       	ldi	r30, 0x4E	; 78
    1718:	f0 e0       	ldi	r31, 0x00	; 0
    171a:	80 81       	ld	r24, Z
    171c:	84 7e       	andi	r24, 0xE4	; 228
    171e:	8c 93       	st	X, r24

		/*TO ONLY ENABLE INTERRUPT OF NORMAL MODE*/
		TIMSK|=(1<<TOIE1);
    1720:	a9 e5       	ldi	r26, 0x59	; 89
    1722:	b0 e0       	ldi	r27, 0x00	; 0
    1724:	e9 e5       	ldi	r30, 0x59	; 89
    1726:	f0 e0       	ldi	r31, 0x00	; 0
    1728:	80 81       	ld	r24, Z
    172a:	84 60       	ori	r24, 0x04	; 4
    172c:	8c 93       	st	X, r24
		TIMSK &=~(1<<OCIE1A) &~(1<<OCIE1B) &~(1<<TICIE1);
    172e:	a9 e5       	ldi	r26, 0x59	; 89
    1730:	b0 e0       	ldi	r27, 0x00	; 0
    1732:	e9 e5       	ldi	r30, 0x59	; 89
    1734:	f0 e0       	ldi	r31, 0x00	; 0
    1736:	80 81       	ld	r24, Z
    1738:	87 7c       	andi	r24, 0xC7	; 199
    173a:	8c 93       	st	X, r24
    173c:	23 c0       	rjmp	.+70     	; 0x1784 <Timer1_init+0xb0>

	}
	else if(Config_Ptr->mode==COMPARE_MODE)
    173e:	e9 81       	ldd	r30, Y+1	; 0x01
    1740:	fa 81       	ldd	r31, Y+2	; 0x02
    1742:	85 81       	ldd	r24, Z+5	; 0x05
    1744:	81 30       	cpi	r24, 0x01	; 1
    1746:	f1 f4       	brne	.+60     	; 0x1784 <Timer1_init+0xb0>
	{

		TCCR1B|=(1<<WGM12);
    1748:	ae e4       	ldi	r26, 0x4E	; 78
    174a:	b0 e0       	ldi	r27, 0x00	; 0
    174c:	ee e4       	ldi	r30, 0x4E	; 78
    174e:	f0 e0       	ldi	r31, 0x00	; 0
    1750:	80 81       	ld	r24, Z
    1752:	88 60       	ori	r24, 0x08	; 8
    1754:	8c 93       	st	X, r24
		/*TO ONLY ENABLE INTERRUPT OF COMPARE MODE*/
		TIMSK|=(1<<OCIE1A);
    1756:	a9 e5       	ldi	r26, 0x59	; 89
    1758:	b0 e0       	ldi	r27, 0x00	; 0
    175a:	e9 e5       	ldi	r30, 0x59	; 89
    175c:	f0 e0       	ldi	r31, 0x00	; 0
    175e:	80 81       	ld	r24, Z
    1760:	80 61       	ori	r24, 0x10	; 16
    1762:	8c 93       	st	X, r24
		TIMSK &=~(1<<TOIE1) &~(1<<OCIE1B) &~(1<<TICIE1);
    1764:	a9 e5       	ldi	r26, 0x59	; 89
    1766:	b0 e0       	ldi	r27, 0x00	; 0
    1768:	e9 e5       	ldi	r30, 0x59	; 89
    176a:	f0 e0       	ldi	r31, 0x00	; 0
    176c:	80 81       	ld	r24, Z
    176e:	83 7d       	andi	r24, 0xD3	; 211
    1770:	8c 93       	st	X, r24

		OCR1A=(Config_Ptr->compare_value);
    1772:	aa e4       	ldi	r26, 0x4A	; 74
    1774:	b0 e0       	ldi	r27, 0x00	; 0
    1776:	e9 81       	ldd	r30, Y+1	; 0x01
    1778:	fa 81       	ldd	r31, Y+2	; 0x02
    177a:	82 81       	ldd	r24, Z+2	; 0x02
    177c:	93 81       	ldd	r25, Z+3	; 0x03
    177e:	11 96       	adiw	r26, 0x01	; 1
    1780:	9c 93       	st	X, r25
    1782:	8e 93       	st	-X, r24
	}

}
    1784:	0f 90       	pop	r0
    1786:	0f 90       	pop	r0
    1788:	cf 91       	pop	r28
    178a:	df 91       	pop	r29
    178c:	08 95       	ret

0000178e <Timer1_deInit>:

void Timer1_deInit(void)
{
    178e:	df 93       	push	r29
    1790:	cf 93       	push	r28
    1792:	cd b7       	in	r28, 0x3d	; 61
    1794:	de b7       	in	r29, 0x3e	; 62
	TCCR1A=0;
    1796:	ef e4       	ldi	r30, 0x4F	; 79
    1798:	f0 e0       	ldi	r31, 0x00	; 0
    179a:	10 82       	st	Z, r1
	TCCR1B=0;
    179c:	ee e4       	ldi	r30, 0x4E	; 78
    179e:	f0 e0       	ldi	r31, 0x00	; 0
    17a0:	10 82       	st	Z, r1
	TIMSK=0;
    17a2:	e9 e5       	ldi	r30, 0x59	; 89
    17a4:	f0 e0       	ldi	r31, 0x00	; 0
    17a6:	10 82       	st	Z, r1
	OCR1A=0;
    17a8:	ea e4       	ldi	r30, 0x4A	; 74
    17aa:	f0 e0       	ldi	r31, 0x00	; 0
    17ac:	11 82       	std	Z+1, r1	; 0x01
    17ae:	10 82       	st	Z, r1
	TCNT1=0;
    17b0:	ec e4       	ldi	r30, 0x4C	; 76
    17b2:	f0 e0       	ldi	r31, 0x00	; 0
    17b4:	11 82       	std	Z+1, r1	; 0x01
    17b6:	10 82       	st	Z, r1
	g_callBackPtr=  NULL_PTR ;
    17b8:	10 92 8e 00 	sts	0x008E, r1
    17bc:	10 92 8d 00 	sts	0x008D, r1
}
    17c0:	cf 91       	pop	r28
    17c2:	df 91       	pop	r29
    17c4:	08 95       	ret

000017c6 <Timer1_setCallBack>:

void Timer1_setCallBack(void(*a_ptr)(void))
{
    17c6:	df 93       	push	r29
    17c8:	cf 93       	push	r28
    17ca:	00 d0       	rcall	.+0      	; 0x17cc <Timer1_setCallBack+0x6>
    17cc:	cd b7       	in	r28, 0x3d	; 61
    17ce:	de b7       	in	r29, 0x3e	; 62
    17d0:	9a 83       	std	Y+2, r25	; 0x02
    17d2:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr = a_ptr;
    17d4:	89 81       	ldd	r24, Y+1	; 0x01
    17d6:	9a 81       	ldd	r25, Y+2	; 0x02
    17d8:	90 93 8e 00 	sts	0x008E, r25
    17dc:	80 93 8d 00 	sts	0x008D, r24
}
    17e0:	0f 90       	pop	r0
    17e2:	0f 90       	pop	r0
    17e4:	cf 91       	pop	r28
    17e6:	df 91       	pop	r29
    17e8:	08 95       	ret

000017ea <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    17ea:	df 93       	push	r29
    17ec:	cf 93       	push	r28
    17ee:	00 d0       	rcall	.+0      	; 0x17f0 <EEPROM_writeByte+0x6>
    17f0:	00 d0       	rcall	.+0      	; 0x17f2 <EEPROM_writeByte+0x8>
    17f2:	cd b7       	in	r28, 0x3d	; 61
    17f4:	de b7       	in	r29, 0x3e	; 62
    17f6:	9a 83       	std	Y+2, r25	; 0x02
    17f8:	89 83       	std	Y+1, r24	; 0x01
    17fa:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    17fc:	0e 94 f4 0f 	call	0x1fe8	; 0x1fe8 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1800:	0e 94 4c 10 	call	0x2098	; 0x2098 <TWI_getStatus>
    1804:	88 30       	cpi	r24, 0x08	; 8
    1806:	11 f0       	breq	.+4      	; 0x180c <EEPROM_writeByte+0x22>
        return ERROR;
    1808:	1c 82       	std	Y+4, r1	; 0x04
    180a:	28 c0       	rjmp	.+80     	; 0x185c <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    180c:	89 81       	ldd	r24, Y+1	; 0x01
    180e:	9a 81       	ldd	r25, Y+2	; 0x02
    1810:	80 70       	andi	r24, 0x00	; 0
    1812:	97 70       	andi	r25, 0x07	; 7
    1814:	88 0f       	add	r24, r24
    1816:	89 2f       	mov	r24, r25
    1818:	88 1f       	adc	r24, r24
    181a:	99 0b       	sbc	r25, r25
    181c:	91 95       	neg	r25
    181e:	80 6a       	ori	r24, 0xA0	; 160
    1820:	0e 94 0f 10 	call	0x201e	; 0x201e <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1824:	0e 94 4c 10 	call	0x2098	; 0x2098 <TWI_getStatus>
    1828:	88 31       	cpi	r24, 0x18	; 24
    182a:	11 f0       	breq	.+4      	; 0x1830 <EEPROM_writeByte+0x46>
        return ERROR; 
    182c:	1c 82       	std	Y+4, r1	; 0x04
    182e:	16 c0       	rjmp	.+44     	; 0x185c <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1830:	89 81       	ldd	r24, Y+1	; 0x01
    1832:	0e 94 0f 10 	call	0x201e	; 0x201e <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1836:	0e 94 4c 10 	call	0x2098	; 0x2098 <TWI_getStatus>
    183a:	88 32       	cpi	r24, 0x28	; 40
    183c:	11 f0       	breq	.+4      	; 0x1842 <EEPROM_writeByte+0x58>
        return ERROR;
    183e:	1c 82       	std	Y+4, r1	; 0x04
    1840:	0d c0       	rjmp	.+26     	; 0x185c <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    1842:	8b 81       	ldd	r24, Y+3	; 0x03
    1844:	0e 94 0f 10 	call	0x201e	; 0x201e <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1848:	0e 94 4c 10 	call	0x2098	; 0x2098 <TWI_getStatus>
    184c:	88 32       	cpi	r24, 0x28	; 40
    184e:	11 f0       	breq	.+4      	; 0x1854 <EEPROM_writeByte+0x6a>
        return ERROR;
    1850:	1c 82       	std	Y+4, r1	; 0x04
    1852:	04 c0       	rjmp	.+8      	; 0x185c <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    1854:	0e 94 04 10 	call	0x2008	; 0x2008 <TWI_stop>
	
    return SUCCESS;
    1858:	81 e0       	ldi	r24, 0x01	; 1
    185a:	8c 83       	std	Y+4, r24	; 0x04
    185c:	8c 81       	ldd	r24, Y+4	; 0x04
}
    185e:	0f 90       	pop	r0
    1860:	0f 90       	pop	r0
    1862:	0f 90       	pop	r0
    1864:	0f 90       	pop	r0
    1866:	cf 91       	pop	r28
    1868:	df 91       	pop	r29
    186a:	08 95       	ret

0000186c <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    186c:	df 93       	push	r29
    186e:	cf 93       	push	r28
    1870:	00 d0       	rcall	.+0      	; 0x1872 <EEPROM_readByte+0x6>
    1872:	00 d0       	rcall	.+0      	; 0x1874 <EEPROM_readByte+0x8>
    1874:	0f 92       	push	r0
    1876:	cd b7       	in	r28, 0x3d	; 61
    1878:	de b7       	in	r29, 0x3e	; 62
    187a:	9a 83       	std	Y+2, r25	; 0x02
    187c:	89 83       	std	Y+1, r24	; 0x01
    187e:	7c 83       	std	Y+4, r23	; 0x04
    1880:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1882:	0e 94 f4 0f 	call	0x1fe8	; 0x1fe8 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1886:	0e 94 4c 10 	call	0x2098	; 0x2098 <TWI_getStatus>
    188a:	88 30       	cpi	r24, 0x08	; 8
    188c:	11 f0       	breq	.+4      	; 0x1892 <EEPROM_readByte+0x26>
        return ERROR;
    188e:	1d 82       	std	Y+5, r1	; 0x05
    1890:	44 c0       	rjmp	.+136    	; 0x191a <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    1892:	89 81       	ldd	r24, Y+1	; 0x01
    1894:	9a 81       	ldd	r25, Y+2	; 0x02
    1896:	80 70       	andi	r24, 0x00	; 0
    1898:	97 70       	andi	r25, 0x07	; 7
    189a:	88 0f       	add	r24, r24
    189c:	89 2f       	mov	r24, r25
    189e:	88 1f       	adc	r24, r24
    18a0:	99 0b       	sbc	r25, r25
    18a2:	91 95       	neg	r25
    18a4:	80 6a       	ori	r24, 0xA0	; 160
    18a6:	0e 94 0f 10 	call	0x201e	; 0x201e <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    18aa:	0e 94 4c 10 	call	0x2098	; 0x2098 <TWI_getStatus>
    18ae:	88 31       	cpi	r24, 0x18	; 24
    18b0:	11 f0       	breq	.+4      	; 0x18b6 <EEPROM_readByte+0x4a>
        return ERROR;
    18b2:	1d 82       	std	Y+5, r1	; 0x05
    18b4:	32 c0       	rjmp	.+100    	; 0x191a <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    18b6:	89 81       	ldd	r24, Y+1	; 0x01
    18b8:	0e 94 0f 10 	call	0x201e	; 0x201e <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    18bc:	0e 94 4c 10 	call	0x2098	; 0x2098 <TWI_getStatus>
    18c0:	88 32       	cpi	r24, 0x28	; 40
    18c2:	11 f0       	breq	.+4      	; 0x18c8 <EEPROM_readByte+0x5c>
        return ERROR;
    18c4:	1d 82       	std	Y+5, r1	; 0x05
    18c6:	29 c0       	rjmp	.+82     	; 0x191a <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    18c8:	0e 94 f4 0f 	call	0x1fe8	; 0x1fe8 <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    18cc:	0e 94 4c 10 	call	0x2098	; 0x2098 <TWI_getStatus>
    18d0:	80 31       	cpi	r24, 0x10	; 16
    18d2:	11 f0       	breq	.+4      	; 0x18d8 <EEPROM_readByte+0x6c>
        return ERROR;
    18d4:	1d 82       	std	Y+5, r1	; 0x05
    18d6:	21 c0       	rjmp	.+66     	; 0x191a <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    18d8:	89 81       	ldd	r24, Y+1	; 0x01
    18da:	9a 81       	ldd	r25, Y+2	; 0x02
    18dc:	80 70       	andi	r24, 0x00	; 0
    18de:	97 70       	andi	r25, 0x07	; 7
    18e0:	88 0f       	add	r24, r24
    18e2:	89 2f       	mov	r24, r25
    18e4:	88 1f       	adc	r24, r24
    18e6:	99 0b       	sbc	r25, r25
    18e8:	91 95       	neg	r25
    18ea:	81 6a       	ori	r24, 0xA1	; 161
    18ec:	0e 94 0f 10 	call	0x201e	; 0x201e <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    18f0:	0e 94 4c 10 	call	0x2098	; 0x2098 <TWI_getStatus>
    18f4:	80 34       	cpi	r24, 0x40	; 64
    18f6:	11 f0       	breq	.+4      	; 0x18fc <EEPROM_readByte+0x90>
        return ERROR;
    18f8:	1d 82       	std	Y+5, r1	; 0x05
    18fa:	0f c0       	rjmp	.+30     	; 0x191a <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    18fc:	0e 94 39 10 	call	0x2072	; 0x2072 <TWI_readByteWithNACK>
    1900:	eb 81       	ldd	r30, Y+3	; 0x03
    1902:	fc 81       	ldd	r31, Y+4	; 0x04
    1904:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    1906:	0e 94 4c 10 	call	0x2098	; 0x2098 <TWI_getStatus>
    190a:	88 35       	cpi	r24, 0x58	; 88
    190c:	11 f0       	breq	.+4      	; 0x1912 <EEPROM_readByte+0xa6>
        return ERROR;
    190e:	1d 82       	std	Y+5, r1	; 0x05
    1910:	04 c0       	rjmp	.+8      	; 0x191a <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    1912:	0e 94 04 10 	call	0x2008	; 0x2008 <TWI_stop>

    return SUCCESS;
    1916:	81 e0       	ldi	r24, 0x01	; 1
    1918:	8d 83       	std	Y+5, r24	; 0x05
    191a:	8d 81       	ldd	r24, Y+5	; 0x05
}
    191c:	0f 90       	pop	r0
    191e:	0f 90       	pop	r0
    1920:	0f 90       	pop	r0
    1922:	0f 90       	pop	r0
    1924:	0f 90       	pop	r0
    1926:	cf 91       	pop	r28
    1928:	df 91       	pop	r29
    192a:	08 95       	ret

0000192c <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    192c:	df 93       	push	r29
    192e:	cf 93       	push	r28
    1930:	00 d0       	rcall	.+0      	; 0x1932 <GPIO_setupPinDirection+0x6>
    1932:	00 d0       	rcall	.+0      	; 0x1934 <GPIO_setupPinDirection+0x8>
    1934:	0f 92       	push	r0
    1936:	cd b7       	in	r28, 0x3d	; 61
    1938:	de b7       	in	r29, 0x3e	; 62
    193a:	89 83       	std	Y+1, r24	; 0x01
    193c:	6a 83       	std	Y+2, r22	; 0x02
    193e:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1940:	8a 81       	ldd	r24, Y+2	; 0x02
    1942:	88 30       	cpi	r24, 0x08	; 8
    1944:	08 f0       	brcs	.+2      	; 0x1948 <GPIO_setupPinDirection+0x1c>
    1946:	d5 c0       	rjmp	.+426    	; 0x1af2 <GPIO_setupPinDirection+0x1c6>
    1948:	89 81       	ldd	r24, Y+1	; 0x01
    194a:	84 30       	cpi	r24, 0x04	; 4
    194c:	08 f0       	brcs	.+2      	; 0x1950 <GPIO_setupPinDirection+0x24>
    194e:	d1 c0       	rjmp	.+418    	; 0x1af2 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    1950:	89 81       	ldd	r24, Y+1	; 0x01
    1952:	28 2f       	mov	r18, r24
    1954:	30 e0       	ldi	r19, 0x00	; 0
    1956:	3d 83       	std	Y+5, r19	; 0x05
    1958:	2c 83       	std	Y+4, r18	; 0x04
    195a:	8c 81       	ldd	r24, Y+4	; 0x04
    195c:	9d 81       	ldd	r25, Y+5	; 0x05
    195e:	81 30       	cpi	r24, 0x01	; 1
    1960:	91 05       	cpc	r25, r1
    1962:	09 f4       	brne	.+2      	; 0x1966 <GPIO_setupPinDirection+0x3a>
    1964:	43 c0       	rjmp	.+134    	; 0x19ec <GPIO_setupPinDirection+0xc0>
    1966:	2c 81       	ldd	r18, Y+4	; 0x04
    1968:	3d 81       	ldd	r19, Y+5	; 0x05
    196a:	22 30       	cpi	r18, 0x02	; 2
    196c:	31 05       	cpc	r19, r1
    196e:	2c f4       	brge	.+10     	; 0x197a <GPIO_setupPinDirection+0x4e>
    1970:	8c 81       	ldd	r24, Y+4	; 0x04
    1972:	9d 81       	ldd	r25, Y+5	; 0x05
    1974:	00 97       	sbiw	r24, 0x00	; 0
    1976:	71 f0       	breq	.+28     	; 0x1994 <GPIO_setupPinDirection+0x68>
    1978:	bc c0       	rjmp	.+376    	; 0x1af2 <GPIO_setupPinDirection+0x1c6>
    197a:	2c 81       	ldd	r18, Y+4	; 0x04
    197c:	3d 81       	ldd	r19, Y+5	; 0x05
    197e:	22 30       	cpi	r18, 0x02	; 2
    1980:	31 05       	cpc	r19, r1
    1982:	09 f4       	brne	.+2      	; 0x1986 <GPIO_setupPinDirection+0x5a>
    1984:	5f c0       	rjmp	.+190    	; 0x1a44 <GPIO_setupPinDirection+0x118>
    1986:	8c 81       	ldd	r24, Y+4	; 0x04
    1988:	9d 81       	ldd	r25, Y+5	; 0x05
    198a:	83 30       	cpi	r24, 0x03	; 3
    198c:	91 05       	cpc	r25, r1
    198e:	09 f4       	brne	.+2      	; 0x1992 <GPIO_setupPinDirection+0x66>
    1990:	85 c0       	rjmp	.+266    	; 0x1a9c <GPIO_setupPinDirection+0x170>
    1992:	af c0       	rjmp	.+350    	; 0x1af2 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    1994:	8b 81       	ldd	r24, Y+3	; 0x03
    1996:	81 30       	cpi	r24, 0x01	; 1
    1998:	a1 f4       	brne	.+40     	; 0x19c2 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    199a:	aa e3       	ldi	r26, 0x3A	; 58
    199c:	b0 e0       	ldi	r27, 0x00	; 0
    199e:	ea e3       	ldi	r30, 0x3A	; 58
    19a0:	f0 e0       	ldi	r31, 0x00	; 0
    19a2:	80 81       	ld	r24, Z
    19a4:	48 2f       	mov	r20, r24
    19a6:	8a 81       	ldd	r24, Y+2	; 0x02
    19a8:	28 2f       	mov	r18, r24
    19aa:	30 e0       	ldi	r19, 0x00	; 0
    19ac:	81 e0       	ldi	r24, 0x01	; 1
    19ae:	90 e0       	ldi	r25, 0x00	; 0
    19b0:	02 2e       	mov	r0, r18
    19b2:	02 c0       	rjmp	.+4      	; 0x19b8 <GPIO_setupPinDirection+0x8c>
    19b4:	88 0f       	add	r24, r24
    19b6:	99 1f       	adc	r25, r25
    19b8:	0a 94       	dec	r0
    19ba:	e2 f7       	brpl	.-8      	; 0x19b4 <GPIO_setupPinDirection+0x88>
    19bc:	84 2b       	or	r24, r20
    19be:	8c 93       	st	X, r24
    19c0:	98 c0       	rjmp	.+304    	; 0x1af2 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    19c2:	aa e3       	ldi	r26, 0x3A	; 58
    19c4:	b0 e0       	ldi	r27, 0x00	; 0
    19c6:	ea e3       	ldi	r30, 0x3A	; 58
    19c8:	f0 e0       	ldi	r31, 0x00	; 0
    19ca:	80 81       	ld	r24, Z
    19cc:	48 2f       	mov	r20, r24
    19ce:	8a 81       	ldd	r24, Y+2	; 0x02
    19d0:	28 2f       	mov	r18, r24
    19d2:	30 e0       	ldi	r19, 0x00	; 0
    19d4:	81 e0       	ldi	r24, 0x01	; 1
    19d6:	90 e0       	ldi	r25, 0x00	; 0
    19d8:	02 2e       	mov	r0, r18
    19da:	02 c0       	rjmp	.+4      	; 0x19e0 <GPIO_setupPinDirection+0xb4>
    19dc:	88 0f       	add	r24, r24
    19de:	99 1f       	adc	r25, r25
    19e0:	0a 94       	dec	r0
    19e2:	e2 f7       	brpl	.-8      	; 0x19dc <GPIO_setupPinDirection+0xb0>
    19e4:	80 95       	com	r24
    19e6:	84 23       	and	r24, r20
    19e8:	8c 93       	st	X, r24
    19ea:	83 c0       	rjmp	.+262    	; 0x1af2 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    19ec:	8b 81       	ldd	r24, Y+3	; 0x03
    19ee:	81 30       	cpi	r24, 0x01	; 1
    19f0:	a1 f4       	brne	.+40     	; 0x1a1a <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    19f2:	a7 e3       	ldi	r26, 0x37	; 55
    19f4:	b0 e0       	ldi	r27, 0x00	; 0
    19f6:	e7 e3       	ldi	r30, 0x37	; 55
    19f8:	f0 e0       	ldi	r31, 0x00	; 0
    19fa:	80 81       	ld	r24, Z
    19fc:	48 2f       	mov	r20, r24
    19fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1a00:	28 2f       	mov	r18, r24
    1a02:	30 e0       	ldi	r19, 0x00	; 0
    1a04:	81 e0       	ldi	r24, 0x01	; 1
    1a06:	90 e0       	ldi	r25, 0x00	; 0
    1a08:	02 2e       	mov	r0, r18
    1a0a:	02 c0       	rjmp	.+4      	; 0x1a10 <GPIO_setupPinDirection+0xe4>
    1a0c:	88 0f       	add	r24, r24
    1a0e:	99 1f       	adc	r25, r25
    1a10:	0a 94       	dec	r0
    1a12:	e2 f7       	brpl	.-8      	; 0x1a0c <GPIO_setupPinDirection+0xe0>
    1a14:	84 2b       	or	r24, r20
    1a16:	8c 93       	st	X, r24
    1a18:	6c c0       	rjmp	.+216    	; 0x1af2 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1a1a:	a7 e3       	ldi	r26, 0x37	; 55
    1a1c:	b0 e0       	ldi	r27, 0x00	; 0
    1a1e:	e7 e3       	ldi	r30, 0x37	; 55
    1a20:	f0 e0       	ldi	r31, 0x00	; 0
    1a22:	80 81       	ld	r24, Z
    1a24:	48 2f       	mov	r20, r24
    1a26:	8a 81       	ldd	r24, Y+2	; 0x02
    1a28:	28 2f       	mov	r18, r24
    1a2a:	30 e0       	ldi	r19, 0x00	; 0
    1a2c:	81 e0       	ldi	r24, 0x01	; 1
    1a2e:	90 e0       	ldi	r25, 0x00	; 0
    1a30:	02 2e       	mov	r0, r18
    1a32:	02 c0       	rjmp	.+4      	; 0x1a38 <GPIO_setupPinDirection+0x10c>
    1a34:	88 0f       	add	r24, r24
    1a36:	99 1f       	adc	r25, r25
    1a38:	0a 94       	dec	r0
    1a3a:	e2 f7       	brpl	.-8      	; 0x1a34 <GPIO_setupPinDirection+0x108>
    1a3c:	80 95       	com	r24
    1a3e:	84 23       	and	r24, r20
    1a40:	8c 93       	st	X, r24
    1a42:	57 c0       	rjmp	.+174    	; 0x1af2 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    1a44:	8b 81       	ldd	r24, Y+3	; 0x03
    1a46:	81 30       	cpi	r24, 0x01	; 1
    1a48:	a1 f4       	brne	.+40     	; 0x1a72 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1a4a:	a4 e3       	ldi	r26, 0x34	; 52
    1a4c:	b0 e0       	ldi	r27, 0x00	; 0
    1a4e:	e4 e3       	ldi	r30, 0x34	; 52
    1a50:	f0 e0       	ldi	r31, 0x00	; 0
    1a52:	80 81       	ld	r24, Z
    1a54:	48 2f       	mov	r20, r24
    1a56:	8a 81       	ldd	r24, Y+2	; 0x02
    1a58:	28 2f       	mov	r18, r24
    1a5a:	30 e0       	ldi	r19, 0x00	; 0
    1a5c:	81 e0       	ldi	r24, 0x01	; 1
    1a5e:	90 e0       	ldi	r25, 0x00	; 0
    1a60:	02 2e       	mov	r0, r18
    1a62:	02 c0       	rjmp	.+4      	; 0x1a68 <GPIO_setupPinDirection+0x13c>
    1a64:	88 0f       	add	r24, r24
    1a66:	99 1f       	adc	r25, r25
    1a68:	0a 94       	dec	r0
    1a6a:	e2 f7       	brpl	.-8      	; 0x1a64 <GPIO_setupPinDirection+0x138>
    1a6c:	84 2b       	or	r24, r20
    1a6e:	8c 93       	st	X, r24
    1a70:	40 c0       	rjmp	.+128    	; 0x1af2 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    1a72:	a4 e3       	ldi	r26, 0x34	; 52
    1a74:	b0 e0       	ldi	r27, 0x00	; 0
    1a76:	e4 e3       	ldi	r30, 0x34	; 52
    1a78:	f0 e0       	ldi	r31, 0x00	; 0
    1a7a:	80 81       	ld	r24, Z
    1a7c:	48 2f       	mov	r20, r24
    1a7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a80:	28 2f       	mov	r18, r24
    1a82:	30 e0       	ldi	r19, 0x00	; 0
    1a84:	81 e0       	ldi	r24, 0x01	; 1
    1a86:	90 e0       	ldi	r25, 0x00	; 0
    1a88:	02 2e       	mov	r0, r18
    1a8a:	02 c0       	rjmp	.+4      	; 0x1a90 <GPIO_setupPinDirection+0x164>
    1a8c:	88 0f       	add	r24, r24
    1a8e:	99 1f       	adc	r25, r25
    1a90:	0a 94       	dec	r0
    1a92:	e2 f7       	brpl	.-8      	; 0x1a8c <GPIO_setupPinDirection+0x160>
    1a94:	80 95       	com	r24
    1a96:	84 23       	and	r24, r20
    1a98:	8c 93       	st	X, r24
    1a9a:	2b c0       	rjmp	.+86     	; 0x1af2 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    1a9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a9e:	81 30       	cpi	r24, 0x01	; 1
    1aa0:	a1 f4       	brne	.+40     	; 0x1aca <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    1aa2:	a1 e3       	ldi	r26, 0x31	; 49
    1aa4:	b0 e0       	ldi	r27, 0x00	; 0
    1aa6:	e1 e3       	ldi	r30, 0x31	; 49
    1aa8:	f0 e0       	ldi	r31, 0x00	; 0
    1aaa:	80 81       	ld	r24, Z
    1aac:	48 2f       	mov	r20, r24
    1aae:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab0:	28 2f       	mov	r18, r24
    1ab2:	30 e0       	ldi	r19, 0x00	; 0
    1ab4:	81 e0       	ldi	r24, 0x01	; 1
    1ab6:	90 e0       	ldi	r25, 0x00	; 0
    1ab8:	02 2e       	mov	r0, r18
    1aba:	02 c0       	rjmp	.+4      	; 0x1ac0 <GPIO_setupPinDirection+0x194>
    1abc:	88 0f       	add	r24, r24
    1abe:	99 1f       	adc	r25, r25
    1ac0:	0a 94       	dec	r0
    1ac2:	e2 f7       	brpl	.-8      	; 0x1abc <GPIO_setupPinDirection+0x190>
    1ac4:	84 2b       	or	r24, r20
    1ac6:	8c 93       	st	X, r24
    1ac8:	14 c0       	rjmp	.+40     	; 0x1af2 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    1aca:	a1 e3       	ldi	r26, 0x31	; 49
    1acc:	b0 e0       	ldi	r27, 0x00	; 0
    1ace:	e1 e3       	ldi	r30, 0x31	; 49
    1ad0:	f0 e0       	ldi	r31, 0x00	; 0
    1ad2:	80 81       	ld	r24, Z
    1ad4:	48 2f       	mov	r20, r24
    1ad6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad8:	28 2f       	mov	r18, r24
    1ada:	30 e0       	ldi	r19, 0x00	; 0
    1adc:	81 e0       	ldi	r24, 0x01	; 1
    1ade:	90 e0       	ldi	r25, 0x00	; 0
    1ae0:	02 2e       	mov	r0, r18
    1ae2:	02 c0       	rjmp	.+4      	; 0x1ae8 <GPIO_setupPinDirection+0x1bc>
    1ae4:	88 0f       	add	r24, r24
    1ae6:	99 1f       	adc	r25, r25
    1ae8:	0a 94       	dec	r0
    1aea:	e2 f7       	brpl	.-8      	; 0x1ae4 <GPIO_setupPinDirection+0x1b8>
    1aec:	80 95       	com	r24
    1aee:	84 23       	and	r24, r20
    1af0:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1af2:	0f 90       	pop	r0
    1af4:	0f 90       	pop	r0
    1af6:	0f 90       	pop	r0
    1af8:	0f 90       	pop	r0
    1afa:	0f 90       	pop	r0
    1afc:	cf 91       	pop	r28
    1afe:	df 91       	pop	r29
    1b00:	08 95       	ret

00001b02 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1b02:	df 93       	push	r29
    1b04:	cf 93       	push	r28
    1b06:	00 d0       	rcall	.+0      	; 0x1b08 <GPIO_writePin+0x6>
    1b08:	00 d0       	rcall	.+0      	; 0x1b0a <GPIO_writePin+0x8>
    1b0a:	0f 92       	push	r0
    1b0c:	cd b7       	in	r28, 0x3d	; 61
    1b0e:	de b7       	in	r29, 0x3e	; 62
    1b10:	89 83       	std	Y+1, r24	; 0x01
    1b12:	6a 83       	std	Y+2, r22	; 0x02
    1b14:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1b16:	8a 81       	ldd	r24, Y+2	; 0x02
    1b18:	88 30       	cpi	r24, 0x08	; 8
    1b1a:	08 f0       	brcs	.+2      	; 0x1b1e <GPIO_writePin+0x1c>
    1b1c:	d5 c0       	rjmp	.+426    	; 0x1cc8 <GPIO_writePin+0x1c6>
    1b1e:	89 81       	ldd	r24, Y+1	; 0x01
    1b20:	84 30       	cpi	r24, 0x04	; 4
    1b22:	08 f0       	brcs	.+2      	; 0x1b26 <GPIO_writePin+0x24>
    1b24:	d1 c0       	rjmp	.+418    	; 0x1cc8 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1b26:	89 81       	ldd	r24, Y+1	; 0x01
    1b28:	28 2f       	mov	r18, r24
    1b2a:	30 e0       	ldi	r19, 0x00	; 0
    1b2c:	3d 83       	std	Y+5, r19	; 0x05
    1b2e:	2c 83       	std	Y+4, r18	; 0x04
    1b30:	8c 81       	ldd	r24, Y+4	; 0x04
    1b32:	9d 81       	ldd	r25, Y+5	; 0x05
    1b34:	81 30       	cpi	r24, 0x01	; 1
    1b36:	91 05       	cpc	r25, r1
    1b38:	09 f4       	brne	.+2      	; 0x1b3c <GPIO_writePin+0x3a>
    1b3a:	43 c0       	rjmp	.+134    	; 0x1bc2 <GPIO_writePin+0xc0>
    1b3c:	2c 81       	ldd	r18, Y+4	; 0x04
    1b3e:	3d 81       	ldd	r19, Y+5	; 0x05
    1b40:	22 30       	cpi	r18, 0x02	; 2
    1b42:	31 05       	cpc	r19, r1
    1b44:	2c f4       	brge	.+10     	; 0x1b50 <GPIO_writePin+0x4e>
    1b46:	8c 81       	ldd	r24, Y+4	; 0x04
    1b48:	9d 81       	ldd	r25, Y+5	; 0x05
    1b4a:	00 97       	sbiw	r24, 0x00	; 0
    1b4c:	71 f0       	breq	.+28     	; 0x1b6a <GPIO_writePin+0x68>
    1b4e:	bc c0       	rjmp	.+376    	; 0x1cc8 <GPIO_writePin+0x1c6>
    1b50:	2c 81       	ldd	r18, Y+4	; 0x04
    1b52:	3d 81       	ldd	r19, Y+5	; 0x05
    1b54:	22 30       	cpi	r18, 0x02	; 2
    1b56:	31 05       	cpc	r19, r1
    1b58:	09 f4       	brne	.+2      	; 0x1b5c <GPIO_writePin+0x5a>
    1b5a:	5f c0       	rjmp	.+190    	; 0x1c1a <GPIO_writePin+0x118>
    1b5c:	8c 81       	ldd	r24, Y+4	; 0x04
    1b5e:	9d 81       	ldd	r25, Y+5	; 0x05
    1b60:	83 30       	cpi	r24, 0x03	; 3
    1b62:	91 05       	cpc	r25, r1
    1b64:	09 f4       	brne	.+2      	; 0x1b68 <GPIO_writePin+0x66>
    1b66:	85 c0       	rjmp	.+266    	; 0x1c72 <GPIO_writePin+0x170>
    1b68:	af c0       	rjmp	.+350    	; 0x1cc8 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    1b6a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b6c:	81 30       	cpi	r24, 0x01	; 1
    1b6e:	a1 f4       	brne	.+40     	; 0x1b98 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    1b70:	ab e3       	ldi	r26, 0x3B	; 59
    1b72:	b0 e0       	ldi	r27, 0x00	; 0
    1b74:	eb e3       	ldi	r30, 0x3B	; 59
    1b76:	f0 e0       	ldi	r31, 0x00	; 0
    1b78:	80 81       	ld	r24, Z
    1b7a:	48 2f       	mov	r20, r24
    1b7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b7e:	28 2f       	mov	r18, r24
    1b80:	30 e0       	ldi	r19, 0x00	; 0
    1b82:	81 e0       	ldi	r24, 0x01	; 1
    1b84:	90 e0       	ldi	r25, 0x00	; 0
    1b86:	02 2e       	mov	r0, r18
    1b88:	02 c0       	rjmp	.+4      	; 0x1b8e <GPIO_writePin+0x8c>
    1b8a:	88 0f       	add	r24, r24
    1b8c:	99 1f       	adc	r25, r25
    1b8e:	0a 94       	dec	r0
    1b90:	e2 f7       	brpl	.-8      	; 0x1b8a <GPIO_writePin+0x88>
    1b92:	84 2b       	or	r24, r20
    1b94:	8c 93       	st	X, r24
    1b96:	98 c0       	rjmp	.+304    	; 0x1cc8 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    1b98:	ab e3       	ldi	r26, 0x3B	; 59
    1b9a:	b0 e0       	ldi	r27, 0x00	; 0
    1b9c:	eb e3       	ldi	r30, 0x3B	; 59
    1b9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ba0:	80 81       	ld	r24, Z
    1ba2:	48 2f       	mov	r20, r24
    1ba4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ba6:	28 2f       	mov	r18, r24
    1ba8:	30 e0       	ldi	r19, 0x00	; 0
    1baa:	81 e0       	ldi	r24, 0x01	; 1
    1bac:	90 e0       	ldi	r25, 0x00	; 0
    1bae:	02 2e       	mov	r0, r18
    1bb0:	02 c0       	rjmp	.+4      	; 0x1bb6 <GPIO_writePin+0xb4>
    1bb2:	88 0f       	add	r24, r24
    1bb4:	99 1f       	adc	r25, r25
    1bb6:	0a 94       	dec	r0
    1bb8:	e2 f7       	brpl	.-8      	; 0x1bb2 <GPIO_writePin+0xb0>
    1bba:	80 95       	com	r24
    1bbc:	84 23       	and	r24, r20
    1bbe:	8c 93       	st	X, r24
    1bc0:	83 c0       	rjmp	.+262    	; 0x1cc8 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    1bc2:	8b 81       	ldd	r24, Y+3	; 0x03
    1bc4:	81 30       	cpi	r24, 0x01	; 1
    1bc6:	a1 f4       	brne	.+40     	; 0x1bf0 <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1bc8:	a8 e3       	ldi	r26, 0x38	; 56
    1bca:	b0 e0       	ldi	r27, 0x00	; 0
    1bcc:	e8 e3       	ldi	r30, 0x38	; 56
    1bce:	f0 e0       	ldi	r31, 0x00	; 0
    1bd0:	80 81       	ld	r24, Z
    1bd2:	48 2f       	mov	r20, r24
    1bd4:	8a 81       	ldd	r24, Y+2	; 0x02
    1bd6:	28 2f       	mov	r18, r24
    1bd8:	30 e0       	ldi	r19, 0x00	; 0
    1bda:	81 e0       	ldi	r24, 0x01	; 1
    1bdc:	90 e0       	ldi	r25, 0x00	; 0
    1bde:	02 2e       	mov	r0, r18
    1be0:	02 c0       	rjmp	.+4      	; 0x1be6 <GPIO_writePin+0xe4>
    1be2:	88 0f       	add	r24, r24
    1be4:	99 1f       	adc	r25, r25
    1be6:	0a 94       	dec	r0
    1be8:	e2 f7       	brpl	.-8      	; 0x1be2 <GPIO_writePin+0xe0>
    1bea:	84 2b       	or	r24, r20
    1bec:	8c 93       	st	X, r24
    1bee:	6c c0       	rjmp	.+216    	; 0x1cc8 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    1bf0:	a8 e3       	ldi	r26, 0x38	; 56
    1bf2:	b0 e0       	ldi	r27, 0x00	; 0
    1bf4:	e8 e3       	ldi	r30, 0x38	; 56
    1bf6:	f0 e0       	ldi	r31, 0x00	; 0
    1bf8:	80 81       	ld	r24, Z
    1bfa:	48 2f       	mov	r20, r24
    1bfc:	8a 81       	ldd	r24, Y+2	; 0x02
    1bfe:	28 2f       	mov	r18, r24
    1c00:	30 e0       	ldi	r19, 0x00	; 0
    1c02:	81 e0       	ldi	r24, 0x01	; 1
    1c04:	90 e0       	ldi	r25, 0x00	; 0
    1c06:	02 2e       	mov	r0, r18
    1c08:	02 c0       	rjmp	.+4      	; 0x1c0e <GPIO_writePin+0x10c>
    1c0a:	88 0f       	add	r24, r24
    1c0c:	99 1f       	adc	r25, r25
    1c0e:	0a 94       	dec	r0
    1c10:	e2 f7       	brpl	.-8      	; 0x1c0a <GPIO_writePin+0x108>
    1c12:	80 95       	com	r24
    1c14:	84 23       	and	r24, r20
    1c16:	8c 93       	st	X, r24
    1c18:	57 c0       	rjmp	.+174    	; 0x1cc8 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1c1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c1c:	81 30       	cpi	r24, 0x01	; 1
    1c1e:	a1 f4       	brne	.+40     	; 0x1c48 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    1c20:	a5 e3       	ldi	r26, 0x35	; 53
    1c22:	b0 e0       	ldi	r27, 0x00	; 0
    1c24:	e5 e3       	ldi	r30, 0x35	; 53
    1c26:	f0 e0       	ldi	r31, 0x00	; 0
    1c28:	80 81       	ld	r24, Z
    1c2a:	48 2f       	mov	r20, r24
    1c2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c2e:	28 2f       	mov	r18, r24
    1c30:	30 e0       	ldi	r19, 0x00	; 0
    1c32:	81 e0       	ldi	r24, 0x01	; 1
    1c34:	90 e0       	ldi	r25, 0x00	; 0
    1c36:	02 2e       	mov	r0, r18
    1c38:	02 c0       	rjmp	.+4      	; 0x1c3e <GPIO_writePin+0x13c>
    1c3a:	88 0f       	add	r24, r24
    1c3c:	99 1f       	adc	r25, r25
    1c3e:	0a 94       	dec	r0
    1c40:	e2 f7       	brpl	.-8      	; 0x1c3a <GPIO_writePin+0x138>
    1c42:	84 2b       	or	r24, r20
    1c44:	8c 93       	st	X, r24
    1c46:	40 c0       	rjmp	.+128    	; 0x1cc8 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    1c48:	a5 e3       	ldi	r26, 0x35	; 53
    1c4a:	b0 e0       	ldi	r27, 0x00	; 0
    1c4c:	e5 e3       	ldi	r30, 0x35	; 53
    1c4e:	f0 e0       	ldi	r31, 0x00	; 0
    1c50:	80 81       	ld	r24, Z
    1c52:	48 2f       	mov	r20, r24
    1c54:	8a 81       	ldd	r24, Y+2	; 0x02
    1c56:	28 2f       	mov	r18, r24
    1c58:	30 e0       	ldi	r19, 0x00	; 0
    1c5a:	81 e0       	ldi	r24, 0x01	; 1
    1c5c:	90 e0       	ldi	r25, 0x00	; 0
    1c5e:	02 2e       	mov	r0, r18
    1c60:	02 c0       	rjmp	.+4      	; 0x1c66 <GPIO_writePin+0x164>
    1c62:	88 0f       	add	r24, r24
    1c64:	99 1f       	adc	r25, r25
    1c66:	0a 94       	dec	r0
    1c68:	e2 f7       	brpl	.-8      	; 0x1c62 <GPIO_writePin+0x160>
    1c6a:	80 95       	com	r24
    1c6c:	84 23       	and	r24, r20
    1c6e:	8c 93       	st	X, r24
    1c70:	2b c0       	rjmp	.+86     	; 0x1cc8 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1c72:	8b 81       	ldd	r24, Y+3	; 0x03
    1c74:	81 30       	cpi	r24, 0x01	; 1
    1c76:	a1 f4       	brne	.+40     	; 0x1ca0 <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    1c78:	a2 e3       	ldi	r26, 0x32	; 50
    1c7a:	b0 e0       	ldi	r27, 0x00	; 0
    1c7c:	e2 e3       	ldi	r30, 0x32	; 50
    1c7e:	f0 e0       	ldi	r31, 0x00	; 0
    1c80:	80 81       	ld	r24, Z
    1c82:	48 2f       	mov	r20, r24
    1c84:	8a 81       	ldd	r24, Y+2	; 0x02
    1c86:	28 2f       	mov	r18, r24
    1c88:	30 e0       	ldi	r19, 0x00	; 0
    1c8a:	81 e0       	ldi	r24, 0x01	; 1
    1c8c:	90 e0       	ldi	r25, 0x00	; 0
    1c8e:	02 2e       	mov	r0, r18
    1c90:	02 c0       	rjmp	.+4      	; 0x1c96 <GPIO_writePin+0x194>
    1c92:	88 0f       	add	r24, r24
    1c94:	99 1f       	adc	r25, r25
    1c96:	0a 94       	dec	r0
    1c98:	e2 f7       	brpl	.-8      	; 0x1c92 <GPIO_writePin+0x190>
    1c9a:	84 2b       	or	r24, r20
    1c9c:	8c 93       	st	X, r24
    1c9e:	14 c0       	rjmp	.+40     	; 0x1cc8 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    1ca0:	a2 e3       	ldi	r26, 0x32	; 50
    1ca2:	b0 e0       	ldi	r27, 0x00	; 0
    1ca4:	e2 e3       	ldi	r30, 0x32	; 50
    1ca6:	f0 e0       	ldi	r31, 0x00	; 0
    1ca8:	80 81       	ld	r24, Z
    1caa:	48 2f       	mov	r20, r24
    1cac:	8a 81       	ldd	r24, Y+2	; 0x02
    1cae:	28 2f       	mov	r18, r24
    1cb0:	30 e0       	ldi	r19, 0x00	; 0
    1cb2:	81 e0       	ldi	r24, 0x01	; 1
    1cb4:	90 e0       	ldi	r25, 0x00	; 0
    1cb6:	02 2e       	mov	r0, r18
    1cb8:	02 c0       	rjmp	.+4      	; 0x1cbe <GPIO_writePin+0x1bc>
    1cba:	88 0f       	add	r24, r24
    1cbc:	99 1f       	adc	r25, r25
    1cbe:	0a 94       	dec	r0
    1cc0:	e2 f7       	brpl	.-8      	; 0x1cba <GPIO_writePin+0x1b8>
    1cc2:	80 95       	com	r24
    1cc4:	84 23       	and	r24, r20
    1cc6:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1cc8:	0f 90       	pop	r0
    1cca:	0f 90       	pop	r0
    1ccc:	0f 90       	pop	r0
    1cce:	0f 90       	pop	r0
    1cd0:	0f 90       	pop	r0
    1cd2:	cf 91       	pop	r28
    1cd4:	df 91       	pop	r29
    1cd6:	08 95       	ret

00001cd8 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1cd8:	df 93       	push	r29
    1cda:	cf 93       	push	r28
    1cdc:	00 d0       	rcall	.+0      	; 0x1cde <GPIO_readPin+0x6>
    1cde:	00 d0       	rcall	.+0      	; 0x1ce0 <GPIO_readPin+0x8>
    1ce0:	0f 92       	push	r0
    1ce2:	cd b7       	in	r28, 0x3d	; 61
    1ce4:	de b7       	in	r29, 0x3e	; 62
    1ce6:	8a 83       	std	Y+2, r24	; 0x02
    1ce8:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1cea:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1cec:	8b 81       	ldd	r24, Y+3	; 0x03
    1cee:	88 30       	cpi	r24, 0x08	; 8
    1cf0:	08 f0       	brcs	.+2      	; 0x1cf4 <GPIO_readPin+0x1c>
    1cf2:	84 c0       	rjmp	.+264    	; 0x1dfc <GPIO_readPin+0x124>
    1cf4:	8a 81       	ldd	r24, Y+2	; 0x02
    1cf6:	84 30       	cpi	r24, 0x04	; 4
    1cf8:	08 f0       	brcs	.+2      	; 0x1cfc <GPIO_readPin+0x24>
    1cfa:	80 c0       	rjmp	.+256    	; 0x1dfc <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1cfc:	8a 81       	ldd	r24, Y+2	; 0x02
    1cfe:	28 2f       	mov	r18, r24
    1d00:	30 e0       	ldi	r19, 0x00	; 0
    1d02:	3d 83       	std	Y+5, r19	; 0x05
    1d04:	2c 83       	std	Y+4, r18	; 0x04
    1d06:	4c 81       	ldd	r20, Y+4	; 0x04
    1d08:	5d 81       	ldd	r21, Y+5	; 0x05
    1d0a:	41 30       	cpi	r20, 0x01	; 1
    1d0c:	51 05       	cpc	r21, r1
    1d0e:	79 f1       	breq	.+94     	; 0x1d6e <GPIO_readPin+0x96>
    1d10:	8c 81       	ldd	r24, Y+4	; 0x04
    1d12:	9d 81       	ldd	r25, Y+5	; 0x05
    1d14:	82 30       	cpi	r24, 0x02	; 2
    1d16:	91 05       	cpc	r25, r1
    1d18:	34 f4       	brge	.+12     	; 0x1d26 <GPIO_readPin+0x4e>
    1d1a:	2c 81       	ldd	r18, Y+4	; 0x04
    1d1c:	3d 81       	ldd	r19, Y+5	; 0x05
    1d1e:	21 15       	cp	r18, r1
    1d20:	31 05       	cpc	r19, r1
    1d22:	69 f0       	breq	.+26     	; 0x1d3e <GPIO_readPin+0x66>
    1d24:	6b c0       	rjmp	.+214    	; 0x1dfc <GPIO_readPin+0x124>
    1d26:	4c 81       	ldd	r20, Y+4	; 0x04
    1d28:	5d 81       	ldd	r21, Y+5	; 0x05
    1d2a:	42 30       	cpi	r20, 0x02	; 2
    1d2c:	51 05       	cpc	r21, r1
    1d2e:	b9 f1       	breq	.+110    	; 0x1d9e <GPIO_readPin+0xc6>
    1d30:	8c 81       	ldd	r24, Y+4	; 0x04
    1d32:	9d 81       	ldd	r25, Y+5	; 0x05
    1d34:	83 30       	cpi	r24, 0x03	; 3
    1d36:	91 05       	cpc	r25, r1
    1d38:	09 f4       	brne	.+2      	; 0x1d3c <GPIO_readPin+0x64>
    1d3a:	49 c0       	rjmp	.+146    	; 0x1dce <GPIO_readPin+0xf6>
    1d3c:	5f c0       	rjmp	.+190    	; 0x1dfc <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1d3e:	e9 e3       	ldi	r30, 0x39	; 57
    1d40:	f0 e0       	ldi	r31, 0x00	; 0
    1d42:	80 81       	ld	r24, Z
    1d44:	28 2f       	mov	r18, r24
    1d46:	30 e0       	ldi	r19, 0x00	; 0
    1d48:	8b 81       	ldd	r24, Y+3	; 0x03
    1d4a:	88 2f       	mov	r24, r24
    1d4c:	90 e0       	ldi	r25, 0x00	; 0
    1d4e:	a9 01       	movw	r20, r18
    1d50:	02 c0       	rjmp	.+4      	; 0x1d56 <GPIO_readPin+0x7e>
    1d52:	55 95       	asr	r21
    1d54:	47 95       	ror	r20
    1d56:	8a 95       	dec	r24
    1d58:	e2 f7       	brpl	.-8      	; 0x1d52 <GPIO_readPin+0x7a>
    1d5a:	ca 01       	movw	r24, r20
    1d5c:	81 70       	andi	r24, 0x01	; 1
    1d5e:	90 70       	andi	r25, 0x00	; 0
    1d60:	88 23       	and	r24, r24
    1d62:	19 f0       	breq	.+6      	; 0x1d6a <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    1d64:	81 e0       	ldi	r24, 0x01	; 1
    1d66:	89 83       	std	Y+1, r24	; 0x01
    1d68:	49 c0       	rjmp	.+146    	; 0x1dfc <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1d6a:	19 82       	std	Y+1, r1	; 0x01
    1d6c:	47 c0       	rjmp	.+142    	; 0x1dfc <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1d6e:	e6 e3       	ldi	r30, 0x36	; 54
    1d70:	f0 e0       	ldi	r31, 0x00	; 0
    1d72:	80 81       	ld	r24, Z
    1d74:	28 2f       	mov	r18, r24
    1d76:	30 e0       	ldi	r19, 0x00	; 0
    1d78:	8b 81       	ldd	r24, Y+3	; 0x03
    1d7a:	88 2f       	mov	r24, r24
    1d7c:	90 e0       	ldi	r25, 0x00	; 0
    1d7e:	a9 01       	movw	r20, r18
    1d80:	02 c0       	rjmp	.+4      	; 0x1d86 <GPIO_readPin+0xae>
    1d82:	55 95       	asr	r21
    1d84:	47 95       	ror	r20
    1d86:	8a 95       	dec	r24
    1d88:	e2 f7       	brpl	.-8      	; 0x1d82 <GPIO_readPin+0xaa>
    1d8a:	ca 01       	movw	r24, r20
    1d8c:	81 70       	andi	r24, 0x01	; 1
    1d8e:	90 70       	andi	r25, 0x00	; 0
    1d90:	88 23       	and	r24, r24
    1d92:	19 f0       	breq	.+6      	; 0x1d9a <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1d94:	81 e0       	ldi	r24, 0x01	; 1
    1d96:	89 83       	std	Y+1, r24	; 0x01
    1d98:	31 c0       	rjmp	.+98     	; 0x1dfc <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1d9a:	19 82       	std	Y+1, r1	; 0x01
    1d9c:	2f c0       	rjmp	.+94     	; 0x1dfc <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1d9e:	e3 e3       	ldi	r30, 0x33	; 51
    1da0:	f0 e0       	ldi	r31, 0x00	; 0
    1da2:	80 81       	ld	r24, Z
    1da4:	28 2f       	mov	r18, r24
    1da6:	30 e0       	ldi	r19, 0x00	; 0
    1da8:	8b 81       	ldd	r24, Y+3	; 0x03
    1daa:	88 2f       	mov	r24, r24
    1dac:	90 e0       	ldi	r25, 0x00	; 0
    1dae:	a9 01       	movw	r20, r18
    1db0:	02 c0       	rjmp	.+4      	; 0x1db6 <GPIO_readPin+0xde>
    1db2:	55 95       	asr	r21
    1db4:	47 95       	ror	r20
    1db6:	8a 95       	dec	r24
    1db8:	e2 f7       	brpl	.-8      	; 0x1db2 <GPIO_readPin+0xda>
    1dba:	ca 01       	movw	r24, r20
    1dbc:	81 70       	andi	r24, 0x01	; 1
    1dbe:	90 70       	andi	r25, 0x00	; 0
    1dc0:	88 23       	and	r24, r24
    1dc2:	19 f0       	breq	.+6      	; 0x1dca <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1dc4:	81 e0       	ldi	r24, 0x01	; 1
    1dc6:	89 83       	std	Y+1, r24	; 0x01
    1dc8:	19 c0       	rjmp	.+50     	; 0x1dfc <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1dca:	19 82       	std	Y+1, r1	; 0x01
    1dcc:	17 c0       	rjmp	.+46     	; 0x1dfc <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1dce:	e0 e3       	ldi	r30, 0x30	; 48
    1dd0:	f0 e0       	ldi	r31, 0x00	; 0
    1dd2:	80 81       	ld	r24, Z
    1dd4:	28 2f       	mov	r18, r24
    1dd6:	30 e0       	ldi	r19, 0x00	; 0
    1dd8:	8b 81       	ldd	r24, Y+3	; 0x03
    1dda:	88 2f       	mov	r24, r24
    1ddc:	90 e0       	ldi	r25, 0x00	; 0
    1dde:	a9 01       	movw	r20, r18
    1de0:	02 c0       	rjmp	.+4      	; 0x1de6 <GPIO_readPin+0x10e>
    1de2:	55 95       	asr	r21
    1de4:	47 95       	ror	r20
    1de6:	8a 95       	dec	r24
    1de8:	e2 f7       	brpl	.-8      	; 0x1de2 <GPIO_readPin+0x10a>
    1dea:	ca 01       	movw	r24, r20
    1dec:	81 70       	andi	r24, 0x01	; 1
    1dee:	90 70       	andi	r25, 0x00	; 0
    1df0:	88 23       	and	r24, r24
    1df2:	19 f0       	breq	.+6      	; 0x1dfa <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1df4:	81 e0       	ldi	r24, 0x01	; 1
    1df6:	89 83       	std	Y+1, r24	; 0x01
    1df8:	01 c0       	rjmp	.+2      	; 0x1dfc <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1dfa:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1dfc:	89 81       	ldd	r24, Y+1	; 0x01
}
    1dfe:	0f 90       	pop	r0
    1e00:	0f 90       	pop	r0
    1e02:	0f 90       	pop	r0
    1e04:	0f 90       	pop	r0
    1e06:	0f 90       	pop	r0
    1e08:	cf 91       	pop	r28
    1e0a:	df 91       	pop	r29
    1e0c:	08 95       	ret

00001e0e <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1e0e:	df 93       	push	r29
    1e10:	cf 93       	push	r28
    1e12:	00 d0       	rcall	.+0      	; 0x1e14 <GPIO_setupPortDirection+0x6>
    1e14:	00 d0       	rcall	.+0      	; 0x1e16 <GPIO_setupPortDirection+0x8>
    1e16:	cd b7       	in	r28, 0x3d	; 61
    1e18:	de b7       	in	r29, 0x3e	; 62
    1e1a:	89 83       	std	Y+1, r24	; 0x01
    1e1c:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1e1e:	89 81       	ldd	r24, Y+1	; 0x01
    1e20:	84 30       	cpi	r24, 0x04	; 4
    1e22:	90 f5       	brcc	.+100    	; 0x1e88 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1e24:	89 81       	ldd	r24, Y+1	; 0x01
    1e26:	28 2f       	mov	r18, r24
    1e28:	30 e0       	ldi	r19, 0x00	; 0
    1e2a:	3c 83       	std	Y+4, r19	; 0x04
    1e2c:	2b 83       	std	Y+3, r18	; 0x03
    1e2e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e30:	9c 81       	ldd	r25, Y+4	; 0x04
    1e32:	81 30       	cpi	r24, 0x01	; 1
    1e34:	91 05       	cpc	r25, r1
    1e36:	d1 f0       	breq	.+52     	; 0x1e6c <GPIO_setupPortDirection+0x5e>
    1e38:	2b 81       	ldd	r18, Y+3	; 0x03
    1e3a:	3c 81       	ldd	r19, Y+4	; 0x04
    1e3c:	22 30       	cpi	r18, 0x02	; 2
    1e3e:	31 05       	cpc	r19, r1
    1e40:	2c f4       	brge	.+10     	; 0x1e4c <GPIO_setupPortDirection+0x3e>
    1e42:	8b 81       	ldd	r24, Y+3	; 0x03
    1e44:	9c 81       	ldd	r25, Y+4	; 0x04
    1e46:	00 97       	sbiw	r24, 0x00	; 0
    1e48:	61 f0       	breq	.+24     	; 0x1e62 <GPIO_setupPortDirection+0x54>
    1e4a:	1e c0       	rjmp	.+60     	; 0x1e88 <GPIO_setupPortDirection+0x7a>
    1e4c:	2b 81       	ldd	r18, Y+3	; 0x03
    1e4e:	3c 81       	ldd	r19, Y+4	; 0x04
    1e50:	22 30       	cpi	r18, 0x02	; 2
    1e52:	31 05       	cpc	r19, r1
    1e54:	81 f0       	breq	.+32     	; 0x1e76 <GPIO_setupPortDirection+0x68>
    1e56:	8b 81       	ldd	r24, Y+3	; 0x03
    1e58:	9c 81       	ldd	r25, Y+4	; 0x04
    1e5a:	83 30       	cpi	r24, 0x03	; 3
    1e5c:	91 05       	cpc	r25, r1
    1e5e:	81 f0       	breq	.+32     	; 0x1e80 <GPIO_setupPortDirection+0x72>
    1e60:	13 c0       	rjmp	.+38     	; 0x1e88 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1e62:	ea e3       	ldi	r30, 0x3A	; 58
    1e64:	f0 e0       	ldi	r31, 0x00	; 0
    1e66:	8a 81       	ldd	r24, Y+2	; 0x02
    1e68:	80 83       	st	Z, r24
    1e6a:	0e c0       	rjmp	.+28     	; 0x1e88 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1e6c:	e7 e3       	ldi	r30, 0x37	; 55
    1e6e:	f0 e0       	ldi	r31, 0x00	; 0
    1e70:	8a 81       	ldd	r24, Y+2	; 0x02
    1e72:	80 83       	st	Z, r24
    1e74:	09 c0       	rjmp	.+18     	; 0x1e88 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1e76:	e4 e3       	ldi	r30, 0x34	; 52
    1e78:	f0 e0       	ldi	r31, 0x00	; 0
    1e7a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e7c:	80 83       	st	Z, r24
    1e7e:	04 c0       	rjmp	.+8      	; 0x1e88 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1e80:	e1 e3       	ldi	r30, 0x31	; 49
    1e82:	f0 e0       	ldi	r31, 0x00	; 0
    1e84:	8a 81       	ldd	r24, Y+2	; 0x02
    1e86:	80 83       	st	Z, r24
			break;
		}
	}
}
    1e88:	0f 90       	pop	r0
    1e8a:	0f 90       	pop	r0
    1e8c:	0f 90       	pop	r0
    1e8e:	0f 90       	pop	r0
    1e90:	cf 91       	pop	r28
    1e92:	df 91       	pop	r29
    1e94:	08 95       	ret

00001e96 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1e96:	df 93       	push	r29
    1e98:	cf 93       	push	r28
    1e9a:	00 d0       	rcall	.+0      	; 0x1e9c <GPIO_writePort+0x6>
    1e9c:	00 d0       	rcall	.+0      	; 0x1e9e <GPIO_writePort+0x8>
    1e9e:	cd b7       	in	r28, 0x3d	; 61
    1ea0:	de b7       	in	r29, 0x3e	; 62
    1ea2:	89 83       	std	Y+1, r24	; 0x01
    1ea4:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1ea6:	89 81       	ldd	r24, Y+1	; 0x01
    1ea8:	84 30       	cpi	r24, 0x04	; 4
    1eaa:	90 f5       	brcc	.+100    	; 0x1f10 <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    1eac:	89 81       	ldd	r24, Y+1	; 0x01
    1eae:	28 2f       	mov	r18, r24
    1eb0:	30 e0       	ldi	r19, 0x00	; 0
    1eb2:	3c 83       	std	Y+4, r19	; 0x04
    1eb4:	2b 83       	std	Y+3, r18	; 0x03
    1eb6:	8b 81       	ldd	r24, Y+3	; 0x03
    1eb8:	9c 81       	ldd	r25, Y+4	; 0x04
    1eba:	81 30       	cpi	r24, 0x01	; 1
    1ebc:	91 05       	cpc	r25, r1
    1ebe:	d1 f0       	breq	.+52     	; 0x1ef4 <GPIO_writePort+0x5e>
    1ec0:	2b 81       	ldd	r18, Y+3	; 0x03
    1ec2:	3c 81       	ldd	r19, Y+4	; 0x04
    1ec4:	22 30       	cpi	r18, 0x02	; 2
    1ec6:	31 05       	cpc	r19, r1
    1ec8:	2c f4       	brge	.+10     	; 0x1ed4 <GPIO_writePort+0x3e>
    1eca:	8b 81       	ldd	r24, Y+3	; 0x03
    1ecc:	9c 81       	ldd	r25, Y+4	; 0x04
    1ece:	00 97       	sbiw	r24, 0x00	; 0
    1ed0:	61 f0       	breq	.+24     	; 0x1eea <GPIO_writePort+0x54>
    1ed2:	1e c0       	rjmp	.+60     	; 0x1f10 <GPIO_writePort+0x7a>
    1ed4:	2b 81       	ldd	r18, Y+3	; 0x03
    1ed6:	3c 81       	ldd	r19, Y+4	; 0x04
    1ed8:	22 30       	cpi	r18, 0x02	; 2
    1eda:	31 05       	cpc	r19, r1
    1edc:	81 f0       	breq	.+32     	; 0x1efe <GPIO_writePort+0x68>
    1ede:	8b 81       	ldd	r24, Y+3	; 0x03
    1ee0:	9c 81       	ldd	r25, Y+4	; 0x04
    1ee2:	83 30       	cpi	r24, 0x03	; 3
    1ee4:	91 05       	cpc	r25, r1
    1ee6:	81 f0       	breq	.+32     	; 0x1f08 <GPIO_writePort+0x72>
    1ee8:	13 c0       	rjmp	.+38     	; 0x1f10 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1eea:	eb e3       	ldi	r30, 0x3B	; 59
    1eec:	f0 e0       	ldi	r31, 0x00	; 0
    1eee:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef0:	80 83       	st	Z, r24
    1ef2:	0e c0       	rjmp	.+28     	; 0x1f10 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1ef4:	e8 e3       	ldi	r30, 0x38	; 56
    1ef6:	f0 e0       	ldi	r31, 0x00	; 0
    1ef8:	8a 81       	ldd	r24, Y+2	; 0x02
    1efa:	80 83       	st	Z, r24
    1efc:	09 c0       	rjmp	.+18     	; 0x1f10 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1efe:	e5 e3       	ldi	r30, 0x35	; 53
    1f00:	f0 e0       	ldi	r31, 0x00	; 0
    1f02:	8a 81       	ldd	r24, Y+2	; 0x02
    1f04:	80 83       	st	Z, r24
    1f06:	04 c0       	rjmp	.+8      	; 0x1f10 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1f08:	e2 e3       	ldi	r30, 0x32	; 50
    1f0a:	f0 e0       	ldi	r31, 0x00	; 0
    1f0c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f0e:	80 83       	st	Z, r24
			break;
		}
	}
}
    1f10:	0f 90       	pop	r0
    1f12:	0f 90       	pop	r0
    1f14:	0f 90       	pop	r0
    1f16:	0f 90       	pop	r0
    1f18:	cf 91       	pop	r28
    1f1a:	df 91       	pop	r29
    1f1c:	08 95       	ret

00001f1e <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1f1e:	df 93       	push	r29
    1f20:	cf 93       	push	r28
    1f22:	00 d0       	rcall	.+0      	; 0x1f24 <GPIO_readPort+0x6>
    1f24:	00 d0       	rcall	.+0      	; 0x1f26 <GPIO_readPort+0x8>
    1f26:	cd b7       	in	r28, 0x3d	; 61
    1f28:	de b7       	in	r29, 0x3e	; 62
    1f2a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1f2c:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1f2e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f30:	84 30       	cpi	r24, 0x04	; 4
    1f32:	90 f5       	brcc	.+100    	; 0x1f98 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    1f34:	8a 81       	ldd	r24, Y+2	; 0x02
    1f36:	28 2f       	mov	r18, r24
    1f38:	30 e0       	ldi	r19, 0x00	; 0
    1f3a:	3c 83       	std	Y+4, r19	; 0x04
    1f3c:	2b 83       	std	Y+3, r18	; 0x03
    1f3e:	8b 81       	ldd	r24, Y+3	; 0x03
    1f40:	9c 81       	ldd	r25, Y+4	; 0x04
    1f42:	81 30       	cpi	r24, 0x01	; 1
    1f44:	91 05       	cpc	r25, r1
    1f46:	d1 f0       	breq	.+52     	; 0x1f7c <GPIO_readPort+0x5e>
    1f48:	2b 81       	ldd	r18, Y+3	; 0x03
    1f4a:	3c 81       	ldd	r19, Y+4	; 0x04
    1f4c:	22 30       	cpi	r18, 0x02	; 2
    1f4e:	31 05       	cpc	r19, r1
    1f50:	2c f4       	brge	.+10     	; 0x1f5c <GPIO_readPort+0x3e>
    1f52:	8b 81       	ldd	r24, Y+3	; 0x03
    1f54:	9c 81       	ldd	r25, Y+4	; 0x04
    1f56:	00 97       	sbiw	r24, 0x00	; 0
    1f58:	61 f0       	breq	.+24     	; 0x1f72 <GPIO_readPort+0x54>
    1f5a:	1e c0       	rjmp	.+60     	; 0x1f98 <GPIO_readPort+0x7a>
    1f5c:	2b 81       	ldd	r18, Y+3	; 0x03
    1f5e:	3c 81       	ldd	r19, Y+4	; 0x04
    1f60:	22 30       	cpi	r18, 0x02	; 2
    1f62:	31 05       	cpc	r19, r1
    1f64:	81 f0       	breq	.+32     	; 0x1f86 <GPIO_readPort+0x68>
    1f66:	8b 81       	ldd	r24, Y+3	; 0x03
    1f68:	9c 81       	ldd	r25, Y+4	; 0x04
    1f6a:	83 30       	cpi	r24, 0x03	; 3
    1f6c:	91 05       	cpc	r25, r1
    1f6e:	81 f0       	breq	.+32     	; 0x1f90 <GPIO_readPort+0x72>
    1f70:	13 c0       	rjmp	.+38     	; 0x1f98 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    1f72:	e9 e3       	ldi	r30, 0x39	; 57
    1f74:	f0 e0       	ldi	r31, 0x00	; 0
    1f76:	80 81       	ld	r24, Z
    1f78:	89 83       	std	Y+1, r24	; 0x01
    1f7a:	0e c0       	rjmp	.+28     	; 0x1f98 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    1f7c:	e6 e3       	ldi	r30, 0x36	; 54
    1f7e:	f0 e0       	ldi	r31, 0x00	; 0
    1f80:	80 81       	ld	r24, Z
    1f82:	89 83       	std	Y+1, r24	; 0x01
    1f84:	09 c0       	rjmp	.+18     	; 0x1f98 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    1f86:	e3 e3       	ldi	r30, 0x33	; 51
    1f88:	f0 e0       	ldi	r31, 0x00	; 0
    1f8a:	80 81       	ld	r24, Z
    1f8c:	89 83       	std	Y+1, r24	; 0x01
    1f8e:	04 c0       	rjmp	.+8      	; 0x1f98 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    1f90:	e0 e3       	ldi	r30, 0x30	; 48
    1f92:	f0 e0       	ldi	r31, 0x00	; 0
    1f94:	80 81       	ld	r24, Z
    1f96:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    1f98:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f9a:	0f 90       	pop	r0
    1f9c:	0f 90       	pop	r0
    1f9e:	0f 90       	pop	r0
    1fa0:	0f 90       	pop	r0
    1fa2:	cf 91       	pop	r28
    1fa4:	df 91       	pop	r29
    1fa6:	08 95       	ret

00001fa8 <TWI_init>:
#include "twi.h"
#include "common_macros.h"
#include <avr/io.h>

void TWI_init(const TWI_ConfigType * Config_Ptr)
{
    1fa8:	df 93       	push	r29
    1faa:	cf 93       	push	r28
    1fac:	00 d0       	rcall	.+0      	; 0x1fae <TWI_init+0x6>
    1fae:	cd b7       	in	r28, 0x3d	; 61
    1fb0:	de b7       	in	r29, 0x3e	; 62
    1fb2:	9a 83       	std	Y+2, r25	; 0x02
    1fb4:	89 83       	std	Y+1, r24	; 0x01
    /* Bit Rate: 400.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
    TWBR = (Config_Ptr->baud_rate);
    1fb6:	a0 e2       	ldi	r26, 0x20	; 32
    1fb8:	b0 e0       	ldi	r27, 0x00	; 0
    1fba:	e9 81       	ldd	r30, Y+1	; 0x01
    1fbc:	fa 81       	ldd	r31, Y+2	; 0x02
    1fbe:	81 81       	ldd	r24, Z+1	; 0x01
    1fc0:	8c 93       	st	X, r24
	TWSR = 0x00; //assuming prescaler = 1
    1fc2:	e1 e2       	ldi	r30, 0x21	; 33
    1fc4:	f0 e0       	ldi	r31, 0x00	; 0
    1fc6:	10 82       	st	Z, r1
	
    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = ((Config_Ptr->address)<<1); // my address = 0x01 :)
    1fc8:	a2 e2       	ldi	r26, 0x22	; 34
    1fca:	b0 e0       	ldi	r27, 0x00	; 0
    1fcc:	e9 81       	ldd	r30, Y+1	; 0x01
    1fce:	fa 81       	ldd	r31, Y+2	; 0x02
    1fd0:	80 81       	ld	r24, Z
    1fd2:	88 0f       	add	r24, r24
    1fd4:	8c 93       	st	X, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    1fd6:	e6 e5       	ldi	r30, 0x56	; 86
    1fd8:	f0 e0       	ldi	r31, 0x00	; 0
    1fda:	84 e0       	ldi	r24, 0x04	; 4
    1fdc:	80 83       	st	Z, r24
}
    1fde:	0f 90       	pop	r0
    1fe0:	0f 90       	pop	r0
    1fe2:	cf 91       	pop	r28
    1fe4:	df 91       	pop	r29
    1fe6:	08 95       	ret

00001fe8 <TWI_start>:

void TWI_start(void)
{
    1fe8:	df 93       	push	r29
    1fea:	cf 93       	push	r28
    1fec:	cd b7       	in	r28, 0x3d	; 61
    1fee:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1ff0:	e6 e5       	ldi	r30, 0x56	; 86
    1ff2:	f0 e0       	ldi	r31, 0x00	; 0
    1ff4:	84 ea       	ldi	r24, 0xA4	; 164
    1ff6:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1ff8:	e6 e5       	ldi	r30, 0x56	; 86
    1ffa:	f0 e0       	ldi	r31, 0x00	; 0
    1ffc:	80 81       	ld	r24, Z
    1ffe:	88 23       	and	r24, r24
    2000:	dc f7       	brge	.-10     	; 0x1ff8 <TWI_start+0x10>
}
    2002:	cf 91       	pop	r28
    2004:	df 91       	pop	r29
    2006:	08 95       	ret

00002008 <TWI_stop>:

void TWI_stop(void)
{
    2008:	df 93       	push	r29
    200a:	cf 93       	push	r28
    200c:	cd b7       	in	r28, 0x3d	; 61
    200e:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    2010:	e6 e5       	ldi	r30, 0x56	; 86
    2012:	f0 e0       	ldi	r31, 0x00	; 0
    2014:	84 e9       	ldi	r24, 0x94	; 148
    2016:	80 83       	st	Z, r24
}
    2018:	cf 91       	pop	r28
    201a:	df 91       	pop	r29
    201c:	08 95       	ret

0000201e <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    201e:	df 93       	push	r29
    2020:	cf 93       	push	r28
    2022:	0f 92       	push	r0
    2024:	cd b7       	in	r28, 0x3d	; 61
    2026:	de b7       	in	r29, 0x3e	; 62
    2028:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    202a:	e3 e2       	ldi	r30, 0x23	; 35
    202c:	f0 e0       	ldi	r31, 0x00	; 0
    202e:	89 81       	ldd	r24, Y+1	; 0x01
    2030:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    2032:	e6 e5       	ldi	r30, 0x56	; 86
    2034:	f0 e0       	ldi	r31, 0x00	; 0
    2036:	84 e8       	ldi	r24, 0x84	; 132
    2038:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    203a:	e6 e5       	ldi	r30, 0x56	; 86
    203c:	f0 e0       	ldi	r31, 0x00	; 0
    203e:	80 81       	ld	r24, Z
    2040:	88 23       	and	r24, r24
    2042:	dc f7       	brge	.-10     	; 0x203a <TWI_writeByte+0x1c>
}
    2044:	0f 90       	pop	r0
    2046:	cf 91       	pop	r28
    2048:	df 91       	pop	r29
    204a:	08 95       	ret

0000204c <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    204c:	df 93       	push	r29
    204e:	cf 93       	push	r28
    2050:	cd b7       	in	r28, 0x3d	; 61
    2052:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    2054:	e6 e5       	ldi	r30, 0x56	; 86
    2056:	f0 e0       	ldi	r31, 0x00	; 0
    2058:	84 ec       	ldi	r24, 0xC4	; 196
    205a:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    205c:	e6 e5       	ldi	r30, 0x56	; 86
    205e:	f0 e0       	ldi	r31, 0x00	; 0
    2060:	80 81       	ld	r24, Z
    2062:	88 23       	and	r24, r24
    2064:	dc f7       	brge	.-10     	; 0x205c <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    2066:	e3 e2       	ldi	r30, 0x23	; 35
    2068:	f0 e0       	ldi	r31, 0x00	; 0
    206a:	80 81       	ld	r24, Z
}
    206c:	cf 91       	pop	r28
    206e:	df 91       	pop	r29
    2070:	08 95       	ret

00002072 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    2072:	df 93       	push	r29
    2074:	cf 93       	push	r28
    2076:	cd b7       	in	r28, 0x3d	; 61
    2078:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    207a:	e6 e5       	ldi	r30, 0x56	; 86
    207c:	f0 e0       	ldi	r31, 0x00	; 0
    207e:	84 e8       	ldi	r24, 0x84	; 132
    2080:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2082:	e6 e5       	ldi	r30, 0x56	; 86
    2084:	f0 e0       	ldi	r31, 0x00	; 0
    2086:	80 81       	ld	r24, Z
    2088:	88 23       	and	r24, r24
    208a:	dc f7       	brge	.-10     	; 0x2082 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    208c:	e3 e2       	ldi	r30, 0x23	; 35
    208e:	f0 e0       	ldi	r31, 0x00	; 0
    2090:	80 81       	ld	r24, Z
}
    2092:	cf 91       	pop	r28
    2094:	df 91       	pop	r29
    2096:	08 95       	ret

00002098 <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    2098:	df 93       	push	r29
    209a:	cf 93       	push	r28
    209c:	0f 92       	push	r0
    209e:	cd b7       	in	r28, 0x3d	; 61
    20a0:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    20a2:	e1 e2       	ldi	r30, 0x21	; 33
    20a4:	f0 e0       	ldi	r31, 0x00	; 0
    20a6:	80 81       	ld	r24, Z
    20a8:	88 7f       	andi	r24, 0xF8	; 248
    20aa:	89 83       	std	Y+1, r24	; 0x01
    return status;
    20ac:	89 81       	ldd	r24, Y+1	; 0x01
}
    20ae:	0f 90       	pop	r0
    20b0:	cf 91       	pop	r28
    20b2:	df 91       	pop	r29
    20b4:	08 95       	ret

000020b6 <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(UART_ConfigType * Config_Ptr)
{
    20b6:	df 93       	push	r29
    20b8:	cf 93       	push	r28
    20ba:	00 d0       	rcall	.+0      	; 0x20bc <UART_init+0x6>
    20bc:	00 d0       	rcall	.+0      	; 0x20be <UART_init+0x8>
    20be:	cd b7       	in	r28, 0x3d	; 61
    20c0:	de b7       	in	r29, 0x3e	; 62
    20c2:	9c 83       	std	Y+4, r25	; 0x04
    20c4:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    20c6:	1a 82       	std	Y+2, r1	; 0x02
    20c8:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    20ca:	eb e2       	ldi	r30, 0x2B	; 43
    20cc:	f0 e0       	ldi	r31, 0x00	; 0
    20ce:	82 e0       	ldi	r24, 0x02	; 2
    20d0:	80 83       	st	Z, r24
	 * UDRIE = 0 Disable USART Data Register Empty Interrupt Enable
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable

	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    20d2:	ea e2       	ldi	r30, 0x2A	; 42
    20d4:	f0 e0       	ldi	r31, 0x00	; 0
    20d6:	88 e1       	ldi	r24, 0x18	; 24
    20d8:	80 83       	st	Z, r24
	/************************** UCSRC Description **************************
	 * URSEL   = 1 The URSEL must be one when writing the UCSRC
	 * UMSEL   = 0 Asynchronous Operation
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	if((Config_Ptr->bit_data)==BIT_9)
    20da:	eb 81       	ldd	r30, Y+3	; 0x03
    20dc:	fc 81       	ldd	r31, Y+4	; 0x04
    20de:	80 81       	ld	r24, Z
    20e0:	87 30       	cpi	r24, 0x07	; 7
    20e2:	61 f4       	brne	.+24     	; 0x20fc <UART_init+0x46>
	{
		/* ENABLE THE BIT OF 9_BIT MODE
		 * AND RX , TX ARE ENABLED*/
		Config_Ptr->bit_data=3;
    20e4:	eb 81       	ldd	r30, Y+3	; 0x03
    20e6:	fc 81       	ldd	r31, Y+4	; 0x04
    20e8:	83 e0       	ldi	r24, 0x03	; 3
    20ea:	80 83       	st	Z, r24
		UCSRB|=(1<<UCSZ2);
    20ec:	aa e2       	ldi	r26, 0x2A	; 42
    20ee:	b0 e0       	ldi	r27, 0x00	; 0
    20f0:	ea e2       	ldi	r30, 0x2A	; 42
    20f2:	f0 e0       	ldi	r31, 0x00	; 0
    20f4:	80 81       	ld	r24, Z
    20f6:	84 60       	ori	r24, 0x04	; 4
    20f8:	8c 93       	st	X, r24
    20fa:	07 c0       	rjmp	.+14     	; 0x210a <UART_init+0x54>
	}
	else
	{
		/*ONLY PUT ZERO IN BIT UCSZ2 */
		UCSRB&=~(1<<UCSZ2);
    20fc:	aa e2       	ldi	r26, 0x2A	; 42
    20fe:	b0 e0       	ldi	r27, 0x00	; 0
    2100:	ea e2       	ldi	r30, 0x2A	; 42
    2102:	f0 e0       	ldi	r31, 0x00	; 0
    2104:	80 81       	ld	r24, Z
    2106:	8b 7f       	andi	r24, 0xFB	; 251
    2108:	8c 93       	st	X, r24
	}

	UCSRC = (1<<URSEL) |((Config_Ptr->bit_data)<<1)|((Config_Ptr->parity)<<4)|((Config_Ptr->stop_bit)<<3);
    210a:	a0 e4       	ldi	r26, 0x40	; 64
    210c:	b0 e0       	ldi	r27, 0x00	; 0
    210e:	eb 81       	ldd	r30, Y+3	; 0x03
    2110:	fc 81       	ldd	r31, Y+4	; 0x04
    2112:	80 81       	ld	r24, Z
    2114:	88 2f       	mov	r24, r24
    2116:	90 e0       	ldi	r25, 0x00	; 0
    2118:	88 0f       	add	r24, r24
    211a:	99 1f       	adc	r25, r25
    211c:	28 2f       	mov	r18, r24
    211e:	20 68       	ori	r18, 0x80	; 128
    2120:	eb 81       	ldd	r30, Y+3	; 0x03
    2122:	fc 81       	ldd	r31, Y+4	; 0x04
    2124:	81 81       	ldd	r24, Z+1	; 0x01
    2126:	88 2f       	mov	r24, r24
    2128:	90 e0       	ldi	r25, 0x00	; 0
    212a:	82 95       	swap	r24
    212c:	92 95       	swap	r25
    212e:	90 7f       	andi	r25, 0xF0	; 240
    2130:	98 27       	eor	r25, r24
    2132:	80 7f       	andi	r24, 0xF0	; 240
    2134:	98 27       	eor	r25, r24
    2136:	28 2b       	or	r18, r24
    2138:	eb 81       	ldd	r30, Y+3	; 0x03
    213a:	fc 81       	ldd	r31, Y+4	; 0x04
    213c:	82 81       	ldd	r24, Z+2	; 0x02
    213e:	88 2f       	mov	r24, r24
    2140:	90 e0       	ldi	r25, 0x00	; 0
    2142:	88 0f       	add	r24, r24
    2144:	99 1f       	adc	r25, r25
    2146:	88 0f       	add	r24, r24
    2148:	99 1f       	adc	r25, r25
    214a:	88 0f       	add	r24, r24
    214c:	99 1f       	adc	r25, r25
    214e:	82 2b       	or	r24, r18
    2150:	8c 93       	st	X, r24

	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / ((Config_Ptr->baud_rate)* 8UL))) - 1);
    2152:	eb 81       	ldd	r30, Y+3	; 0x03
    2154:	fc 81       	ldd	r31, Y+4	; 0x04
    2156:	83 81       	ldd	r24, Z+3	; 0x03
    2158:	94 81       	ldd	r25, Z+4	; 0x04
    215a:	cc 01       	movw	r24, r24
    215c:	a0 e0       	ldi	r26, 0x00	; 0
    215e:	b0 e0       	ldi	r27, 0x00	; 0
    2160:	88 0f       	add	r24, r24
    2162:	99 1f       	adc	r25, r25
    2164:	aa 1f       	adc	r26, r26
    2166:	bb 1f       	adc	r27, r27
    2168:	88 0f       	add	r24, r24
    216a:	99 1f       	adc	r25, r25
    216c:	aa 1f       	adc	r26, r26
    216e:	bb 1f       	adc	r27, r27
    2170:	88 0f       	add	r24, r24
    2172:	99 1f       	adc	r25, r25
    2174:	aa 1f       	adc	r26, r26
    2176:	bb 1f       	adc	r27, r27
    2178:	9c 01       	movw	r18, r24
    217a:	ad 01       	movw	r20, r26
    217c:	80 e0       	ldi	r24, 0x00	; 0
    217e:	92 e1       	ldi	r25, 0x12	; 18
    2180:	aa e7       	ldi	r26, 0x7A	; 122
    2182:	b0 e0       	ldi	r27, 0x00	; 0
    2184:	bc 01       	movw	r22, r24
    2186:	cd 01       	movw	r24, r26
    2188:	0e 94 82 11 	call	0x2304	; 0x2304 <__udivmodsi4>
    218c:	da 01       	movw	r26, r20
    218e:	c9 01       	movw	r24, r18
    2190:	01 97       	sbiw	r24, 0x01	; 1
    2192:	9a 83       	std	Y+2, r25	; 0x02
    2194:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    2196:	e0 e4       	ldi	r30, 0x40	; 64
    2198:	f0 e0       	ldi	r31, 0x00	; 0
    219a:	89 81       	ldd	r24, Y+1	; 0x01
    219c:	9a 81       	ldd	r25, Y+2	; 0x02
    219e:	89 2f       	mov	r24, r25
    21a0:	99 27       	eor	r25, r25
    21a2:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    21a4:	e9 e2       	ldi	r30, 0x29	; 41
    21a6:	f0 e0       	ldi	r31, 0x00	; 0
    21a8:	89 81       	ldd	r24, Y+1	; 0x01
    21aa:	80 83       	st	Z, r24
}
    21ac:	0f 90       	pop	r0
    21ae:	0f 90       	pop	r0
    21b0:	0f 90       	pop	r0
    21b2:	0f 90       	pop	r0
    21b4:	cf 91       	pop	r28
    21b6:	df 91       	pop	r29
    21b8:	08 95       	ret

000021ba <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    21ba:	df 93       	push	r29
    21bc:	cf 93       	push	r28
    21be:	0f 92       	push	r0
    21c0:	cd b7       	in	r28, 0x3d	; 61
    21c2:	de b7       	in	r29, 0x3e	; 62
    21c4:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    21c6:	eb e2       	ldi	r30, 0x2B	; 43
    21c8:	f0 e0       	ldi	r31, 0x00	; 0
    21ca:	80 81       	ld	r24, Z
    21cc:	88 2f       	mov	r24, r24
    21ce:	90 e0       	ldi	r25, 0x00	; 0
    21d0:	80 72       	andi	r24, 0x20	; 32
    21d2:	90 70       	andi	r25, 0x00	; 0
    21d4:	00 97       	sbiw	r24, 0x00	; 0
    21d6:	b9 f3       	breq	.-18     	; 0x21c6 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    21d8:	ec e2       	ldi	r30, 0x2C	; 44
    21da:	f0 e0       	ldi	r31, 0x00	; 0
    21dc:	89 81       	ldd	r24, Y+1	; 0x01
    21de:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	 *******************************************************************/
}
    21e0:	0f 90       	pop	r0
    21e2:	cf 91       	pop	r28
    21e4:	df 91       	pop	r29
    21e6:	08 95       	ret

000021e8 <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    21e8:	df 93       	push	r29
    21ea:	cf 93       	push	r28
    21ec:	cd b7       	in	r28, 0x3d	; 61
    21ee:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    21f0:	eb e2       	ldi	r30, 0x2B	; 43
    21f2:	f0 e0       	ldi	r31, 0x00	; 0
    21f4:	80 81       	ld	r24, Z
    21f6:	88 23       	and	r24, r24
    21f8:	dc f7       	brge	.-10     	; 0x21f0 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
	return UDR;
    21fa:	ec e2       	ldi	r30, 0x2C	; 44
    21fc:	f0 e0       	ldi	r31, 0x00	; 0
    21fe:	80 81       	ld	r24, Z
}
    2200:	cf 91       	pop	r28
    2202:	df 91       	pop	r29
    2204:	08 95       	ret

00002206 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    2206:	df 93       	push	r29
    2208:	cf 93       	push	r28
    220a:	00 d0       	rcall	.+0      	; 0x220c <UART_sendString+0x6>
    220c:	0f 92       	push	r0
    220e:	cd b7       	in	r28, 0x3d	; 61
    2210:	de b7       	in	r29, 0x3e	; 62
    2212:	9b 83       	std	Y+3, r25	; 0x03
    2214:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2216:	19 82       	std	Y+1, r1	; 0x01
    2218:	0e c0       	rjmp	.+28     	; 0x2236 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    221a:	89 81       	ldd	r24, Y+1	; 0x01
    221c:	28 2f       	mov	r18, r24
    221e:	30 e0       	ldi	r19, 0x00	; 0
    2220:	8a 81       	ldd	r24, Y+2	; 0x02
    2222:	9b 81       	ldd	r25, Y+3	; 0x03
    2224:	fc 01       	movw	r30, r24
    2226:	e2 0f       	add	r30, r18
    2228:	f3 1f       	adc	r31, r19
    222a:	80 81       	ld	r24, Z
    222c:	0e 94 dd 10 	call	0x21ba	; 0x21ba <UART_sendByte>
		i++;
    2230:	89 81       	ldd	r24, Y+1	; 0x01
    2232:	8f 5f       	subi	r24, 0xFF	; 255
    2234:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    2236:	89 81       	ldd	r24, Y+1	; 0x01
    2238:	28 2f       	mov	r18, r24
    223a:	30 e0       	ldi	r19, 0x00	; 0
    223c:	8a 81       	ldd	r24, Y+2	; 0x02
    223e:	9b 81       	ldd	r25, Y+3	; 0x03
    2240:	fc 01       	movw	r30, r24
    2242:	e2 0f       	add	r30, r18
    2244:	f3 1f       	adc	r31, r19
    2246:	80 81       	ld	r24, Z
    2248:	88 23       	and	r24, r24
    224a:	39 f7       	brne	.-50     	; 0x221a <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	 *******************************************************************/
}
    224c:	0f 90       	pop	r0
    224e:	0f 90       	pop	r0
    2250:	0f 90       	pop	r0
    2252:	cf 91       	pop	r28
    2254:	df 91       	pop	r29
    2256:	08 95       	ret

00002258 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    2258:	0f 93       	push	r16
    225a:	1f 93       	push	r17
    225c:	df 93       	push	r29
    225e:	cf 93       	push	r28
    2260:	00 d0       	rcall	.+0      	; 0x2262 <UART_receiveString+0xa>
    2262:	0f 92       	push	r0
    2264:	cd b7       	in	r28, 0x3d	; 61
    2266:	de b7       	in	r29, 0x3e	; 62
    2268:	9b 83       	std	Y+3, r25	; 0x03
    226a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    226c:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    226e:	89 81       	ldd	r24, Y+1	; 0x01
    2270:	28 2f       	mov	r18, r24
    2272:	30 e0       	ldi	r19, 0x00	; 0
    2274:	8a 81       	ldd	r24, Y+2	; 0x02
    2276:	9b 81       	ldd	r25, Y+3	; 0x03
    2278:	8c 01       	movw	r16, r24
    227a:	02 0f       	add	r16, r18
    227c:	13 1f       	adc	r17, r19
    227e:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <UART_recieveByte>
    2282:	f8 01       	movw	r30, r16
    2284:	80 83       	st	Z, r24
    2286:	0f c0       	rjmp	.+30     	; 0x22a6 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    2288:	89 81       	ldd	r24, Y+1	; 0x01
    228a:	8f 5f       	subi	r24, 0xFF	; 255
    228c:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    228e:	89 81       	ldd	r24, Y+1	; 0x01
    2290:	28 2f       	mov	r18, r24
    2292:	30 e0       	ldi	r19, 0x00	; 0
    2294:	8a 81       	ldd	r24, Y+2	; 0x02
    2296:	9b 81       	ldd	r25, Y+3	; 0x03
    2298:	8c 01       	movw	r16, r24
    229a:	02 0f       	add	r16, r18
    229c:	13 1f       	adc	r17, r19
    229e:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <UART_recieveByte>
    22a2:	f8 01       	movw	r30, r16
    22a4:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    22a6:	89 81       	ldd	r24, Y+1	; 0x01
    22a8:	28 2f       	mov	r18, r24
    22aa:	30 e0       	ldi	r19, 0x00	; 0
    22ac:	8a 81       	ldd	r24, Y+2	; 0x02
    22ae:	9b 81       	ldd	r25, Y+3	; 0x03
    22b0:	fc 01       	movw	r30, r24
    22b2:	e2 0f       	add	r30, r18
    22b4:	f3 1f       	adc	r31, r19
    22b6:	80 81       	ld	r24, Z
    22b8:	83 32       	cpi	r24, 0x23	; 35
    22ba:	31 f7       	brne	.-52     	; 0x2288 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    22bc:	89 81       	ldd	r24, Y+1	; 0x01
    22be:	28 2f       	mov	r18, r24
    22c0:	30 e0       	ldi	r19, 0x00	; 0
    22c2:	8a 81       	ldd	r24, Y+2	; 0x02
    22c4:	9b 81       	ldd	r25, Y+3	; 0x03
    22c6:	fc 01       	movw	r30, r24
    22c8:	e2 0f       	add	r30, r18
    22ca:	f3 1f       	adc	r31, r19
    22cc:	10 82       	st	Z, r1
}
    22ce:	0f 90       	pop	r0
    22d0:	0f 90       	pop	r0
    22d2:	0f 90       	pop	r0
    22d4:	cf 91       	pop	r28
    22d6:	df 91       	pop	r29
    22d8:	1f 91       	pop	r17
    22da:	0f 91       	pop	r16
    22dc:	08 95       	ret

000022de <__divmodhi4>:
    22de:	97 fb       	bst	r25, 7
    22e0:	09 2e       	mov	r0, r25
    22e2:	07 26       	eor	r0, r23
    22e4:	0a d0       	rcall	.+20     	; 0x22fa <__divmodhi4_neg1>
    22e6:	77 fd       	sbrc	r23, 7
    22e8:	04 d0       	rcall	.+8      	; 0x22f2 <__divmodhi4_neg2>
    22ea:	2e d0       	rcall	.+92     	; 0x2348 <__udivmodhi4>
    22ec:	06 d0       	rcall	.+12     	; 0x22fa <__divmodhi4_neg1>
    22ee:	00 20       	and	r0, r0
    22f0:	1a f4       	brpl	.+6      	; 0x22f8 <__divmodhi4_exit>

000022f2 <__divmodhi4_neg2>:
    22f2:	70 95       	com	r23
    22f4:	61 95       	neg	r22
    22f6:	7f 4f       	sbci	r23, 0xFF	; 255

000022f8 <__divmodhi4_exit>:
    22f8:	08 95       	ret

000022fa <__divmodhi4_neg1>:
    22fa:	f6 f7       	brtc	.-4      	; 0x22f8 <__divmodhi4_exit>
    22fc:	90 95       	com	r25
    22fe:	81 95       	neg	r24
    2300:	9f 4f       	sbci	r25, 0xFF	; 255
    2302:	08 95       	ret

00002304 <__udivmodsi4>:
    2304:	a1 e2       	ldi	r26, 0x21	; 33
    2306:	1a 2e       	mov	r1, r26
    2308:	aa 1b       	sub	r26, r26
    230a:	bb 1b       	sub	r27, r27
    230c:	fd 01       	movw	r30, r26
    230e:	0d c0       	rjmp	.+26     	; 0x232a <__udivmodsi4_ep>

00002310 <__udivmodsi4_loop>:
    2310:	aa 1f       	adc	r26, r26
    2312:	bb 1f       	adc	r27, r27
    2314:	ee 1f       	adc	r30, r30
    2316:	ff 1f       	adc	r31, r31
    2318:	a2 17       	cp	r26, r18
    231a:	b3 07       	cpc	r27, r19
    231c:	e4 07       	cpc	r30, r20
    231e:	f5 07       	cpc	r31, r21
    2320:	20 f0       	brcs	.+8      	; 0x232a <__udivmodsi4_ep>
    2322:	a2 1b       	sub	r26, r18
    2324:	b3 0b       	sbc	r27, r19
    2326:	e4 0b       	sbc	r30, r20
    2328:	f5 0b       	sbc	r31, r21

0000232a <__udivmodsi4_ep>:
    232a:	66 1f       	adc	r22, r22
    232c:	77 1f       	adc	r23, r23
    232e:	88 1f       	adc	r24, r24
    2330:	99 1f       	adc	r25, r25
    2332:	1a 94       	dec	r1
    2334:	69 f7       	brne	.-38     	; 0x2310 <__udivmodsi4_loop>
    2336:	60 95       	com	r22
    2338:	70 95       	com	r23
    233a:	80 95       	com	r24
    233c:	90 95       	com	r25
    233e:	9b 01       	movw	r18, r22
    2340:	ac 01       	movw	r20, r24
    2342:	bd 01       	movw	r22, r26
    2344:	cf 01       	movw	r24, r30
    2346:	08 95       	ret

00002348 <__udivmodhi4>:
    2348:	aa 1b       	sub	r26, r26
    234a:	bb 1b       	sub	r27, r27
    234c:	51 e1       	ldi	r21, 0x11	; 17
    234e:	07 c0       	rjmp	.+14     	; 0x235e <__udivmodhi4_ep>

00002350 <__udivmodhi4_loop>:
    2350:	aa 1f       	adc	r26, r26
    2352:	bb 1f       	adc	r27, r27
    2354:	a6 17       	cp	r26, r22
    2356:	b7 07       	cpc	r27, r23
    2358:	10 f0       	brcs	.+4      	; 0x235e <__udivmodhi4_ep>
    235a:	a6 1b       	sub	r26, r22
    235c:	b7 0b       	sbc	r27, r23

0000235e <__udivmodhi4_ep>:
    235e:	88 1f       	adc	r24, r24
    2360:	99 1f       	adc	r25, r25
    2362:	5a 95       	dec	r21
    2364:	a9 f7       	brne	.-22     	; 0x2350 <__udivmodhi4_loop>
    2366:	80 95       	com	r24
    2368:	90 95       	com	r25
    236a:	bc 01       	movw	r22, r24
    236c:	cd 01       	movw	r24, r26
    236e:	08 95       	ret

00002370 <__prologue_saves__>:
    2370:	2f 92       	push	r2
    2372:	3f 92       	push	r3
    2374:	4f 92       	push	r4
    2376:	5f 92       	push	r5
    2378:	6f 92       	push	r6
    237a:	7f 92       	push	r7
    237c:	8f 92       	push	r8
    237e:	9f 92       	push	r9
    2380:	af 92       	push	r10
    2382:	bf 92       	push	r11
    2384:	cf 92       	push	r12
    2386:	df 92       	push	r13
    2388:	ef 92       	push	r14
    238a:	ff 92       	push	r15
    238c:	0f 93       	push	r16
    238e:	1f 93       	push	r17
    2390:	cf 93       	push	r28
    2392:	df 93       	push	r29
    2394:	cd b7       	in	r28, 0x3d	; 61
    2396:	de b7       	in	r29, 0x3e	; 62
    2398:	ca 1b       	sub	r28, r26
    239a:	db 0b       	sbc	r29, r27
    239c:	0f b6       	in	r0, 0x3f	; 63
    239e:	f8 94       	cli
    23a0:	de bf       	out	0x3e, r29	; 62
    23a2:	0f be       	out	0x3f, r0	; 63
    23a4:	cd bf       	out	0x3d, r28	; 61
    23a6:	09 94       	ijmp

000023a8 <__epilogue_restores__>:
    23a8:	2a 88       	ldd	r2, Y+18	; 0x12
    23aa:	39 88       	ldd	r3, Y+17	; 0x11
    23ac:	48 88       	ldd	r4, Y+16	; 0x10
    23ae:	5f 84       	ldd	r5, Y+15	; 0x0f
    23b0:	6e 84       	ldd	r6, Y+14	; 0x0e
    23b2:	7d 84       	ldd	r7, Y+13	; 0x0d
    23b4:	8c 84       	ldd	r8, Y+12	; 0x0c
    23b6:	9b 84       	ldd	r9, Y+11	; 0x0b
    23b8:	aa 84       	ldd	r10, Y+10	; 0x0a
    23ba:	b9 84       	ldd	r11, Y+9	; 0x09
    23bc:	c8 84       	ldd	r12, Y+8	; 0x08
    23be:	df 80       	ldd	r13, Y+7	; 0x07
    23c0:	ee 80       	ldd	r14, Y+6	; 0x06
    23c2:	fd 80       	ldd	r15, Y+5	; 0x05
    23c4:	0c 81       	ldd	r16, Y+4	; 0x04
    23c6:	1b 81       	ldd	r17, Y+3	; 0x03
    23c8:	aa 81       	ldd	r26, Y+2	; 0x02
    23ca:	b9 81       	ldd	r27, Y+1	; 0x01
    23cc:	ce 0f       	add	r28, r30
    23ce:	d1 1d       	adc	r29, r1
    23d0:	0f b6       	in	r0, 0x3f	; 63
    23d2:	f8 94       	cli
    23d4:	de bf       	out	0x3e, r29	; 62
    23d6:	0f be       	out	0x3f, r0	; 63
    23d8:	cd bf       	out	0x3d, r28	; 61
    23da:	ed 01       	movw	r28, r26
    23dc:	08 95       	ret

000023de <_exit>:
    23de:	f8 94       	cli

000023e0 <__stop_program>:
    23e0:	ff cf       	rjmp	.-2      	; 0x23e0 <__stop_program>
