{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd " "Source file: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1623758555147 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1623758555147 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd " "Source file: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1623758555284 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1623758555284 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd " "Source file: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1623758555403 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1623758555403 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623758556721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623758556722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 15 14:02:36 2021 " "Processing started: Tue Jun 15 14:02:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623758556722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758556722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1-SOC-342x9 -c 1_1_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1-SOC-342x9 -c 1_1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758556722 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "soc_system/synthesis/soc_system.qip " "Tcl Script File soc_system/synthesis/soc_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip " "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1623758556885 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1623758556885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623758557526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623758557527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_conv_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_conv_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_convolution-rtl " "Found design unit 1: mod_convolution-rtl" {  } { { "../../vhdl_code/TX/mod_conv_new.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_conv_new.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569319 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_convolution " "Found entity 1: mod_convolution" {  } { { "../../vhdl_code/TX/mod_conv_new.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_conv_new.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX_modulation_top-rtl " "Found design unit 1: RX_modulation_top-rtl" {  } { { "../../vhdl_code/RX/RX_modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569320 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_modulation_top " "Found entity 1: RX_modulation_top" {  } { { "../../vhdl_code/RX/RX_modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/MOD_interface_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/MOD_interface_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mod_interface_RX-rtl " "Found design unit 1: Mod_interface_RX-rtl" {  } { { "../../vhdl_code/RX/MOD_interface_rx.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/MOD_interface_rx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569322 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mod_interface_RX " "Found entity 1: Mod_interface_RX" {  } { { "../../vhdl_code/RX/MOD_interface_rx.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/MOD_interface_rx.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deshaper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deshaper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_deshaper-rtl " "Found design unit 1: mod_deshaper-rtl" {  } { { "../../vhdl_code/RX/mod_deshaper.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deshaper.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569323 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_deshaper " "Found entity 1: mod_deshaper" {  } { { "../../vhdl_code/RX/mod_deshaper.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deshaper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX_modulation_top-rtl " "Found design unit 1: TX_modulation_top-rtl" {  } { { "../../vhdl_code/TX/TX_modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569324 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX_modulation_top " "Found entity 1: TX_modulation_top" {  } { { "../../vhdl_code/TX/TX_modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_shaper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_shaper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_shaper-rtl " "Found design unit 1: mod_shaper-rtl" {  } { { "../../vhdl_code/TX/mod_shaper.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_shaper.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569325 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_shaper " "Found entity 1: mod_shaper" {  } { { "../../vhdl_code/TX/mod_shaper.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_shaper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/Mod_interface_TX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/Mod_interface_TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mod_interface_TX-rtl " "Found design unit 1: Mod_interface_TX-rtl" {  } { { "../../vhdl_code/TX/Mod_interface_TX.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/Mod_interface_TX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569326 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mod_interface_TX " "Found entity 1: Mod_interface_TX" {  } { { "../../vhdl_code/TX/Mod_interface_TX.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/Mod_interface_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-arch " "Found design unit 1: sync-arch" {  } { { "../hdl/sync.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569327 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../hdl/sync.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sin_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sin_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_gen-rtl " "Found design unit 1: sin_gen-rtl" {  } { { "../hdl/sin_gen.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sin_gen.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569328 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_gen " "Found entity 1: sin_gen" {  } { { "../hdl/sin_gen.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sin_gen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sender-loopback_arch " "Found design unit 1: sender-loopback_arch" {  } { { "../hdl/sender.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569329 ""} { "Info" "ISGN_ENTITY_NAME" "1 sender " "Found entity 1: sender" {  } { { "../hdl/sender.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sender_top-arch " "Found design unit 1: sender_top-arch" {  } { { "../hdl/sender_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569330 ""} { "Info" "ISGN_ENTITY_NAME" "1 sender_top " "Found entity 1: sender_top" {  } { { "../hdl/sender_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reciever_top-loopback_arch " "Found design unit 1: reciever_top-loopback_arch" {  } { { "../hdl/reciever_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569331 ""} { "Info" "ISGN_ENTITY_NAME" "1 reciever_top " "Found entity 1: reciever_top" {  } { { "../hdl/reciever_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reciever-loopback_arch " "Found design unit 1: reciever-loopback_arch" {  } { { "../hdl/reciever.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569332 ""} { "Info" "ISGN_ENTITY_NAME" "1 reciever " "Found entity 1: reciever" {  } { { "../hdl/reciever.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulator-arch " "Found design unit 1: modulator-arch" {  } { { "../hdl/modulator.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569334 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulator " "Found entity 1: modulator" {  } { { "../hdl/modulator.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demodulator-arch " "Found design unit 1: demodulator-arch" {  } { { "../hdl/demodulator.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569335 ""} { "Info" "ISGN_ENTITY_NAME" "1 demodulator " "Found entity 1: demodulator" {  } { { "../hdl/demodulator.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/cos_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/cos_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cos_gen-rtl " "Found design unit 1: cos_gen-rtl" {  } { { "../hdl/cos_gen.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/cos_gen.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569337 ""} { "Info" "ISGN_ENTITY_NAME" "1 cos_gen " "Found entity 1: cos_gen" {  } { { "../hdl/cos_gen.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/cos_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_tx-arch " "Found design unit 1: buffer_tx-arch" {  } { { "../hdl/buffer_tx.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569339 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_tx " "Found entity 1: buffer_tx" {  } { { "../hdl/buffer_tx.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_rx-arch " "Found design unit 1: buffer_rx-arch" {  } { { "../hdl/buffer_rx.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569340 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_rx " "Found entity 1: buffer_rx" {  } { { "../hdl/buffer_rx.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569340 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/framing_top.vhd " "Can't analyze file -- file ../hdl/framing_top.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623758569342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo8_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo8_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo8_8-SYN " "Found design unit 1: fifo8_8-SYN" {  } { { "fifo8_8.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo8_8.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569344 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo8_8 " "Found entity 1: fifo8_8" {  } { { "fifo8_8.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo8_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_ReferenceTop-reference_arch " "Found design unit 1: DE1_SoC_ReferenceTop-reference_arch" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569346 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_ReferenceTop " "Found entity 1: DE1_SoC_ReferenceTop" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_top-fpga_arch " "Found design unit 1: fpga_top-fpga_arch" {  } { { "../hdl/fpga_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569347 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "../hdl/fpga_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fpga_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_convert_avalon_to_classic-to_classic_arch " "Found design unit 1: fifo_convert_avalon_to_classic-to_classic_arch" {  } { { "../hdl/fifoconverter.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569349 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fifo_convert_classic_to_avalon-to_avalon_arch " "Found design unit 2: fifo_convert_classic_to_avalon-to_avalon_arch" {  } { { "../hdl/fifoconverter.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569349 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_convert_avalon_to_classic " "Found entity 1: fifo_convert_avalon_to_classic" {  } { { "../hdl/fifoconverter.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569349 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_convert_classic_to_avalon " "Found entity 2: fifo_convert_classic_to_avalon" {  } { { "../hdl/fifoconverter.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/fifoconverter.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulation_top-loopback_arch " "Found design unit 1: modulation_top-loopback_arch" {  } { { "../hdl/modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569351 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulation_top " "Found entity 1: modulation_top" {  } { { "../hdl/modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo32_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo32_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo32_8-SYN " "Found design unit 1: fifo32_8-SYN" {  } { { "fifo32_8.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo32_8.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569353 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo32_8 " "Found entity 1: fifo32_8" {  } { { "fifo32_8.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo32_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/control_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/control_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_control_manager-manager_arch " "Found design unit 1: status_control_manager-manager_arch" {  } { { "../hdl/control_manager.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/control_manager.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569355 ""} { "Info" "ISGN_ENTITY_NAME" "1 status_control_manager " "Found entity 1: status_control_manager" {  } { { "../hdl/control_manager.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/control_manager.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo24_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo24_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo24_8-SYN " "Found design unit 1: fifo24_8-SYN" {  } { { "fifo24_8.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo24_8.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569357 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo24_8 " "Found entity 1: fifo24_8" {  } { { "fifo24_8.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/fifo24_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_pll-rtl " "Found design unit 1: ip_pll-rtl" {  } { { "ip_pll.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569359 ""} { "Info" "ISGN_ENTITY_NAME" "1 ip_pll " "Found entity 1: ip_pll" {  } { { "ip_pll.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll/ip_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_pll/ip_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll_0002 " "Found entity 1: ip_pll_0002" {  } { { "ip_pll/ip_pll_0002.v" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/ip_pll/ip_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623758569361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569361 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "mod_convolution TX_modulation_top.vhd(63) " "VHDL error at TX_modulation_top.vhd(63): object \"mod_convolution\" is used but not declared" {  } { { "../../vhdl_code/TX/TX_modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd" 63 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1623758569363 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623758569697 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 15 14:02:49 2021 " "Processing ended: Tue Jun 15 14:02:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623758569697 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623758569697 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623758569697 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569697 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623758569887 ""}
