TimeQuest Timing Analyzer report for mips_multi
Sun Dec  9 15:52:58 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clk_rom'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clk_rom'
 15. Slow Model Minimum Pulse Width: 'clk_rom'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk'
 29. Fast Model Setup: 'clk_rom'
 30. Fast Model Hold: 'clk'
 31. Fast Model Hold: 'clk_rom'
 32. Fast Model Minimum Pulse Width: 'clk_rom'
 33. Fast Model Minimum Pulse Width: 'clk'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; mips_multi                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }     ;
; clk_rom    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_rom } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 65.02 MHz  ; 65.02 MHz       ; clk        ;                                                       ;
; 343.17 MHz ; 200.0 MHz       ; clk_rom    ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+---------+---------+---------------+
; Clock   ; Slack   ; End Point TNS ;
+---------+---------+---------------+
; clk     ; -14.380 ; -1841.691     ;
; clk_rom ; -2.229  ; -147.939      ;
+---------+---------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.531 ; 0.000         ;
; clk_rom ; 1.183 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_rom ; -2.000 ; -345.380            ;
; clk     ; -1.627 ; -738.480            ;
+---------+--------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                             ;
+---------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                       ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -14.380 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.019     ; 15.397     ;
; -14.364 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 15.408     ;
; -14.316 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.007     ; 15.345     ;
; -14.306 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.019     ; 15.323     ;
; -14.304 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.022     ; 15.318     ;
; -14.290 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 15.334     ;
; -14.275 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.019     ; 15.292     ;
; -14.259 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 15.303     ;
; -14.242 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.007     ; 15.271     ;
; -14.230 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.022     ; 15.244     ;
; -14.211 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.007     ; 15.240     ;
; -14.199 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.019     ; 15.216     ;
; -14.199 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.022     ; 15.213     ;
; -14.189 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.019     ; 15.206     ;
; -14.183 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 15.227     ;
; -14.173 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 15.217     ;
; -14.144 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.019     ; 15.161     ;
; -14.139 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.007      ; 15.182     ;
; -14.139 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.007      ; 15.182     ;
; -14.138 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.029     ; 15.145     ;
; -14.138 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.029     ; 15.145     ;
; -14.138 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.029     ; 15.145     ;
; -14.138 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.029     ; 15.145     ;
; -14.135 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.007     ; 15.164     ;
; -14.128 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 15.172     ;
; -14.126 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.004      ; 15.166     ;
; -14.125 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.004      ; 15.165     ;
; -14.125 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.007     ; 15.154     ;
; -14.123 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.022     ; 15.137     ;
; -14.114 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.020     ; 15.130     ;
; -14.113 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.022     ; 15.127     ;
; -14.096 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; -0.034     ; 15.098     ;
; -14.090 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.041     ; 15.085     ;
; -14.089 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.031     ; 15.094     ;
; -14.089 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.031     ; 15.094     ;
; -14.089 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.031     ; 15.094     ;
; -14.089 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.031     ; 15.094     ;
; -14.089 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; -0.031     ; 15.094     ;
; -14.089 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.031     ; 15.094     ;
; -14.080 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.007     ; 15.109     ;
; -14.068 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.022     ; 15.082     ;
; -14.065 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.007      ; 15.108     ;
; -14.065 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.007      ; 15.108     ;
; -14.064 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.029     ; 15.071     ;
; -14.064 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.029     ; 15.071     ;
; -14.064 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.029     ; 15.071     ;
; -14.064 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.029     ; 15.071     ;
; -14.061 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.006     ; 15.091     ;
; -14.061 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.006     ; 15.091     ;
; -14.053 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.019     ; 15.070     ;
; -14.052 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.004      ; 15.092     ;
; -14.051 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.004      ; 15.091     ;
; -14.050 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; -0.012     ; 15.074     ;
; -14.049 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.012     ; 15.073     ;
; -14.040 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.020     ; 15.056     ;
; -14.037 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 15.081     ;
; -14.034 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.007      ; 15.077     ;
; -14.034 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.007      ; 15.077     ;
; -14.033 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.029     ; 15.040     ;
; -14.033 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.029     ; 15.040     ;
; -14.033 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.029     ; 15.040     ;
; -14.033 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.029     ; 15.040     ;
; -14.022 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; -0.034     ; 15.024     ;
; -14.021 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.004      ; 15.061     ;
; -14.020 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.004      ; 15.060     ;
; -14.016 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.041     ; 15.011     ;
; -14.015 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.031     ; 15.020     ;
; -14.015 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.031     ; 15.020     ;
; -14.015 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.031     ; 15.020     ;
; -14.015 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.031     ; 15.020     ;
; -14.015 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; -0.031     ; 15.020     ;
; -14.015 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.031     ; 15.020     ;
; -14.009 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.020     ; 15.025     ;
; -13.991 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; -0.034     ; 14.993     ;
; -13.989 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.007     ; 15.018     ;
; -13.987 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.006     ; 15.017     ;
; -13.987 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.006     ; 15.017     ;
; -13.985 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.041     ; 14.980     ;
; -13.984 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.031     ; 14.989     ;
; -13.984 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.031     ; 14.989     ;
; -13.984 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.031     ; 14.989     ;
; -13.984 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.031     ; 14.989     ;
; -13.984 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; -0.031     ; 14.989     ;
; -13.984 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.031     ; 14.989     ;
; -13.977 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.022     ; 14.991     ;
; -13.977 ; reg:ir|sr_out[1]                                ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.019     ; 14.994     ;
; -13.976 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; -0.012     ; 15.000     ;
; -13.975 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.012     ; 14.999     ;
; -13.961 ; reg:ir|sr_out[1]                                ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 15.005     ;
; -13.958 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.007      ; 15.001     ;
; -13.958 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.007      ; 15.001     ;
; -13.957 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.029     ; 14.964     ;
; -13.957 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.029     ; 14.964     ;
; -13.957 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.029     ; 14.964     ;
; -13.957 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.029     ; 14.964     ;
; -13.956 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.006     ; 14.986     ;
; -13.956 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.006     ; 14.986     ;
; -13.948 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.007      ; 14.991     ;
; -13.948 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.007      ; 14.991     ;
; -13.947 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.029     ; 14.954     ;
+---------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_rom'                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.229 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.250      ;
; -2.164 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.185      ;
; -2.139 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 3.161      ;
; -2.099 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.120      ;
; -2.096 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.117      ;
; -1.998 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.019      ;
; -1.995 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 3.015      ;
; -1.992 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.013      ;
; -1.992 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.013      ;
; -1.983 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.004      ;
; -1.982 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.003      ;
; -1.967 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.987      ;
; -1.962 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.983      ;
; -1.961 ; regbuf:rgB|sr_out[2]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.976      ;
; -1.951 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.972      ;
; -1.948 ; regbuf:regULA|sr_out[7]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.096      ; 3.009      ;
; -1.941 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 2.960      ;
; -1.937 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.957      ;
; -1.933 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.954      ;
; -1.927 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.948      ;
; -1.927 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.948      ;
; -1.923 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.943      ;
; -1.918 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.939      ;
; -1.917 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.938      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg0   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg1   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg2   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg3   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg4   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg5   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg6   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg7   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg13  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg2  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg3  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg5  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg6  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg7  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg8  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg9  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg15 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.908 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 2.930      ;
; -1.905 ; reg:pc|sr_out[2]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.074      ; 2.944      ;
; -1.902 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 2.924      ;
; -1.899 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 2.921      ;
; -1.897 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.918      ;
; -1.887 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.907      ;
; -1.880 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg9  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.900      ;
; -1.876 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 2.895      ;
; -1.868 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.888      ;
; -1.868 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.889      ;
; -1.865 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.886      ;
; -1.862 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.883      ;
; -1.862 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.883      ;
; -1.859 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.880      ;
; -1.856 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.877      ;
; -1.853 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.874      ;
; -1.852 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.873      ;
; -1.851 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.871      ;
; -1.842 ; reg:pc|sr_out[9]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 2.865      ;
; -1.840 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.855      ;
; -1.837 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.052      ; 2.854      ;
; -1.832 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.853      ;
; -1.827 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.842      ;
; -1.811 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 2.830      ;
; -1.808 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 2.827      ;
; -1.787 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.805      ;
; -1.751 ; regbuf:regULA|sr_out[2]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.068      ; 2.784      ;
; -1.745 ; regbuf:rgB|sr_out[7]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.770      ;
; -1.739 ; regbuf:rgB|sr_out[23]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 2.766      ;
; -1.734 ; reg:pc|sr_out[7]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.096      ; 2.795      ;
; -1.733 ; regbuf:regULA|sr_out[4]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.103      ; 2.801      ;
; -1.729 ; regbuf:regULA|sr_out[6]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.095      ; 2.789      ;
; -1.727 ; regbuf:rgB|sr_out[20]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.090      ; 2.782      ;
; -1.724 ; regbuf:rgB|sr_out[2]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ; clk          ; clk_rom     ; 1.000        ; 0.052      ; 2.741      ;
; -1.723 ; regbuf:rgB|sr_out[22]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.090      ; 2.778      ;
; -1.720 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.741      ;
; -1.720 ; regbuf:rgB|sr_out[27]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 1.000        ; 0.081      ; 2.766      ;
; -1.714 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.057      ; 2.736      ;
; -1.714 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.735      ;
; -1.714 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.735      ;
; -1.712 ; regbuf:rgB|sr_out[8]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.737      ;
; -1.705 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.726      ;
; -1.704 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.725      ;
; -1.703 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 2.722      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.531 ; regbuf:regULA|sr_out[18]                       ; reg:pc|sr_out[18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.797      ;
; 0.642 ; mips_control:ctr_mips|pstate.readmem_st        ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.908      ;
; 0.788 ; regbuf:rdm|sr_out[5]                           ; breg:bcoreg|breg32_rtl_1_bypass[16]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.054      ;
; 0.797 ; regbuf:rdm|sr_out[6]                           ; breg:bcoreg|breg32_rtl_1_bypass[17]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.063      ;
; 0.806 ; breg:bcoreg|breg32_rtl_1_bypass[19]            ; regbuf:rgB|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.822 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.088      ;
; 0.828 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.094      ;
; 0.832 ; breg:bcoreg|breg32_rtl_1_bypass[42]            ; regbuf:rgA|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.098      ;
; 0.835 ; breg:bcoreg|breg32_rtl_1_bypass[41]            ; regbuf:rgB|sr_out[30]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.101      ;
; 0.878 ; mips_control:ctr_mips|pstate.rtype_ex_st       ; mips_control:ctr_mips|pstate.writereg_st                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.144      ;
; 0.917 ; regbuf:rdm|sr_out[29]                          ; breg:bcoreg|breg32_rtl_1_bypass[40]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.183      ;
; 0.921 ; regbuf:rdm|sr_out[12]                          ; breg:bcoreg|breg32_rtl_1_bypass[23]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.187      ;
; 0.926 ; regbuf:rdm|sr_out[18]                          ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.219      ;
; 0.932 ; regbuf:rdm|sr_out[2]                           ; breg:bcoreg|breg32_rtl_1_bypass[13]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.198      ;
; 0.933 ; regbuf:rdm|sr_out[0]                           ; breg:bcoreg|breg32_rtl_1_bypass[11]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.199      ;
; 0.969 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.235      ;
; 0.969 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.235      ;
; 1.004 ; regbuf:regULA|sr_out[21]                       ; reg:pc|sr_out[21]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.270      ;
; 1.034 ; breg:bcoreg|breg32_rtl_1_bypass[23]            ; regbuf:rgB|sr_out[12]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.300      ;
; 1.057 ; regbuf:rdm|sr_out[25]                          ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.350      ;
; 1.064 ; regbuf:rdm|sr_out[20]                          ; breg:bcoreg|breg32_rtl_1_bypass[31]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.330      ;
; 1.118 ; regbuf:rdm|sr_out[19]                          ; breg:bcoreg|breg32_rtl_1_bypass[30]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.384      ;
; 1.139 ; regbuf:rdm|sr_out[7]                           ; breg:bcoreg|breg32_rtl_1_bypass[18]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.405      ;
; 1.146 ; regbuf:regULA|sr_out[19]                       ; reg:pc|sr_out[19]                                                                                  ; clk          ; clk         ; 0.000        ; -0.007     ; 1.405      ;
; 1.152 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; -0.001     ; 1.417      ;
; 1.181 ; regbuf:rdm|sr_out[4]                           ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.470      ;
; 1.182 ; regbuf:rdm|sr_out[6]                           ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.471      ;
; 1.189 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; reg:ir|sr_out[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.455      ;
; 1.196 ; regbuf:rdm|sr_out[2]                           ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.485      ;
; 1.206 ; reg:ir|sr_out[27]                              ; mips_control:ctr_mips|pstate.readmem_byte_st                                                       ; clk          ; clk         ; 0.000        ; 0.004      ; 1.476      ;
; 1.207 ; regbuf:rdm|sr_out[18]                          ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ; clk          ; clk         ; 0.000        ; 0.063      ; 1.504      ;
; 1.208 ; reg:ir|sr_out[27]                              ; mips_control:ctr_mips|pstate.writemem_half_st                                                      ; clk          ; clk         ; 0.000        ; 0.004      ; 1.478      ;
; 1.209 ; regbuf:rdm|sr_out[3]                           ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.498      ;
; 1.213 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.479      ;
; 1.218 ; mips_control:ctr_mips|pstate.readmem_half_st   ; reg:ir|sr_out[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.484      ;
; 1.231 ; regbuf:rdm|sr_out[7]                           ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 0.000        ; 0.056      ; 1.521      ;
; 1.241 ; regbuf:rdm|sr_out[7]                           ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 0.000        ; 0.052      ; 1.527      ;
; 1.241 ; regbuf:rdm|sr_out[23]                          ; breg:bcoreg|breg32_rtl_1_bypass[34]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.507      ;
; 1.249 ; regbuf:rdm|sr_out[19]                          ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.542      ;
; 1.249 ; breg:bcoreg|breg32_rtl_1_bypass[11]            ; regbuf:rgB|sr_out[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.515      ;
; 1.257 ; breg:bcoreg|breg32_rtl_1_bypass[25]            ; regbuf:rgB|sr_out[14]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.523      ;
; 1.274 ; reg:ir|sr_out[27]                              ; mips_control:ctr_mips|pstate.writemem_byte_st                                                      ; clk          ; clk         ; 0.000        ; 0.003      ; 1.543      ;
; 1.275 ; mips_control:ctr_mips|pstate.c_mem_add_st      ; mips_control:ctr_mips|pstate.fetch_st                                                              ; clk          ; clk         ; 0.000        ; -0.001     ; 1.540      ;
; 1.282 ; regbuf:regULA|sr_out[23]                       ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.548      ;
; 1.287 ; regbuf:rdm|sr_out[4]                           ; breg:bcoreg|breg32_rtl_1_bypass[15]                                                                ; clk          ; clk         ; 0.000        ; 0.010      ; 1.563      ;
; 1.289 ; reg:ir|sr_out[27]                              ; mips_control:ctr_mips|pstate.readmem_st                                                            ; clk          ; clk         ; 0.000        ; 0.003      ; 1.558      ;
; 1.296 ; regbuf:regULA|sr_out[5]                        ; reg:pc|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.014      ; 1.576      ;
; 1.299 ; regbuf:regULA|sr_out[22]                       ; reg:pc|sr_out[22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.003      ; 1.568      ;
; 1.300 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; -0.001     ; 1.565      ;
; 1.306 ; regbuf:rdm|sr_out[20]                          ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.599      ;
; 1.331 ; breg:bcoreg|breg32_rtl_1_bypass[13]            ; regbuf:rgB|sr_out[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.006      ; 1.603      ;
; 1.331 ; regbuf:rdm|sr_out[25]                          ; breg:bcoreg|breg32_rtl_1_bypass[36]                                                                ; clk          ; clk         ; 0.000        ; -0.001     ; 1.596      ;
; 1.334 ; regbuf:rdm|sr_out[12]                          ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 0.000        ; 0.055      ; 1.623      ;
; 1.334 ; regbuf:rdm|sr_out[20]                          ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ; clk          ; clk         ; 0.000        ; 0.063      ; 1.631      ;
; 1.335 ; regbuf:rdm|sr_out[25]                          ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; clk          ; clk         ; 0.000        ; 0.055      ; 1.624      ;
; 1.352 ; breg:bcoreg|breg32_rtl_1_bypass[14]            ; regbuf:rgB|sr_out[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.006      ; 1.624      ;
; 1.353 ; regbuf:rdm|sr_out[21]                          ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ; clk          ; clk         ; 0.000        ; 0.059      ; 1.646      ;
; 1.359 ; mips_control:ctr_mips|pstate.branch_ex_st      ; reg:pc|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.004      ; 1.629      ;
; 1.359 ; regbuf:rdm|sr_out[18]                          ; breg:bcoreg|breg32_rtl_1_bypass[29]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.625      ;
; 1.360 ; regbuf:regULA|sr_out[0]                        ; reg:pc|sr_out[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.001      ; 1.627      ;
; 1.365 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; -0.001     ; 1.630      ;
; 1.367 ; regbuf:rdm|sr_out[3]                           ; breg:bcoreg|breg32_rtl_1_bypass[14]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.633      ;
; 1.393 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; reg:ir|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.659      ;
; 1.403 ; regbuf:rdm|sr_out[1]                           ; breg:bcoreg|breg32_rtl_1_bypass[12]                                                                ; clk          ; clk         ; 0.000        ; 0.002      ; 1.671      ;
; 1.410 ; regbuf:rdm|sr_out[26]                          ; breg:bcoreg|breg32_rtl_1_bypass[37]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.676      ;
; 1.430 ; mips_control:ctr_mips|pstate.readmem_half_st   ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; -0.001     ; 1.695      ;
; 1.434 ; regbuf:regULA|sr_out[29]                       ; reg:pc|sr_out[29]                                                                                  ; clk          ; clk         ; 0.000        ; 0.033      ; 1.733      ;
; 1.435 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[18]                                                                                  ; clk          ; clk         ; 0.000        ; -0.007     ; 1.694      ;
; 1.454 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; -0.015     ; 1.705      ;
; 1.461 ; regbuf:rdm|sr_out[0]                           ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.051      ; 1.746      ;
; 1.466 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.007      ; 1.739      ;
; 1.466 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.007      ; 1.739      ;
; 1.472 ; regbuf:rdm|sr_out[6]                           ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 0.000        ; 0.051      ; 1.757      ;
; 1.476 ; regbuf:rdm|sr_out[2]                           ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 0.000        ; 0.051      ; 1.761      ;
; 1.487 ; mips_control:ctr_mips|pstate.ldreg_st          ; breg:bcoreg|breg32_rtl_1_bypass[17]                                                                ; clk          ; clk         ; 0.000        ; -0.002     ; 1.751      ;
; 1.492 ; breg:bcoreg|breg32_rtl_1_bypass[42]            ; regbuf:rgB|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; 0.005      ; 1.763      ;
; 1.493 ; regbuf:rdm|sr_out[4]                           ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 0.000        ; 0.059      ; 1.786      ;
; 1.497 ; breg:bcoreg|breg32_rtl_1_bypass[12]            ; regbuf:rgB|sr_out[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.002      ; 1.765      ;
; 1.506 ; reg:ir|sr_out[28]                              ; mips_control:ctr_mips|pstate.jump_ex_st                                                            ; clk          ; clk         ; 0.000        ; 0.005      ; 1.777      ;
; 1.506 ; regbuf:regULA|sr_out[16]                       ; reg:pc|sr_out[16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.772      ;
; 1.520 ; regbuf:rdm|sr_out[9]                           ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 0.000        ; 0.048      ; 1.802      ;
; 1.521 ; mips_control:ctr_mips|pstate.arith_imm_st      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ; clk          ; clk         ; 0.000        ; 0.060      ; 1.815      ;
; 1.534 ; breg:bcoreg|breg32_rtl_1_bypass[22]            ; regbuf:rgB|sr_out[11]                                                                              ; clk          ; clk         ; 0.000        ; 0.003      ; 1.803      ;
; 1.538 ; regbuf:rdm|sr_out[9]                           ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 0.000        ; 0.052      ; 1.824      ;
; 1.539 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.011      ; 1.816      ;
; 1.540 ; breg:bcoreg|breg32_rtl_1_bypass[20]            ; regbuf:rgB|sr_out[9]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.806      ;
; 1.541 ; mips_control:ctr_mips|pstate.readmem_half_st   ; reg:ir|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.807      ;
; 1.543 ; regbuf:regULA|sr_out[6]                        ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.040      ; 1.849      ;
; 1.544 ; breg:bcoreg|breg32_rtl_1_bypass[30]            ; regbuf:rgB|sr_out[19]                                                                              ; clk          ; clk         ; 0.000        ; -0.024     ; 1.786      ;
; 1.546 ; regbuf:rdm|sr_out[5]                           ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 0.000        ; 0.052      ; 1.832      ;
; 1.547 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.011      ; 1.824      ;
; 1.550 ; regbuf:regULA|sr_out[17]                       ; reg:pc|sr_out[17]                                                                                  ; clk          ; clk         ; 0.000        ; -0.004     ; 1.812      ;
; 1.550 ; regbuf:regULA|sr_out[1]                        ; reg:pc|sr_out[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.043      ; 1.859      ;
; 1.552 ; regbuf:regULA|sr_out[0]                        ; breg:bcoreg|breg32_rtl_1_bypass[11]                                                                ; clk          ; clk         ; 0.000        ; 0.009      ; 1.827      ;
; 1.558 ; reg:ir|sr_out[31]                              ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; -0.009     ; 1.815      ;
; 1.559 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.009      ; 1.834      ;
; 1.560 ; reg:ir|sr_out[27]                              ; mips_control:ctr_mips|pstate.branch_ex_st                                                          ; clk          ; clk         ; 0.000        ; -0.002     ; 1.824      ;
; 1.573 ; breg:bcoreg|breg32_rtl_1_bypass[15]            ; regbuf:rgA|sr_out[4]                                                                               ; clk          ; clk         ; 0.000        ; -0.010     ; 1.829      ;
; 1.594 ; breg:bcoreg|breg32_rtl_1_bypass[38]            ; regbuf:rgB|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; -0.010     ; 1.850      ;
; 1.601 ; regbuf:rdm|sr_out[29]                          ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ; clk          ; clk         ; 0.000        ; 0.063      ; 1.898      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_rom'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.183 ; regbuf:rgB|sr_out[11]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.470      ;
; 1.222 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 1.506      ;
; 1.386 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.675      ;
; 1.396 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.685      ;
; 1.447 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 1.731      ;
; 1.453 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.048      ; 1.735      ;
; 1.455 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk          ; clk_rom     ; 0.000        ; 0.048      ; 1.737      ;
; 1.458 ; regbuf:rgB|sr_out[7]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.752      ;
; 1.463 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk          ; clk_rom     ; 0.000        ; 0.048      ; 1.745      ;
; 1.526 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.815      ;
; 1.539 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.833      ;
; 1.542 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 1.830      ;
; 1.574 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 1.862      ;
; 1.624 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.911      ;
; 1.628 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.917      ;
; 1.636 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.925      ;
; 1.638 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.925      ;
; 1.639 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.928      ;
; 1.645 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.934      ;
; 1.646 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.935      ;
; 1.646 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.935      ;
; 1.646 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.933      ;
; 1.671 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.962      ;
; 1.671 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.960      ;
; 1.672 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.961      ;
; 1.673 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.962      ;
; 1.684 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.975      ;
; 1.706 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 2.003      ;
; 1.720 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.008      ;
; 1.778 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.066      ;
; 1.792 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.083      ;
; 1.797 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.085      ;
; 1.799 ; regbuf:rgB|sr_out[16]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.086      ;
; 1.803 ; regbuf:rgB|sr_out[0]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.093      ;
; 1.813 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.101      ;
; 1.821 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.110      ;
; 1.839 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.126      ;
; 1.868 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.156      ;
; 1.869 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.156      ;
; 1.884 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.173      ;
; 1.901 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.190      ;
; 1.905 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.196      ;
; 1.906 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.195      ;
; 1.907 ; regbuf:rgB|sr_out[28]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.199      ;
; 1.907 ; regbuf:regULA|sr_out[8]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.197      ;
; 1.908 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.196      ;
; 1.913 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.201      ;
; 1.916 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.205      ;
; 1.919 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 2.205      ;
; 1.925 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.216      ;
; 1.926 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.217      ;
; 1.929 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 2.215      ;
; 1.933 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.221      ;
; 1.935 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.226      ;
; 1.935 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.226      ;
; 1.937 ; regbuf:regULA|sr_out[5]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.080      ; 2.251      ;
; 1.941 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.232      ;
; 1.946 ; regbuf:rgB|sr_out[12]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.240      ;
; 1.951 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.240      ;
; 1.951 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.242      ;
; 1.951 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.242      ;
; 1.966 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.256      ;
; 1.969 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.260      ;
; 1.998 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.286      ;
; 2.013 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg9  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.303      ;
; 2.018 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.308      ;
; 2.018 ; regbuf:rgB|sr_out[0]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.310      ;
; 2.031 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.321      ;
; 2.035 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 2.319      ;
; 2.041 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 2.325      ;
; 2.041 ; regbuf:rgB|sr_out[14]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.326      ;
; 2.046 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.336      ;
; 2.052 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 2.348      ;
; 2.053 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.343      ;
; 2.053 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.341      ;
; 2.054 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.342      ;
; 2.055 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.343      ;
; 2.058 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 2.342      ;
; 2.071 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg9  ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 2.355      ;
; 2.076 ; regbuf:rgB|sr_out[31]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg15 ; clk          ; clk_rom     ; 0.000        ; 0.073      ; 2.383      ;
; 2.076 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.366      ;
; 2.082 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.372      ;
; 2.085 ; regbuf:rgB|sr_out[30]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 2.377      ;
; 2.087 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.381      ;
; 2.091 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.380      ;
; 2.091 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.381      ;
; 2.096 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 2.387      ;
; 2.096 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.385      ;
; 2.097 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.386      ;
; 2.098 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.387      ;
; 2.100 ; reg:pc|sr_out[3]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 2.386      ;
; 2.103 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.393      ;
; 2.105 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.394      ;
; 2.108 ; regbuf:regULA|sr_out[3]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.398      ;
; 2.112 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg15 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.401      ;
; 2.114 ; reg:pc|sr_out[6]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.401      ;
; 2.118 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.405      ;
; 2.118 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.405      ;
; 2.118 ; reg:pc|sr_out[5]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.066      ; 2.418      ;
; 2.125 ; reg:pc|sr_out[4]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 2.426      ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_rom'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 2.840 ; 2.840 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.103 ; -0.103 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 22.777 ; 22.777 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 19.427 ; 19.427 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 17.250 ; 17.250 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 18.916 ; 18.916 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 18.502 ; 18.502 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 19.840 ; 19.840 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 17.646 ; 17.646 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 19.452 ; 19.452 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 18.895 ; 18.895 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 18.981 ; 18.981 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 18.985 ; 18.985 ; Rise       ; clk             ;
;  data[10] ; clk        ; 19.719 ; 19.719 ; Rise       ; clk             ;
;  data[11] ; clk        ; 18.143 ; 18.143 ; Rise       ; clk             ;
;  data[12] ; clk        ; 19.253 ; 19.253 ; Rise       ; clk             ;
;  data[13] ; clk        ; 17.405 ; 17.405 ; Rise       ; clk             ;
;  data[14] ; clk        ; 20.268 ; 20.268 ; Rise       ; clk             ;
;  data[15] ; clk        ; 18.625 ; 18.625 ; Rise       ; clk             ;
;  data[16] ; clk        ; 18.818 ; 18.818 ; Rise       ; clk             ;
;  data[17] ; clk        ; 18.980 ; 18.980 ; Rise       ; clk             ;
;  data[18] ; clk        ; 17.642 ; 17.642 ; Rise       ; clk             ;
;  data[19] ; clk        ; 17.384 ; 17.384 ; Rise       ; clk             ;
;  data[20] ; clk        ; 20.181 ; 20.181 ; Rise       ; clk             ;
;  data[21] ; clk        ; 18.370 ; 18.370 ; Rise       ; clk             ;
;  data[22] ; clk        ; 20.483 ; 20.483 ; Rise       ; clk             ;
;  data[23] ; clk        ; 17.144 ; 17.144 ; Rise       ; clk             ;
;  data[24] ; clk        ; 19.874 ; 19.874 ; Rise       ; clk             ;
;  data[25] ; clk        ; 18.770 ; 18.770 ; Rise       ; clk             ;
;  data[26] ; clk        ; 20.063 ; 20.063 ; Rise       ; clk             ;
;  data[27] ; clk        ; 18.473 ; 18.473 ; Rise       ; clk             ;
;  data[28] ; clk        ; 22.777 ; 22.777 ; Rise       ; clk             ;
;  data[29] ; clk        ; 19.781 ; 19.781 ; Rise       ; clk             ;
;  data[30] ; clk        ; 19.878 ; 19.878 ; Rise       ; clk             ;
;  data[31] ; clk        ; 18.185 ; 18.185 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 14.082 ; 14.082 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.642 ; 11.642 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 12.074 ; 12.074 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 12.248 ; 12.248 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 12.563 ; 12.563 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 12.363 ; 12.363 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 12.121 ; 12.121 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 12.266 ; 12.266 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 12.205 ; 12.205 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 12.936 ; 12.936 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 13.632 ; 13.632 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 12.174 ; 12.174 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 12.963 ; 12.963 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 12.344 ; 12.344 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.616 ; 11.616 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 11.126 ; 11.126 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 13.983 ; 13.983 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.996 ; 11.996 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 12.373 ; 12.373 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 12.348 ; 12.348 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.725 ; 11.725 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.636 ; 11.636 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 12.103 ; 12.103 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 11.581 ; 11.581 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 12.416 ; 12.416 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 12.148 ; 12.148 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 12.592 ; 12.592 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.641 ; 11.641 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 12.287 ; 12.287 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 14.082 ; 14.082 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 12.927 ; 12.927 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 11.605 ; 11.605 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 12.212 ; 12.212 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 8.265  ; 8.265  ; Rise       ; clk             ;
;  data[0]  ; clk        ; 9.550  ; 9.550  ; Rise       ; clk             ;
;  data[1]  ; clk        ; 8.857  ; 8.857  ; Rise       ; clk             ;
;  data[2]  ; clk        ; 8.600  ; 8.600  ; Rise       ; clk             ;
;  data[3]  ; clk        ; 9.415  ; 9.415  ; Rise       ; clk             ;
;  data[4]  ; clk        ; 10.024 ; 10.024 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 9.332  ; 9.332  ; Rise       ; clk             ;
;  data[6]  ; clk        ; 9.320  ; 9.320  ; Rise       ; clk             ;
;  data[7]  ; clk        ; 9.446  ; 9.446  ; Rise       ; clk             ;
;  data[8]  ; clk        ; 8.712  ; 8.712  ; Rise       ; clk             ;
;  data[9]  ; clk        ; 11.288 ; 11.288 ; Rise       ; clk             ;
;  data[10] ; clk        ; 8.656  ; 8.656  ; Rise       ; clk             ;
;  data[11] ; clk        ; 8.389  ; 8.389  ; Rise       ; clk             ;
;  data[12] ; clk        ; 8.702  ; 8.702  ; Rise       ; clk             ;
;  data[13] ; clk        ; 9.360  ; 9.360  ; Rise       ; clk             ;
;  data[14] ; clk        ; 9.265  ; 9.265  ; Rise       ; clk             ;
;  data[15] ; clk        ; 10.199 ; 10.199 ; Rise       ; clk             ;
;  data[16] ; clk        ; 9.058  ; 9.058  ; Rise       ; clk             ;
;  data[17] ; clk        ; 12.379 ; 12.379 ; Rise       ; clk             ;
;  data[18] ; clk        ; 8.708  ; 8.708  ; Rise       ; clk             ;
;  data[19] ; clk        ; 9.122  ; 9.122  ; Rise       ; clk             ;
;  data[20] ; clk        ; 8.571  ; 8.571  ; Rise       ; clk             ;
;  data[21] ; clk        ; 9.146  ; 9.146  ; Rise       ; clk             ;
;  data[22] ; clk        ; 8.595  ; 8.595  ; Rise       ; clk             ;
;  data[23] ; clk        ; 9.003  ; 9.003  ; Rise       ; clk             ;
;  data[24] ; clk        ; 9.181  ; 9.181  ; Rise       ; clk             ;
;  data[25] ; clk        ; 9.108  ; 9.108  ; Rise       ; clk             ;
;  data[26] ; clk        ; 9.014  ; 9.014  ; Rise       ; clk             ;
;  data[27] ; clk        ; 8.388  ; 8.388  ; Rise       ; clk             ;
;  data[28] ; clk        ; 9.774  ; 9.774  ; Rise       ; clk             ;
;  data[29] ; clk        ; 9.467  ; 9.467  ; Rise       ; clk             ;
;  data[30] ; clk        ; 8.265  ; 8.265  ; Rise       ; clk             ;
;  data[31] ; clk        ; 9.916  ; 9.916  ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 11.126 ; 11.126 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.642 ; 11.642 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 12.074 ; 12.074 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 12.248 ; 12.248 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 12.563 ; 12.563 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 12.363 ; 12.363 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 12.121 ; 12.121 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 12.266 ; 12.266 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 12.205 ; 12.205 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 12.936 ; 12.936 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 13.632 ; 13.632 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 12.174 ; 12.174 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 12.963 ; 12.963 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 12.344 ; 12.344 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.616 ; 11.616 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 11.126 ; 11.126 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 13.983 ; 13.983 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.996 ; 11.996 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 12.373 ; 12.373 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 12.348 ; 12.348 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.725 ; 11.725 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.636 ; 11.636 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 12.103 ; 12.103 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 11.581 ; 11.581 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 12.416 ; 12.416 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 12.148 ; 12.148 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 12.592 ; 12.592 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.641 ; 11.641 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 12.287 ; 12.287 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 14.082 ; 14.082 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 12.927 ; 12.927 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 11.605 ; 11.605 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 12.212 ; 12.212 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 12.887 ; 12.887 ; 12.887 ; 12.887 ;
; debug[0]   ; data[1]     ; 11.528 ; 11.528 ; 11.528 ; 11.528 ;
; debug[0]   ; data[2]     ; 11.662 ; 11.662 ; 11.662 ; 11.662 ;
; debug[0]   ; data[3]     ; 11.756 ; 11.756 ; 11.756 ; 11.756 ;
; debug[0]   ; data[4]     ; 12.319 ; 12.319 ; 12.319 ; 12.319 ;
; debug[0]   ; data[5]     ; 12.063 ; 12.063 ; 12.063 ; 12.063 ;
; debug[0]   ; data[6]     ; 12.738 ; 12.738 ; 12.738 ; 12.738 ;
; debug[0]   ; data[7]     ; 11.985 ; 11.985 ; 11.985 ; 11.985 ;
; debug[0]   ; data[8]     ; 12.793 ; 12.793 ; 12.793 ; 12.793 ;
; debug[0]   ; data[9]     ; 14.234 ; 14.234 ; 14.234 ; 14.234 ;
; debug[0]   ; data[10]    ; 11.278 ; 11.278 ; 11.278 ; 11.278 ;
; debug[0]   ; data[11]    ; 11.591 ; 11.591 ; 11.591 ; 11.591 ;
; debug[0]   ; data[12]    ; 12.307 ; 12.307 ; 12.307 ; 12.307 ;
; debug[0]   ; data[13]    ; 11.723 ; 11.723 ; 11.723 ; 11.723 ;
; debug[0]   ; data[14]    ; 12.467 ; 12.467 ; 12.467 ; 12.467 ;
; debug[0]   ; data[15]    ; 13.229 ; 13.229 ; 13.229 ; 13.229 ;
; debug[0]   ; data[16]    ; 12.346 ; 12.346 ; 12.346 ; 12.346 ;
; debug[0]   ; data[17]    ; 14.274 ; 14.274 ; 14.274 ; 14.274 ;
; debug[0]   ; data[18]    ; 11.847 ; 11.847 ; 11.847 ; 11.847 ;
; debug[0]   ; data[19]    ; 12.152 ; 12.152 ; 12.152 ; 12.152 ;
; debug[0]   ; data[20]    ; 12.977 ; 12.977 ; 12.977 ; 12.977 ;
; debug[0]   ; data[21]    ; 12.178 ; 12.178 ; 12.178 ; 12.178 ;
; debug[0]   ; data[22]    ; 12.875 ; 12.875 ; 12.875 ; 12.875 ;
; debug[0]   ; data[23]    ; 12.399 ; 12.399 ; 12.399 ; 12.399 ;
; debug[0]   ; data[24]    ; 12.385 ; 12.385 ; 12.385 ; 12.385 ;
; debug[0]   ; data[25]    ; 12.820 ; 12.820 ; 12.820 ; 12.820 ;
; debug[0]   ; data[26]    ; 13.611 ; 13.611 ; 13.611 ; 13.611 ;
; debug[0]   ; data[27]    ; 12.023 ; 12.023 ; 12.023 ; 12.023 ;
; debug[0]   ; data[28]    ; 15.679 ; 15.679 ; 15.679 ; 15.679 ;
; debug[0]   ; data[29]    ; 12.492 ; 12.492 ; 12.492 ; 12.492 ;
; debug[0]   ; data[30]    ; 13.028 ; 13.028 ; 13.028 ; 13.028 ;
; debug[0]   ; data[31]    ; 13.014 ; 13.014 ; 13.014 ; 13.014 ;
; debug[1]   ; data[0]     ; 13.489 ; 13.489 ; 13.489 ; 13.489 ;
; debug[1]   ; data[1]     ; 12.638 ; 12.638 ; 12.638 ; 12.638 ;
; debug[1]   ; data[2]     ; 13.167 ; 13.167 ; 13.167 ; 13.167 ;
; debug[1]   ; data[3]     ; 12.862 ; 12.862 ; 12.862 ; 12.862 ;
; debug[1]   ; data[4]     ; 12.074 ; 12.074 ; 12.074 ; 12.074 ;
; debug[1]   ; data[5]     ; 13.168 ; 13.168 ; 13.168 ; 13.168 ;
; debug[1]   ; data[6]     ; 13.430 ; 13.430 ; 13.430 ; 13.430 ;
; debug[1]   ; data[7]     ; 13.184 ; 13.184 ; 13.184 ; 13.184 ;
; debug[1]   ; data[8]     ; 12.877 ; 12.877 ; 12.877 ; 12.877 ;
; debug[1]   ; data[9]     ; 14.443 ; 14.443 ; 14.443 ; 14.443 ;
; debug[1]   ; data[10]    ; 11.837 ; 11.837 ; 11.837 ; 11.837 ;
; debug[1]   ; data[11]    ; 11.884 ; 11.884 ; 11.884 ; 11.884 ;
; debug[1]   ; data[12]    ; 12.978 ; 12.978 ; 12.978 ; 12.978 ;
; debug[1]   ; data[13]    ; 12.843 ; 12.843 ; 12.843 ; 12.843 ;
; debug[1]   ; data[14]    ; 12.758 ; 12.758 ; 12.758 ; 12.758 ;
; debug[1]   ; data[15]    ; 13.009 ; 13.009 ; 13.009 ; 13.009 ;
; debug[1]   ; data[16]    ; 13.254 ; 13.254 ; 13.254 ; 13.254 ;
; debug[1]   ; data[17]    ; 14.294 ; 14.294 ; 14.294 ; 14.294 ;
; debug[1]   ; data[18]    ; 12.754 ; 12.754 ; 12.754 ; 12.754 ;
; debug[1]   ; data[19]    ; 13.047 ; 13.047 ; 13.047 ; 13.047 ;
; debug[1]   ; data[20]    ; 13.141 ; 13.141 ; 13.141 ; 13.141 ;
; debug[1]   ; data[21]    ; 13.075 ; 13.075 ; 13.075 ; 13.075 ;
; debug[1]   ; data[22]    ; 13.429 ; 13.429 ; 13.429 ; 13.429 ;
; debug[1]   ; data[23]    ; 12.951 ; 12.951 ; 12.951 ; 12.951 ;
; debug[1]   ; data[24]    ; 12.466 ; 12.466 ; 12.466 ; 12.466 ;
; debug[1]   ; data[25]    ; 12.933 ; 12.933 ; 12.933 ; 12.933 ;
; debug[1]   ; data[26]    ; 13.106 ; 13.106 ; 13.106 ; 13.106 ;
; debug[1]   ; data[27]    ; 12.249 ; 12.249 ; 12.249 ; 12.249 ;
; debug[1]   ; data[28]    ; 14.880 ; 14.880 ; 14.880 ; 14.880 ;
; debug[1]   ; data[29]    ; 12.271 ; 12.271 ; 12.271 ; 12.271 ;
; debug[1]   ; data[30]    ; 13.053 ; 13.053 ; 13.053 ; 13.053 ;
; debug[1]   ; data[31]    ; 12.583 ; 12.583 ; 12.583 ; 12.583 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 12.887 ; 12.887 ; 12.887 ; 12.887 ;
; debug[0]   ; data[1]     ; 11.007 ; 11.007 ; 11.007 ; 11.007 ;
; debug[0]   ; data[2]     ; 11.662 ; 11.662 ; 11.662 ; 11.662 ;
; debug[0]   ; data[3]     ; 10.956 ; 10.956 ; 10.956 ; 10.956 ;
; debug[0]   ; data[4]     ; 12.319 ; 12.319 ; 12.319 ; 12.319 ;
; debug[0]   ; data[5]     ; 11.360 ; 11.360 ; 11.360 ; 11.360 ;
; debug[0]   ; data[6]     ; 12.738 ; 12.738 ; 12.738 ; 12.738 ;
; debug[0]   ; data[7]     ; 11.321 ; 11.321 ; 11.321 ; 11.321 ;
; debug[0]   ; data[8]     ; 12.793 ; 12.793 ; 12.793 ; 12.793 ;
; debug[0]   ; data[9]     ; 12.478 ; 12.478 ; 12.478 ; 12.478 ;
; debug[0]   ; data[10]    ; 11.278 ; 11.278 ; 11.278 ; 11.278 ;
; debug[0]   ; data[11]    ; 11.070 ; 11.070 ; 11.070 ; 11.070 ;
; debug[0]   ; data[12]    ; 12.307 ; 12.307 ; 12.307 ; 12.307 ;
; debug[0]   ; data[13]    ; 10.924 ; 10.924 ; 10.924 ; 10.924 ;
; debug[0]   ; data[14]    ; 12.467 ; 12.467 ; 12.467 ; 12.467 ;
; debug[0]   ; data[15]    ; 12.562 ; 12.562 ; 12.562 ; 12.562 ;
; debug[0]   ; data[16]    ; 12.346 ; 12.346 ; 12.346 ; 12.346 ;
; debug[0]   ; data[17]    ; 12.199 ; 12.199 ; 12.199 ; 12.199 ;
; debug[0]   ; data[18]    ; 11.847 ; 11.847 ; 11.847 ; 11.847 ;
; debug[0]   ; data[19]    ; 11.442 ; 11.442 ; 11.442 ; 11.442 ;
; debug[0]   ; data[20]    ; 12.977 ; 12.977 ; 12.977 ; 12.977 ;
; debug[0]   ; data[21]    ; 11.475 ; 11.475 ; 11.475 ; 11.475 ;
; debug[0]   ; data[22]    ; 12.875 ; 12.875 ; 12.875 ; 12.875 ;
; debug[0]   ; data[23]    ; 11.739 ; 11.739 ; 11.739 ; 11.739 ;
; debug[0]   ; data[24]    ; 12.385 ; 12.385 ; 12.385 ; 12.385 ;
; debug[0]   ; data[25]    ; 12.011 ; 12.011 ; 12.011 ; 12.011 ;
; debug[0]   ; data[26]    ; 13.611 ; 13.611 ; 13.611 ; 13.611 ;
; debug[0]   ; data[27]    ; 11.629 ; 11.629 ; 11.629 ; 11.629 ;
; debug[0]   ; data[28]    ; 15.679 ; 15.679 ; 15.679 ; 15.679 ;
; debug[0]   ; data[29]    ; 11.831 ; 11.831 ; 11.831 ; 11.831 ;
; debug[0]   ; data[30]    ; 13.028 ; 13.028 ; 13.028 ; 13.028 ;
; debug[0]   ; data[31]    ; 11.762 ; 11.762 ; 11.762 ; 11.762 ;
; debug[1]   ; data[0]     ; 12.786 ; 12.786 ; 12.786 ; 12.786 ;
; debug[1]   ; data[1]     ; 12.638 ; 12.638 ; 12.638 ; 12.638 ;
; debug[1]   ; data[2]     ; 12.609 ; 12.609 ; 12.609 ; 12.609 ;
; debug[1]   ; data[3]     ; 12.862 ; 12.862 ; 12.862 ; 12.862 ;
; debug[1]   ; data[4]     ; 11.699 ; 11.699 ; 11.699 ; 11.699 ;
; debug[1]   ; data[5]     ; 13.168 ; 13.168 ; 13.168 ; 13.168 ;
; debug[1]   ; data[6]     ; 11.329 ; 11.329 ; 11.329 ; 11.329 ;
; debug[1]   ; data[7]     ; 13.184 ; 13.184 ; 13.184 ; 13.184 ;
; debug[1]   ; data[8]     ; 12.772 ; 12.772 ; 12.772 ; 12.772 ;
; debug[1]   ; data[9]     ; 14.443 ; 14.443 ; 14.443 ; 14.443 ;
; debug[1]   ; data[10]    ; 11.138 ; 11.138 ; 11.138 ; 11.138 ;
; debug[1]   ; data[11]    ; 11.884 ; 11.884 ; 11.884 ; 11.884 ;
; debug[1]   ; data[12]    ; 10.906 ; 10.906 ; 10.906 ; 10.906 ;
; debug[1]   ; data[13]    ; 12.843 ; 12.843 ; 12.843 ; 12.843 ;
; debug[1]   ; data[14]    ; 12.336 ; 12.336 ; 12.336 ; 12.336 ;
; debug[1]   ; data[15]    ; 13.009 ; 13.009 ; 13.009 ; 13.009 ;
; debug[1]   ; data[16]    ; 12.597 ; 12.597 ; 12.597 ; 12.597 ;
; debug[1]   ; data[17]    ; 14.294 ; 14.294 ; 14.294 ; 14.294 ;
; debug[1]   ; data[18]    ; 12.356 ; 12.356 ; 12.356 ; 12.356 ;
; debug[1]   ; data[19]    ; 13.047 ; 13.047 ; 13.047 ; 13.047 ;
; debug[1]   ; data[20]    ; 11.370 ; 11.370 ; 11.370 ; 11.370 ;
; debug[1]   ; data[21]    ; 13.075 ; 13.075 ; 13.075 ; 13.075 ;
; debug[1]   ; data[22]    ; 11.733 ; 11.733 ; 11.733 ; 11.733 ;
; debug[1]   ; data[23]    ; 12.951 ; 12.951 ; 12.951 ; 12.951 ;
; debug[1]   ; data[24]    ; 11.760 ; 11.760 ; 11.760 ; 11.760 ;
; debug[1]   ; data[25]    ; 12.933 ; 12.933 ; 12.933 ; 12.933 ;
; debug[1]   ; data[26]    ; 11.222 ; 11.222 ; 11.222 ; 11.222 ;
; debug[1]   ; data[27]    ; 12.249 ; 12.249 ; 12.249 ; 12.249 ;
; debug[1]   ; data[28]    ; 12.818 ; 12.818 ; 12.818 ; 12.818 ;
; debug[1]   ; data[29]    ; 12.271 ; 12.271 ; 12.271 ; 12.271 ;
; debug[1]   ; data[30]    ; 11.626 ; 11.626 ; 11.626 ; 11.626 ;
; debug[1]   ; data[31]    ; 12.583 ; 12.583 ; 12.583 ; 12.583 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk     ; -5.930 ; -762.375      ;
; clk_rom ; -1.460 ; -57.542       ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.244 ; 0.000         ;
; clk_rom ; 0.529 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_rom ; -2.000 ; -345.380            ;
; clk     ; -1.627 ; -738.480            ;
+---------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                            ;
+--------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -5.930 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.014     ; 6.948      ;
; -5.920 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.960      ;
; -5.908 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.017     ; 6.923      ;
; -5.892 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.006     ; 6.918      ;
; -5.863 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.014     ; 6.881      ;
; -5.861 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.014     ; 6.879      ;
; -5.859 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.014     ; 6.877      ;
; -5.858 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.014     ; 6.876      ;
; -5.854 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.014     ; 6.872      ;
; -5.853 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.893      ;
; -5.851 ; reg:ir|sr_out[1]                                ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.014     ; 6.869      ;
; -5.851 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.891      ;
; -5.849 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.889      ;
; -5.848 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.888      ;
; -5.844 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.884      ;
; -5.841 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.017     ; 6.856      ;
; -5.841 ; reg:ir|sr_out[1]                                ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.881      ;
; -5.839 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.017     ; 6.854      ;
; -5.837 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.017     ; 6.852      ;
; -5.836 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.017     ; 6.851      ;
; -5.832 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.017     ; 6.847      ;
; -5.829 ; reg:ir|sr_out[1]                                ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.017     ; 6.844      ;
; -5.826 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.831      ;
; -5.826 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.831      ;
; -5.826 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.831      ;
; -5.826 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.831      ;
; -5.825 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.006     ; 6.851      ;
; -5.823 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.006     ; 6.849      ;
; -5.821 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.006     ; 6.847      ;
; -5.820 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.006     ; 6.846      ;
; -5.816 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.006     ; 6.842      ;
; -5.813 ; reg:ir|sr_out[1]                                ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.006     ; 6.839      ;
; -5.811 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.850      ;
; -5.811 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.007      ; 6.850      ;
; -5.804 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.018     ; 6.818      ;
; -5.803 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.004      ; 6.839      ;
; -5.801 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.004      ; 6.837      ;
; -5.801 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; -0.029     ; 6.804      ;
; -5.800 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.035     ; 6.797      ;
; -5.798 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; -0.026     ; 6.804      ;
; -5.798 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[10] ; clk          ; clk         ; 1.000        ; -0.026     ; 6.804      ;
; -5.798 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.026     ; 6.804      ;
; -5.798 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.026     ; 6.804      ;
; -5.798 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; -0.026     ; 6.804      ;
; -5.798 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.026     ; 6.804      ;
; -5.774 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.005     ; 6.801      ;
; -5.774 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.801      ;
; -5.774 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.014     ; 6.792      ;
; -5.768 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.011     ; 6.789      ;
; -5.766 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; -0.011     ; 6.787      ;
; -5.764 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; 0.008      ; 6.804      ;
; -5.759 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.764      ;
; -5.759 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.764      ;
; -5.759 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.764      ;
; -5.759 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.764      ;
; -5.757 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.762      ;
; -5.757 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.762      ;
; -5.757 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.762      ;
; -5.757 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.762      ;
; -5.755 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.760      ;
; -5.755 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.760      ;
; -5.755 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.760      ;
; -5.755 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.760      ;
; -5.754 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.759      ;
; -5.754 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.759      ;
; -5.754 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.759      ;
; -5.754 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.759      ;
; -5.752 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; -0.017     ; 6.767      ;
; -5.750 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.755      ;
; -5.750 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.755      ;
; -5.750 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.755      ;
; -5.750 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.755      ;
; -5.747 ; reg:ir|sr_out[1]                                ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.752      ;
; -5.747 ; reg:ir|sr_out[1]                                ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.752      ;
; -5.747 ; reg:ir|sr_out[1]                                ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.752      ;
; -5.747 ; reg:ir|sr_out[1]                                ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.027     ; 6.752      ;
; -5.744 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.783      ;
; -5.744 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.007      ; 6.783      ;
; -5.742 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.781      ;
; -5.742 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.007      ; 6.781      ;
; -5.740 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.779      ;
; -5.740 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.007      ; 6.779      ;
; -5.739 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.778      ;
; -5.739 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.007      ; 6.778      ;
; -5.738 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; -0.014     ; 6.756      ;
; -5.737 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.018     ; 6.751      ;
; -5.736 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.006     ; 6.762      ;
; -5.736 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.004      ; 6.772      ;
; -5.735 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.774      ;
; -5.735 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.007      ; 6.774      ;
; -5.735 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.018     ; 6.749      ;
; -5.734 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.004      ; 6.770      ;
; -5.734 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; -0.029     ; 6.737      ;
; -5.734 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.004      ; 6.770      ;
; -5.733 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.018     ; 6.747      ;
; -5.733 ; reg:ir|sr_out[5]                                ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.035     ; 6.730      ;
; -5.732 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; -0.018     ; 6.746      ;
; -5.732 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; 0.004      ; 6.768      ;
; -5.732 ; reg:ir|sr_out[1]                                ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; 0.007      ; 6.771      ;
; -5.732 ; reg:ir|sr_out[1]                                ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; 0.007      ; 6.771      ;
+--------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_rom'                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg0   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg1   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg2   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg3   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg4   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg5   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg6   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg7   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg13  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg2  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg3  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg5  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg6  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg7  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg8  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg9  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg15 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -0.456 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.517      ;
; -0.429 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.490      ;
; -0.375 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.436      ;
; -0.374 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.435      ;
; -0.362 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.423      ;
; -0.351 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.412      ;
; -0.347 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.408      ;
; -0.347 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.408      ;
; -0.342 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.403      ;
; -0.342 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.403      ;
; -0.342 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.403      ;
; -0.341 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.401      ;
; -0.336 ; regbuf:rgB|sr_out[2]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 1.391      ;
; -0.329 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.388      ;
; -0.327 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.387      ;
; -0.324 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.385      ;
; -0.320 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.381      ;
; -0.320 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.381      ;
; -0.315 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.376      ;
; -0.315 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.376      ;
; -0.315 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.376      ;
; -0.315 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.376      ;
; -0.313 ; regbuf:regULA|sr_out[7]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.097      ; 1.409      ;
; -0.307 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.367      ;
; -0.302 ; mips_control:ctr_mips|pstate.readmem_byte_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.361      ;
; -0.298 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 1.353      ;
; -0.297 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.357      ;
; -0.294 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.354      ;
; -0.292 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.349      ;
; -0.290 ; reg:pc|sr_out[9]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.064      ; 1.353      ;
; -0.289 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg9  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.349      ;
; -0.288 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 1.343      ;
; -0.286 ; reg:pc|sr_out[2]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.079      ; 1.364      ;
; -0.280 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.340      ;
; -0.270 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.331      ;
; -0.269 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.330      ;
; -0.266 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.327      ;
; -0.266 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.327      ;
; -0.265 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.326      ;
; -0.263 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.324      ;
; -0.261 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.322      ;
; -0.261 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.322      ;
; -0.261 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.322      ;
; -0.257 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.318      ;
; -0.253 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.314      ;
; -0.251 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.312      ;
; -0.248 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.307      ;
; -0.247 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.306      ;
; -0.243 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.301      ;
; -0.235 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.294      ;
; -0.229 ; regbuf:rgB|sr_out[22]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.094      ; 1.322      ;
; -0.228 ; regbuf:rgB|sr_out[7]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.292      ;
; -0.225 ; regbuf:rgB|sr_out[27]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 1.000        ; 0.085      ; 1.309      ;
; -0.223 ; regbuf:regULA|sr_out[2]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.073      ; 1.295      ;
; -0.223 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.284      ;
; -0.221 ; regbuf:rgB|sr_out[23]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.067      ; 1.287      ;
; -0.220 ; regbuf:rgB|sr_out[8]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 1.000        ; 0.065      ; 1.284      ;
; -0.219 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.278      ;
; -0.218 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.277      ;
; -0.218 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.277      ;
; -0.217 ; regbuf:rgB|sr_out[2]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.274      ;
; -0.216 ; reg:pc|sr_out[6]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 1.276      ;
; -0.214 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.273      ;
; -0.212 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.271      ;
; -0.210 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.271      ;
; -0.209 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.268      ;
; -0.209 ; regbuf:regULA|sr_out[6]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.095      ; 1.303      ;
; -0.206 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.267      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.244 ; regbuf:regULA|sr_out[18]                       ; reg:pc|sr_out[18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.303 ; mips_control:ctr_mips|pstate.readmem_st        ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.455      ;
; 0.361 ; breg:bcoreg|breg32_rtl_1_bypass[19]            ; regbuf:rgB|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.376 ; breg:bcoreg|breg32_rtl_1_bypass[42]            ; regbuf:rgA|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.529      ;
; 0.379 ; breg:bcoreg|breg32_rtl_1_bypass[41]            ; regbuf:rgB|sr_out[30]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; regbuf:rdm|sr_out[5]                           ; breg:bcoreg|breg32_rtl_1_bypass[16]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.532      ;
; 0.386 ; regbuf:rdm|sr_out[6]                           ; breg:bcoreg|breg32_rtl_1_bypass[17]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.538      ;
; 0.403 ; regbuf:rdm|sr_out[18]                          ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.606      ;
; 0.404 ; regbuf:rdm|sr_out[29]                          ; breg:bcoreg|breg32_rtl_1_bypass[40]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.556      ;
; 0.405 ; regbuf:rdm|sr_out[12]                          ; breg:bcoreg|breg32_rtl_1_bypass[23]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.557      ;
; 0.426 ; mips_control:ctr_mips|pstate.rtype_ex_st       ; mips_control:ctr_mips|pstate.writereg_st                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.578      ;
; 0.429 ; regbuf:rdm|sr_out[25]                          ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.632      ;
; 0.461 ; breg:bcoreg|breg32_rtl_1_bypass[23]            ; regbuf:rgB|sr_out[12]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 0.614      ;
; 0.467 ; regbuf:rdm|sr_out[2]                           ; breg:bcoreg|breg32_rtl_1_bypass[13]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.619      ;
; 0.468 ; regbuf:regULA|sr_out[21]                       ; reg:pc|sr_out[21]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.620      ;
; 0.468 ; regbuf:rdm|sr_out[0]                           ; breg:bcoreg|breg32_rtl_1_bypass[11]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.620      ;
; 0.495 ; regbuf:rdm|sr_out[20]                          ; breg:bcoreg|breg32_rtl_1_bypass[31]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; regbuf:rdm|sr_out[19]                          ; breg:bcoreg|breg32_rtl_1_bypass[30]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.648      ;
; 0.515 ; regbuf:rdm|sr_out[19]                          ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.718      ;
; 0.525 ; regbuf:rdm|sr_out[4]                           ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.724      ;
; 0.525 ; regbuf:rdm|sr_out[6]                           ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.724      ;
; 0.527 ; regbuf:rdm|sr_out[18]                          ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ; clk          ; clk         ; 0.000        ; 0.069      ; 0.734      ;
; 0.530 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.682      ;
; 0.530 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.682      ;
; 0.532 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; regbuf:rdm|sr_out[2]                           ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.732      ;
; 0.538 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; reg:ir|sr_out[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.690      ;
; 0.542 ; regbuf:rdm|sr_out[20]                          ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.745      ;
; 0.542 ; mips_control:ctr_mips|pstate.readmem_half_st   ; reg:ir|sr_out[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.694      ;
; 0.543 ; regbuf:rdm|sr_out[7]                           ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 0.000        ; 0.062      ; 0.743      ;
; 0.543 ; regbuf:rdm|sr_out[3]                           ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.742      ;
; 0.551 ; regbuf:rdm|sr_out[21]                          ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ; clk          ; clk         ; 0.000        ; 0.065      ; 0.754      ;
; 0.551 ; regbuf:regULA|sr_out[19]                       ; reg:pc|sr_out[19]                                                                                  ; clk          ; clk         ; 0.000        ; -0.006     ; 0.697      ;
; 0.555 ; regbuf:rdm|sr_out[25]                          ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.754      ;
; 0.555 ; regbuf:rdm|sr_out[7]                           ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk          ; clk         ; 0.000        ; 0.058      ; 0.751      ;
; 0.558 ; regbuf:rdm|sr_out[20]                          ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ; clk          ; clk         ; 0.000        ; 0.069      ; 0.765      ;
; 0.561 ; breg:bcoreg|breg32_rtl_1_bypass[11]            ; regbuf:rgB|sr_out[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.713      ;
; 0.562 ; regbuf:rdm|sr_out[7]                           ; breg:bcoreg|breg32_rtl_1_bypass[18]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.714      ;
; 0.563 ; regbuf:rdm|sr_out[12]                          ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.762      ;
; 0.569 ; mips_control:ctr_mips|pstate.c_mem_add_st      ; mips_control:ctr_mips|pstate.fetch_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.721      ;
; 0.581 ; breg:bcoreg|breg32_rtl_1_bypass[25]            ; regbuf:rgB|sr_out[14]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.733      ;
; 0.583 ; regbuf:rdm|sr_out[23]                          ; breg:bcoreg|breg32_rtl_1_bypass[34]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.735      ;
; 0.584 ; regbuf:regULA|sr_out[5]                        ; reg:pc|sr_out[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.013      ; 0.749      ;
; 0.587 ; reg:ir|sr_out[27]                              ; mips_control:ctr_mips|pstate.writemem_half_st                                                      ; clk          ; clk         ; 0.000        ; 0.004      ; 0.743      ;
; 0.588 ; regbuf:rdm|sr_out[25]                          ; breg:bcoreg|breg32_rtl_1_bypass[36]                                                                ; clk          ; clk         ; 0.000        ; -0.001     ; 0.739      ;
; 0.588 ; reg:ir|sr_out[27]                              ; mips_control:ctr_mips|pstate.readmem_byte_st                                                       ; clk          ; clk         ; 0.000        ; 0.004      ; 0.744      ;
; 0.591 ; regbuf:regULA|sr_out[23]                       ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.743      ;
; 0.592 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.744      ;
; 0.593 ; regbuf:regULA|sr_out[22]                       ; reg:pc|sr_out[22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.003      ; 0.748      ;
; 0.604 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; reg:ir|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.756      ;
; 0.606 ; mips_control:ctr_mips|pstate.branch_ex_st      ; reg:pc|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.004      ; 0.762      ;
; 0.608 ; breg:bcoreg|breg32_rtl_1_bypass[13]            ; regbuf:rgB|sr_out[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.006      ; 0.766      ;
; 0.608 ; regbuf:rdm|sr_out[4]                           ; breg:bcoreg|breg32_rtl_1_bypass[15]                                                                ; clk          ; clk         ; 0.000        ; 0.010      ; 0.770      ;
; 0.609 ; reg:ir|sr_out[27]                              ; mips_control:ctr_mips|pstate.writemem_byte_st                                                      ; clk          ; clk         ; 0.000        ; 0.004      ; 0.765      ;
; 0.616 ; regbuf:regULA|sr_out[0]                        ; reg:pc|sr_out[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.768      ;
; 0.617 ; reg:ir|sr_out[27]                              ; mips_control:ctr_mips|pstate.readmem_st                                                            ; clk          ; clk         ; 0.000        ; 0.004      ; 0.773      ;
; 0.623 ; regbuf:rdm|sr_out[26]                          ; breg:bcoreg|breg32_rtl_1_bypass[37]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.775      ;
; 0.623 ; breg:bcoreg|breg32_rtl_1_bypass[14]            ; regbuf:rgB|sr_out[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.006      ; 0.781      ;
; 0.640 ; mips_control:ctr_mips|pstate.arith_imm_st      ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ; clk          ; clk         ; 0.000        ; 0.066      ; 0.844      ;
; 0.646 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.798      ;
; 0.647 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.799      ;
; 0.651 ; regbuf:rdm|sr_out[0]                           ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.846      ;
; 0.657 ; regbuf:rdm|sr_out[6]                           ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.852      ;
; 0.658 ; regbuf:regULA|sr_out[29]                       ; reg:pc|sr_out[29]                                                                                  ; clk          ; clk         ; 0.000        ; 0.027      ; 0.837      ;
; 0.658 ; regbuf:rdm|sr_out[18]                          ; breg:bcoreg|breg32_rtl_1_bypass[29]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.810      ;
; 0.661 ; regbuf:rdm|sr_out[2]                           ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk          ; clk         ; 0.000        ; 0.057      ; 0.856      ;
; 0.662 ; regbuf:rdm|sr_out[3]                           ; breg:bcoreg|breg32_rtl_1_bypass[14]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.814      ;
; 0.664 ; regbuf:rdm|sr_out[4]                           ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk          ; clk         ; 0.000        ; 0.065      ; 0.867      ;
; 0.667 ; breg:bcoreg|breg32_rtl_1_bypass[42]            ; regbuf:rgB|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; 0.005      ; 0.824      ;
; 0.673 ; mips_control:ctr_mips|pstate.readmem_half_st   ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.825      ;
; 0.675 ; mips_control:ctr_mips|pstate.ldreg_st          ; breg:bcoreg|breg32_rtl_1_bypass[17]                                                                ; clk          ; clk         ; 0.000        ; -0.003     ; 0.824      ;
; 0.676 ; regbuf:rdm|sr_out[1]                           ; breg:bcoreg|breg32_rtl_1_bypass[12]                                                                ; clk          ; clk         ; 0.000        ; 0.002      ; 0.830      ;
; 0.678 ; regbuf:rdm|sr_out[29]                          ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ; clk          ; clk         ; 0.000        ; 0.069      ; 0.885      ;
; 0.679 ; mips_control:ctr_mips|pstate.readmem_half_st   ; reg:ir|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.831      ;
; 0.690 ; regbuf:regULA|sr_out[6]                        ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.034      ; 0.876      ;
; 0.693 ; breg:bcoreg|breg32_rtl_1_bypass[12]            ; regbuf:rgB|sr_out[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.001      ; 0.846      ;
; 0.693 ; regbuf:regULA|sr_out[16]                       ; reg:pc|sr_out[16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.845      ;
; 0.694 ; regbuf:rdm|sr_out[9]                           ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 0.000        ; 0.054      ; 0.886      ;
; 0.700 ; reg:ir|sr_out[28]                              ; mips_control:ctr_mips|pstate.jump_ex_st                                                            ; clk          ; clk         ; 0.000        ; 0.005      ; 0.857      ;
; 0.701 ; regbuf:rdm|sr_out[5]                           ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk          ; clk         ; 0.000        ; 0.058      ; 0.897      ;
; 0.704 ; regbuf:rdm|sr_out[9]                           ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 0.000        ; 0.058      ; 0.900      ;
; 0.704 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[18]                                                                                  ; clk          ; clk         ; 0.000        ; -0.006     ; 0.850      ;
; 0.705 ; breg:bcoreg|breg32_rtl_1_bypass[22]            ; regbuf:rgB|sr_out[11]                                                                              ; clk          ; clk         ; 0.000        ; 0.003      ; 0.860      ;
; 0.705 ; regbuf:regULA|sr_out[1]                        ; reg:pc|sr_out[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.894      ;
; 0.709 ; breg:bcoreg|breg32_rtl_1_bypass[20]            ; regbuf:rgB|sr_out[9]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.861      ;
; 0.713 ; regbuf:regULA|sr_out[0]                        ; breg:bcoreg|breg32_rtl_1_bypass[11]                                                                ; clk          ; clk         ; 0.000        ; 0.008      ; 0.873      ;
; 0.715 ; reg:ir|sr_out[31]                              ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; -0.008     ; 0.859      ;
; 0.721 ; regbuf:regULA|sr_out[17]                       ; reg:pc|sr_out[17]                                                                                  ; clk          ; clk         ; 0.000        ; -0.002     ; 0.871      ;
; 0.723 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; -0.013     ; 0.862      ;
; 0.728 ; reg:ir|sr_out[27]                              ; mips_control:ctr_mips|pstate.branch_ex_st                                                          ; clk          ; clk         ; 0.000        ; -0.002     ; 0.878      ;
; 0.728 ; breg:bcoreg|breg32_rtl_1_bypass[38]            ; regbuf:rgB|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; -0.008     ; 0.872      ;
; 0.728 ; breg:bcoreg|breg32_rtl_1_bypass[30]            ; regbuf:rgB|sr_out[19]                                                                              ; clk          ; clk         ; 0.000        ; -0.022     ; 0.858      ;
; 0.740 ; breg:bcoreg|breg32_rtl_1_bypass[15]            ; regbuf:rgA|sr_out[4]                                                                               ; clk          ; clk         ; 0.000        ; -0.009     ; 0.883      ;
; 0.742 ; breg:bcoreg|breg32_rtl_1_bypass[16]            ; regbuf:rgB|sr_out[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.008      ; 0.902      ;
; 0.743 ; mips_control:ctr_mips|pstate.ldreg_st          ; breg:bcoreg|breg32_rtl_1_bypass[41]                                                                ; clk          ; clk         ; 0.000        ; -0.003     ; 0.892      ;
; 0.744 ; reg:ir|sr_out[16]                              ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.060      ; 0.942      ;
; 0.752 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.006      ; 0.910      ;
; 0.752 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.006      ; 0.910      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_rom'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.529 ; regbuf:rgB|sr_out[11]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.726      ;
; 0.535 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 0.729      ;
; 0.591 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.789      ;
; 0.633 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 0.827      ;
; 0.633 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.831      ;
; 0.636 ; regbuf:rgB|sr_out[7]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.839      ;
; 0.636 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 0.829      ;
; 0.637 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 0.830      ;
; 0.642 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 0.835      ;
; 0.656 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.853      ;
; 0.665 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.863      ;
; 0.676 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.873      ;
; 0.683 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.886      ;
; 0.688 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.885      ;
; 0.694 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.891      ;
; 0.694 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.891      ;
; 0.700 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.898      ;
; 0.703 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.901      ;
; 0.705 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.903      ;
; 0.709 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.907      ;
; 0.709 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.907      ;
; 0.710 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.908      ;
; 0.724 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 0.924      ;
; 0.735 ; regbuf:regULA|sr_out[0]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 0.942      ;
; 0.735 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.933      ;
; 0.738 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.936      ;
; 0.739 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.937      ;
; 0.750 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.948      ;
; 0.754 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 0.954      ;
; 0.759 ; regbuf:rgB|sr_out[16]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.956      ;
; 0.772 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.970      ;
; 0.775 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.972      ;
; 0.781 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.978      ;
; 0.784 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.982      ;
; 0.793 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 0.993      ;
; 0.794 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.991      ;
; 0.796 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.993      ;
; 0.804 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.002      ;
; 0.810 ; regbuf:rgB|sr_out[0]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.010      ;
; 0.810 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.008      ;
; 0.811 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.008      ;
; 0.816 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.014      ;
; 0.820 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.018      ;
; 0.822 ; regbuf:regULA|sr_out[8]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.022      ;
; 0.823 ; regbuf:rgB|sr_out[28]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 1.025      ;
; 0.824 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.020      ;
; 0.833 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.033      ;
; 0.833 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.033      ;
; 0.833 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.033      ;
; 0.835 ; regbuf:rgB|sr_out[12]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.038      ;
; 0.836 ; regbuf:regULA|sr_out[5]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.084      ; 1.058      ;
; 0.837 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.035      ;
; 0.838 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.038      ;
; 0.838 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.038      ;
; 0.838 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.036      ;
; 0.840 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.039      ;
; 0.842 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.042      ;
; 0.846 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.044      ;
; 0.853 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.049      ;
; 0.859 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.059      ;
; 0.862 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.062      ;
; 0.864 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.062      ;
; 0.869 ; regbuf:rgB|sr_out[0]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 1.071      ;
; 0.871 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg9  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.070      ;
; 0.871 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.071      ;
; 0.874 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.072      ;
; 0.877 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.075      ;
; 0.878 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.076      ;
; 0.878 ; regbuf:rgB|sr_out[14]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.073      ;
; 0.878 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.073      ;
; 0.879 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.078      ;
; 0.881 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.076      ;
; 0.883 ; mips_control:ctr_mips|pstate.readmem_byte_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.083      ;
; 0.886 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.084      ;
; 0.887 ; regbuf:rgB|sr_out[30]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 1.089      ;
; 0.888 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.067      ; 1.093      ;
; 0.889 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.087      ;
; 0.890 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.089      ;
; 0.890 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.088      ;
; 0.891 ; mips_control:ctr_mips|pstate.readmem_half_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.089      ;
; 0.893 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.093      ;
; 0.894 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.097      ;
; 0.896 ; regbuf:rgB|sr_out[31]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg15 ; clk          ; clk_rom     ; 0.000        ; 0.078      ; 1.112      ;
; 0.905 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.105      ;
; 0.907 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.106      ;
; 0.908 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.103      ;
; 0.908 ; reg:pc|sr_out[3]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.104      ;
; 0.909 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg15 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.108      ;
; 0.910 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.109      ;
; 0.912 ; reg:pc|sr_out[8]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.112      ;
; 0.912 ; reg:pc|sr_out[4]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.072      ; 1.122      ;
; 0.912 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.111      ;
; 0.913 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.112      ;
; 0.916 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.115      ;
; 0.917 ; regbuf:regULA|sr_out[3]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.117      ;
; 0.919 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg9  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.114      ;
; 0.920 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.119      ;
; 0.920 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.116      ;
; 0.922 ; reg:pc|sr_out[5]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.071      ; 1.131      ;
; 0.923 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg15 ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 1.122      ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_rom'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 1.172 ; 1.172 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.172 ; 0.172 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 11.116 ; 11.116 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 9.418  ; 9.418  ; Rise       ; clk             ;
;  data[1]  ; clk        ; 8.460  ; 8.460  ; Rise       ; clk             ;
;  data[2]  ; clk        ; 9.143  ; 9.143  ; Rise       ; clk             ;
;  data[3]  ; clk        ; 9.021  ; 9.021  ; Rise       ; clk             ;
;  data[4]  ; clk        ; 9.678  ; 9.678  ; Rise       ; clk             ;
;  data[5]  ; clk        ; 8.613  ; 8.613  ; Rise       ; clk             ;
;  data[6]  ; clk        ; 9.391  ; 9.391  ; Rise       ; clk             ;
;  data[7]  ; clk        ; 9.192  ; 9.192  ; Rise       ; clk             ;
;  data[8]  ; clk        ; 9.246  ; 9.246  ; Rise       ; clk             ;
;  data[9]  ; clk        ; 9.183  ; 9.183  ; Rise       ; clk             ;
;  data[10] ; clk        ; 9.471  ; 9.471  ; Rise       ; clk             ;
;  data[11] ; clk        ; 8.852  ; 8.852  ; Rise       ; clk             ;
;  data[12] ; clk        ; 9.353  ; 9.353  ; Rise       ; clk             ;
;  data[13] ; clk        ; 8.472  ; 8.472  ; Rise       ; clk             ;
;  data[14] ; clk        ; 9.767  ; 9.767  ; Rise       ; clk             ;
;  data[15] ; clk        ; 9.178  ; 9.178  ; Rise       ; clk             ;
;  data[16] ; clk        ; 9.102  ; 9.102  ; Rise       ; clk             ;
;  data[17] ; clk        ; 9.227  ; 9.227  ; Rise       ; clk             ;
;  data[18] ; clk        ; 8.632  ; 8.632  ; Rise       ; clk             ;
;  data[19] ; clk        ; 8.527  ; 8.527  ; Rise       ; clk             ;
;  data[20] ; clk        ; 9.869  ; 9.869  ; Rise       ; clk             ;
;  data[21] ; clk        ; 9.003  ; 9.003  ; Rise       ; clk             ;
;  data[22] ; clk        ; 9.959  ; 9.959  ; Rise       ; clk             ;
;  data[23] ; clk        ; 8.442  ; 8.442  ; Rise       ; clk             ;
;  data[24] ; clk        ; 9.676  ; 9.676  ; Rise       ; clk             ;
;  data[25] ; clk        ; 9.203  ; 9.203  ; Rise       ; clk             ;
;  data[26] ; clk        ; 9.740  ; 9.740  ; Rise       ; clk             ;
;  data[27] ; clk        ; 9.086  ; 9.086  ; Rise       ; clk             ;
;  data[28] ; clk        ; 11.116 ; 11.116 ; Rise       ; clk             ;
;  data[29] ; clk        ; 9.771  ; 9.771  ; Rise       ; clk             ;
;  data[30] ; clk        ; 9.757  ; 9.757  ; Rise       ; clk             ;
;  data[31] ; clk        ; 9.061  ; 9.061  ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 7.892  ; 7.892  ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.667  ; 6.667  ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.847  ; 6.847  ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 6.926  ; 6.926  ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 7.100  ; 7.100  ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 6.999  ; 6.999  ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.862  ; 6.862  ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.918  ; 6.918  ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.897  ; 6.897  ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 7.268  ; 7.268  ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 7.592  ; 7.592  ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.893  ; 6.893  ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 7.372  ; 7.372  ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 6.997  ; 6.997  ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.612  ; 6.612  ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.413  ; 6.413  ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 7.780  ; 7.780  ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.828  ; 6.828  ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.982  ; 6.982  ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 7.015  ; 7.015  ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.698  ; 6.698  ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.635  ; 6.635  ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.861  ; 6.861  ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.618  ; 6.618  ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 7.014  ; 7.014  ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.878  ; 6.878  ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 7.064  ; 7.064  ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.630  ; 6.630  ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.955  ; 6.955  ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 7.892  ; 7.892  ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 7.289  ; 7.289  ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.612  ; 6.612  ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 6.900  ; 6.900  ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; clk        ; 4.501 ; 4.501 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 5.065 ; 5.065 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 4.748 ; 4.748 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 4.641 ; 4.641 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 5.024 ; 5.024 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 5.337 ; 5.337 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 4.973 ; 4.973 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 4.957 ; 4.957 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 5.027 ; 5.027 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 4.757 ; 4.757 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 5.876 ; 5.876 ; Rise       ; clk             ;
;  data[10] ; clk        ; 4.643 ; 4.643 ; Rise       ; clk             ;
;  data[11] ; clk        ; 4.533 ; 4.533 ; Rise       ; clk             ;
;  data[12] ; clk        ; 4.689 ; 4.689 ; Rise       ; clk             ;
;  data[13] ; clk        ; 4.991 ; 4.991 ; Rise       ; clk             ;
;  data[14] ; clk        ; 4.936 ; 4.936 ; Rise       ; clk             ;
;  data[15] ; clk        ; 5.402 ; 5.402 ; Rise       ; clk             ;
;  data[16] ; clk        ; 4.897 ; 4.897 ; Rise       ; clk             ;
;  data[17] ; clk        ; 6.334 ; 6.334 ; Rise       ; clk             ;
;  data[18] ; clk        ; 4.734 ; 4.734 ; Rise       ; clk             ;
;  data[19] ; clk        ; 4.871 ; 4.871 ; Rise       ; clk             ;
;  data[20] ; clk        ; 4.651 ; 4.651 ; Rise       ; clk             ;
;  data[21] ; clk        ; 4.851 ; 4.851 ; Rise       ; clk             ;
;  data[22] ; clk        ; 4.693 ; 4.693 ; Rise       ; clk             ;
;  data[23] ; clk        ; 4.847 ; 4.847 ; Rise       ; clk             ;
;  data[24] ; clk        ; 4.964 ; 4.964 ; Rise       ; clk             ;
;  data[25] ; clk        ; 4.840 ; 4.840 ; Rise       ; clk             ;
;  data[26] ; clk        ; 4.849 ; 4.849 ; Rise       ; clk             ;
;  data[27] ; clk        ; 4.517 ; 4.517 ; Rise       ; clk             ;
;  data[28] ; clk        ; 5.348 ; 5.348 ; Rise       ; clk             ;
;  data[29] ; clk        ; 5.036 ; 5.036 ; Rise       ; clk             ;
;  data[30] ; clk        ; 4.501 ; 4.501 ; Rise       ; clk             ;
;  data[31] ; clk        ; 5.262 ; 5.262 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 6.413 ; 6.413 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.667 ; 6.667 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.847 ; 6.847 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 6.926 ; 6.926 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 7.100 ; 7.100 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 6.999 ; 6.999 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.862 ; 6.862 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.918 ; 6.918 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.897 ; 6.897 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 7.268 ; 7.268 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 7.592 ; 7.592 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.893 ; 6.893 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 7.372 ; 7.372 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 6.997 ; 6.997 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.612 ; 6.612 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.413 ; 6.413 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 7.780 ; 7.780 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.828 ; 6.828 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.982 ; 6.982 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 7.015 ; 7.015 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.698 ; 6.698 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.635 ; 6.635 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.861 ; 6.861 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.618 ; 6.618 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 7.014 ; 7.014 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.878 ; 6.878 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 7.064 ; 7.064 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.630 ; 6.630 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.955 ; 6.955 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 7.892 ; 7.892 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 7.289 ; 7.289 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.612 ; 6.612 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 6.900 ; 6.900 ; Rise       ; clk_rom         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.948 ; 6.948 ; 6.948 ; 6.948 ;
; debug[0]   ; data[1]     ; 6.325 ; 6.325 ; 6.325 ; 6.325 ;
; debug[0]   ; data[2]     ; 6.388 ; 6.388 ; 6.388 ; 6.388 ;
; debug[0]   ; data[3]     ; 6.430 ; 6.430 ; 6.430 ; 6.430 ;
; debug[0]   ; data[4]     ; 6.726 ; 6.726 ; 6.726 ; 6.726 ;
; debug[0]   ; data[5]     ; 6.561 ; 6.561 ; 6.561 ; 6.561 ;
; debug[0]   ; data[6]     ; 6.858 ; 6.858 ; 6.858 ; 6.858 ;
; debug[0]   ; data[7]     ; 6.511 ; 6.511 ; 6.511 ; 6.511 ;
; debug[0]   ; data[8]     ; 6.947 ; 6.947 ; 6.947 ; 6.947 ;
; debug[0]   ; data[9]     ; 7.571 ; 7.571 ; 7.571 ; 7.571 ;
; debug[0]   ; data[10]    ; 6.175 ; 6.175 ; 6.175 ; 6.175 ;
; debug[0]   ; data[11]    ; 6.311 ; 6.311 ; 6.311 ; 6.311 ;
; debug[0]   ; data[12]    ; 6.662 ; 6.662 ; 6.662 ; 6.662 ;
; debug[0]   ; data[13]    ; 6.399 ; 6.399 ; 6.399 ; 6.399 ;
; debug[0]   ; data[14]    ; 6.713 ; 6.713 ; 6.713 ; 6.713 ;
; debug[0]   ; data[15]    ; 7.139 ; 7.139 ; 7.139 ; 7.139 ;
; debug[0]   ; data[16]    ; 6.719 ; 6.719 ; 6.719 ; 6.719 ;
; debug[0]   ; data[17]    ; 7.589 ; 7.589 ; 7.589 ; 7.589 ;
; debug[0]   ; data[18]    ; 6.508 ; 6.508 ; 6.508 ; 6.508 ;
; debug[0]   ; data[19]    ; 6.636 ; 6.636 ; 6.636 ; 6.636 ;
; debug[0]   ; data[20]    ; 6.997 ; 6.997 ; 6.997 ; 6.997 ;
; debug[0]   ; data[21]    ; 6.612 ; 6.612 ; 6.612 ; 6.612 ;
; debug[0]   ; data[22]    ; 6.977 ; 6.977 ; 6.977 ; 6.977 ;
; debug[0]   ; data[23]    ; 6.740 ; 6.740 ; 6.740 ; 6.740 ;
; debug[0]   ; data[24]    ; 6.729 ; 6.729 ; 6.729 ; 6.729 ;
; debug[0]   ; data[25]    ; 6.922 ; 6.922 ; 6.922 ; 6.922 ;
; debug[0]   ; data[26]    ; 7.283 ; 7.283 ; 7.283 ; 7.283 ;
; debug[0]   ; data[27]    ; 6.548 ; 6.548 ; 6.548 ; 6.548 ;
; debug[0]   ; data[28]    ; 8.421 ; 8.421 ; 8.421 ; 8.421 ;
; debug[0]   ; data[29]    ; 6.772 ; 6.772 ; 6.772 ; 6.772 ;
; debug[0]   ; data[30]    ; 7.004 ; 7.004 ; 7.004 ; 7.004 ;
; debug[0]   ; data[31]    ; 7.009 ; 7.009 ; 7.009 ; 7.009 ;
; debug[1]   ; data[0]     ; 7.257 ; 7.257 ; 7.257 ; 7.257 ;
; debug[1]   ; data[1]     ; 6.859 ; 6.859 ; 6.859 ; 6.859 ;
; debug[1]   ; data[2]     ; 7.101 ; 7.101 ; 7.101 ; 7.101 ;
; debug[1]   ; data[3]     ; 6.959 ; 6.959 ; 6.959 ; 6.959 ;
; debug[1]   ; data[4]     ; 6.608 ; 6.608 ; 6.608 ; 6.608 ;
; debug[1]   ; data[5]     ; 7.090 ; 7.090 ; 7.090 ; 7.090 ;
; debug[1]   ; data[6]     ; 7.180 ; 7.180 ; 7.180 ; 7.180 ;
; debug[1]   ; data[7]     ; 7.090 ; 7.090 ; 7.090 ; 7.090 ;
; debug[1]   ; data[8]     ; 6.978 ; 6.978 ; 6.978 ; 6.978 ;
; debug[1]   ; data[9]     ; 7.637 ; 7.637 ; 7.637 ; 7.637 ;
; debug[1]   ; data[10]    ; 6.455 ; 6.455 ; 6.455 ; 6.455 ;
; debug[1]   ; data[11]    ; 6.476 ; 6.476 ; 6.476 ; 6.476 ;
; debug[1]   ; data[12]    ; 7.012 ; 7.012 ; 7.012 ; 7.012 ;
; debug[1]   ; data[13]    ; 6.939 ; 6.939 ; 6.939 ; 6.939 ;
; debug[1]   ; data[14]    ; 6.876 ; 6.876 ; 6.876 ; 6.876 ;
; debug[1]   ; data[15]    ; 7.028 ; 7.028 ; 7.028 ; 7.028 ;
; debug[1]   ; data[16]    ; 7.161 ; 7.161 ; 7.161 ; 7.161 ;
; debug[1]   ; data[17]    ; 7.591 ; 7.591 ; 7.591 ; 7.591 ;
; debug[1]   ; data[18]    ; 6.950 ; 6.950 ; 6.950 ; 6.950 ;
; debug[1]   ; data[19]    ; 7.070 ; 7.070 ; 7.070 ; 7.070 ;
; debug[1]   ; data[20]    ; 7.073 ; 7.073 ; 7.073 ; 7.073 ;
; debug[1]   ; data[21]    ; 7.047 ; 7.047 ; 7.047 ; 7.047 ;
; debug[1]   ; data[22]    ; 7.250 ; 7.250 ; 7.250 ; 7.250 ;
; debug[1]   ; data[23]    ; 7.012 ; 7.012 ; 7.012 ; 7.012 ;
; debug[1]   ; data[24]    ; 6.761 ; 6.761 ; 6.761 ; 6.761 ;
; debug[1]   ; data[25]    ; 6.964 ; 6.964 ; 6.964 ; 6.964 ;
; debug[1]   ; data[26]    ; 7.040 ; 7.040 ; 7.040 ; 7.040 ;
; debug[1]   ; data[27]    ; 6.655 ; 6.655 ; 6.655 ; 6.655 ;
; debug[1]   ; data[28]    ; 8.053 ; 8.053 ; 8.053 ; 8.053 ;
; debug[1]   ; data[29]    ; 6.663 ; 6.663 ; 6.663 ; 6.663 ;
; debug[1]   ; data[30]    ; 7.006 ; 7.006 ; 7.006 ; 7.006 ;
; debug[1]   ; data[31]    ; 6.839 ; 6.839 ; 6.839 ; 6.839 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.948 ; 6.948 ; 6.948 ; 6.948 ;
; debug[0]   ; data[1]     ; 6.101 ; 6.101 ; 6.101 ; 6.101 ;
; debug[0]   ; data[2]     ; 6.388 ; 6.388 ; 6.388 ; 6.388 ;
; debug[0]   ; data[3]     ; 6.080 ; 6.080 ; 6.080 ; 6.080 ;
; debug[0]   ; data[4]     ; 6.726 ; 6.726 ; 6.726 ; 6.726 ;
; debug[0]   ; data[5]     ; 6.274 ; 6.274 ; 6.274 ; 6.274 ;
; debug[0]   ; data[6]     ; 6.858 ; 6.858 ; 6.858 ; 6.858 ;
; debug[0]   ; data[7]     ; 6.230 ; 6.230 ; 6.230 ; 6.230 ;
; debug[0]   ; data[8]     ; 6.947 ; 6.947 ; 6.947 ; 6.947 ;
; debug[0]   ; data[9]     ; 6.775 ; 6.775 ; 6.775 ; 6.775 ;
; debug[0]   ; data[10]    ; 6.175 ; 6.175 ; 6.175 ; 6.175 ;
; debug[0]   ; data[11]    ; 6.098 ; 6.098 ; 6.098 ; 6.098 ;
; debug[0]   ; data[12]    ; 6.662 ; 6.662 ; 6.662 ; 6.662 ;
; debug[0]   ; data[13]    ; 6.056 ; 6.056 ; 6.056 ; 6.056 ;
; debug[0]   ; data[14]    ; 6.713 ; 6.713 ; 6.713 ; 6.713 ;
; debug[0]   ; data[15]    ; 6.859 ; 6.859 ; 6.859 ; 6.859 ;
; debug[0]   ; data[16]    ; 6.719 ; 6.719 ; 6.719 ; 6.719 ;
; debug[0]   ; data[17]    ; 6.638 ; 6.638 ; 6.638 ; 6.638 ;
; debug[0]   ; data[18]    ; 6.508 ; 6.508 ; 6.508 ; 6.508 ;
; debug[0]   ; data[19]    ; 6.334 ; 6.334 ; 6.334 ; 6.334 ;
; debug[0]   ; data[20]    ; 6.997 ; 6.997 ; 6.997 ; 6.997 ;
; debug[0]   ; data[21]    ; 6.320 ; 6.320 ; 6.320 ; 6.320 ;
; debug[0]   ; data[22]    ; 6.977 ; 6.977 ; 6.977 ; 6.977 ;
; debug[0]   ; data[23]    ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; debug[0]   ; data[24]    ; 6.729 ; 6.729 ; 6.729 ; 6.729 ;
; debug[0]   ; data[25]    ; 6.566 ; 6.566 ; 6.566 ; 6.566 ;
; debug[0]   ; data[26]    ; 7.283 ; 7.283 ; 7.283 ; 7.283 ;
; debug[0]   ; data[27]    ; 6.391 ; 6.391 ; 6.391 ; 6.391 ;
; debug[0]   ; data[28]    ; 8.421 ; 8.421 ; 8.421 ; 8.421 ;
; debug[0]   ; data[29]    ; 6.496 ; 6.496 ; 6.496 ; 6.496 ;
; debug[0]   ; data[30]    ; 7.004 ; 7.004 ; 7.004 ; 7.004 ;
; debug[0]   ; data[31]    ; 6.455 ; 6.455 ; 6.455 ; 6.455 ;
; debug[1]   ; data[0]     ; 6.962 ; 6.962 ; 6.962 ; 6.962 ;
; debug[1]   ; data[1]     ; 6.859 ; 6.859 ; 6.859 ; 6.859 ;
; debug[1]   ; data[2]     ; 6.889 ; 6.889 ; 6.889 ; 6.889 ;
; debug[1]   ; data[3]     ; 6.959 ; 6.959 ; 6.959 ; 6.959 ;
; debug[1]   ; data[4]     ; 6.439 ; 6.439 ; 6.439 ; 6.439 ;
; debug[1]   ; data[5]     ; 7.090 ; 7.090 ; 7.090 ; 7.090 ;
; debug[1]   ; data[6]     ; 6.239 ; 6.239 ; 6.239 ; 6.239 ;
; debug[1]   ; data[7]     ; 7.090 ; 7.090 ; 7.090 ; 7.090 ;
; debug[1]   ; data[8]     ; 6.952 ; 6.952 ; 6.952 ; 6.952 ;
; debug[1]   ; data[9]     ; 7.637 ; 7.637 ; 7.637 ; 7.637 ;
; debug[1]   ; data[10]    ; 6.161 ; 6.161 ; 6.161 ; 6.161 ;
; debug[1]   ; data[11]    ; 6.476 ; 6.476 ; 6.476 ; 6.476 ;
; debug[1]   ; data[12]    ; 6.064 ; 6.064 ; 6.064 ; 6.064 ;
; debug[1]   ; data[13]    ; 6.939 ; 6.939 ; 6.939 ; 6.939 ;
; debug[1]   ; data[14]    ; 6.754 ; 6.754 ; 6.754 ; 6.754 ;
; debug[1]   ; data[15]    ; 7.028 ; 7.028 ; 7.028 ; 7.028 ;
; debug[1]   ; data[16]    ; 6.881 ; 6.881 ; 6.881 ; 6.881 ;
; debug[1]   ; data[17]    ; 7.591 ; 7.591 ; 7.591 ; 7.591 ;
; debug[1]   ; data[18]    ; 6.783 ; 6.783 ; 6.783 ; 6.783 ;
; debug[1]   ; data[19]    ; 7.070 ; 7.070 ; 7.070 ; 7.070 ;
; debug[1]   ; data[20]    ; 6.301 ; 6.301 ; 6.301 ; 6.301 ;
; debug[1]   ; data[21]    ; 7.047 ; 7.047 ; 7.047 ; 7.047 ;
; debug[1]   ; data[22]    ; 6.470 ; 6.470 ; 6.470 ; 6.470 ;
; debug[1]   ; data[23]    ; 7.012 ; 7.012 ; 7.012 ; 7.012 ;
; debug[1]   ; data[24]    ; 6.467 ; 6.467 ; 6.467 ; 6.467 ;
; debug[1]   ; data[25]    ; 6.964 ; 6.964 ; 6.964 ; 6.964 ;
; debug[1]   ; data[26]    ; 6.212 ; 6.212 ; 6.212 ; 6.212 ;
; debug[1]   ; data[27]    ; 6.655 ; 6.655 ; 6.655 ; 6.655 ;
; debug[1]   ; data[28]    ; 7.039 ; 7.039 ; 7.039 ; 7.039 ;
; debug[1]   ; data[29]    ; 6.663 ; 6.663 ; 6.663 ; 6.663 ;
; debug[1]   ; data[30]    ; 6.387 ; 6.387 ; 6.387 ; 6.387 ;
; debug[1]   ; data[31]    ; 6.839 ; 6.839 ; 6.839 ; 6.839 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -14.380   ; 0.244 ; N/A      ; N/A     ; -2.000              ;
;  clk             ; -14.380   ; 0.244 ; N/A      ; N/A     ; -1.627              ;
;  clk_rom         ; -2.229    ; 0.529 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -1989.63  ; 0.0   ; 0.0      ; 0.0     ; -1083.86            ;
;  clk             ; -1841.691 ; 0.000 ; N/A      ; N/A     ; -738.480            ;
;  clk_rom         ; -147.939  ; 0.000 ; N/A      ; N/A     ; -345.380            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 2.840 ; 2.840 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.172 ; 0.172 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 22.777 ; 22.777 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 19.427 ; 19.427 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 17.250 ; 17.250 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 18.916 ; 18.916 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 18.502 ; 18.502 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 19.840 ; 19.840 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 17.646 ; 17.646 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 19.452 ; 19.452 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 18.895 ; 18.895 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 18.981 ; 18.981 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 18.985 ; 18.985 ; Rise       ; clk             ;
;  data[10] ; clk        ; 19.719 ; 19.719 ; Rise       ; clk             ;
;  data[11] ; clk        ; 18.143 ; 18.143 ; Rise       ; clk             ;
;  data[12] ; clk        ; 19.253 ; 19.253 ; Rise       ; clk             ;
;  data[13] ; clk        ; 17.405 ; 17.405 ; Rise       ; clk             ;
;  data[14] ; clk        ; 20.268 ; 20.268 ; Rise       ; clk             ;
;  data[15] ; clk        ; 18.625 ; 18.625 ; Rise       ; clk             ;
;  data[16] ; clk        ; 18.818 ; 18.818 ; Rise       ; clk             ;
;  data[17] ; clk        ; 18.980 ; 18.980 ; Rise       ; clk             ;
;  data[18] ; clk        ; 17.642 ; 17.642 ; Rise       ; clk             ;
;  data[19] ; clk        ; 17.384 ; 17.384 ; Rise       ; clk             ;
;  data[20] ; clk        ; 20.181 ; 20.181 ; Rise       ; clk             ;
;  data[21] ; clk        ; 18.370 ; 18.370 ; Rise       ; clk             ;
;  data[22] ; clk        ; 20.483 ; 20.483 ; Rise       ; clk             ;
;  data[23] ; clk        ; 17.144 ; 17.144 ; Rise       ; clk             ;
;  data[24] ; clk        ; 19.874 ; 19.874 ; Rise       ; clk             ;
;  data[25] ; clk        ; 18.770 ; 18.770 ; Rise       ; clk             ;
;  data[26] ; clk        ; 20.063 ; 20.063 ; Rise       ; clk             ;
;  data[27] ; clk        ; 18.473 ; 18.473 ; Rise       ; clk             ;
;  data[28] ; clk        ; 22.777 ; 22.777 ; Rise       ; clk             ;
;  data[29] ; clk        ; 19.781 ; 19.781 ; Rise       ; clk             ;
;  data[30] ; clk        ; 19.878 ; 19.878 ; Rise       ; clk             ;
;  data[31] ; clk        ; 18.185 ; 18.185 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 14.082 ; 14.082 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.642 ; 11.642 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 12.074 ; 12.074 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 12.248 ; 12.248 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 12.563 ; 12.563 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 12.363 ; 12.363 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 12.121 ; 12.121 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 12.266 ; 12.266 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 12.205 ; 12.205 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 12.936 ; 12.936 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 13.632 ; 13.632 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 12.174 ; 12.174 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 12.963 ; 12.963 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 12.344 ; 12.344 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.616 ; 11.616 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 11.126 ; 11.126 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 13.983 ; 13.983 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 11.996 ; 11.996 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 12.373 ; 12.373 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 12.348 ; 12.348 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.725 ; 11.725 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 11.636 ; 11.636 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 12.103 ; 12.103 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 11.581 ; 11.581 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 12.416 ; 12.416 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 12.148 ; 12.148 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 12.592 ; 12.592 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.641 ; 11.641 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 12.287 ; 12.287 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 14.082 ; 14.082 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 12.927 ; 12.927 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 11.605 ; 11.605 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 12.212 ; 12.212 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; clk        ; 4.501 ; 4.501 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 5.065 ; 5.065 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 4.748 ; 4.748 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 4.641 ; 4.641 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 5.024 ; 5.024 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 5.337 ; 5.337 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 4.973 ; 4.973 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 4.957 ; 4.957 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 5.027 ; 5.027 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 4.757 ; 4.757 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 5.876 ; 5.876 ; Rise       ; clk             ;
;  data[10] ; clk        ; 4.643 ; 4.643 ; Rise       ; clk             ;
;  data[11] ; clk        ; 4.533 ; 4.533 ; Rise       ; clk             ;
;  data[12] ; clk        ; 4.689 ; 4.689 ; Rise       ; clk             ;
;  data[13] ; clk        ; 4.991 ; 4.991 ; Rise       ; clk             ;
;  data[14] ; clk        ; 4.936 ; 4.936 ; Rise       ; clk             ;
;  data[15] ; clk        ; 5.402 ; 5.402 ; Rise       ; clk             ;
;  data[16] ; clk        ; 4.897 ; 4.897 ; Rise       ; clk             ;
;  data[17] ; clk        ; 6.334 ; 6.334 ; Rise       ; clk             ;
;  data[18] ; clk        ; 4.734 ; 4.734 ; Rise       ; clk             ;
;  data[19] ; clk        ; 4.871 ; 4.871 ; Rise       ; clk             ;
;  data[20] ; clk        ; 4.651 ; 4.651 ; Rise       ; clk             ;
;  data[21] ; clk        ; 4.851 ; 4.851 ; Rise       ; clk             ;
;  data[22] ; clk        ; 4.693 ; 4.693 ; Rise       ; clk             ;
;  data[23] ; clk        ; 4.847 ; 4.847 ; Rise       ; clk             ;
;  data[24] ; clk        ; 4.964 ; 4.964 ; Rise       ; clk             ;
;  data[25] ; clk        ; 4.840 ; 4.840 ; Rise       ; clk             ;
;  data[26] ; clk        ; 4.849 ; 4.849 ; Rise       ; clk             ;
;  data[27] ; clk        ; 4.517 ; 4.517 ; Rise       ; clk             ;
;  data[28] ; clk        ; 5.348 ; 5.348 ; Rise       ; clk             ;
;  data[29] ; clk        ; 5.036 ; 5.036 ; Rise       ; clk             ;
;  data[30] ; clk        ; 4.501 ; 4.501 ; Rise       ; clk             ;
;  data[31] ; clk        ; 5.262 ; 5.262 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 6.413 ; 6.413 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.667 ; 6.667 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 6.847 ; 6.847 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 6.926 ; 6.926 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 7.100 ; 7.100 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 6.999 ; 6.999 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.862 ; 6.862 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.918 ; 6.918 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.897 ; 6.897 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 7.268 ; 7.268 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 7.592 ; 7.592 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.893 ; 6.893 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 7.372 ; 7.372 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 6.997 ; 6.997 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.612 ; 6.612 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.413 ; 6.413 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 7.780 ; 7.780 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.828 ; 6.828 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.982 ; 6.982 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 7.015 ; 7.015 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.698 ; 6.698 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.635 ; 6.635 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.861 ; 6.861 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 6.618 ; 6.618 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 7.014 ; 7.014 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.878 ; 6.878 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 7.064 ; 7.064 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.630 ; 6.630 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.955 ; 6.955 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 7.892 ; 7.892 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 7.289 ; 7.289 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.612 ; 6.612 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 6.900 ; 6.900 ; Rise       ; clk_rom         ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 12.887 ; 12.887 ; 12.887 ; 12.887 ;
; debug[0]   ; data[1]     ; 11.528 ; 11.528 ; 11.528 ; 11.528 ;
; debug[0]   ; data[2]     ; 11.662 ; 11.662 ; 11.662 ; 11.662 ;
; debug[0]   ; data[3]     ; 11.756 ; 11.756 ; 11.756 ; 11.756 ;
; debug[0]   ; data[4]     ; 12.319 ; 12.319 ; 12.319 ; 12.319 ;
; debug[0]   ; data[5]     ; 12.063 ; 12.063 ; 12.063 ; 12.063 ;
; debug[0]   ; data[6]     ; 12.738 ; 12.738 ; 12.738 ; 12.738 ;
; debug[0]   ; data[7]     ; 11.985 ; 11.985 ; 11.985 ; 11.985 ;
; debug[0]   ; data[8]     ; 12.793 ; 12.793 ; 12.793 ; 12.793 ;
; debug[0]   ; data[9]     ; 14.234 ; 14.234 ; 14.234 ; 14.234 ;
; debug[0]   ; data[10]    ; 11.278 ; 11.278 ; 11.278 ; 11.278 ;
; debug[0]   ; data[11]    ; 11.591 ; 11.591 ; 11.591 ; 11.591 ;
; debug[0]   ; data[12]    ; 12.307 ; 12.307 ; 12.307 ; 12.307 ;
; debug[0]   ; data[13]    ; 11.723 ; 11.723 ; 11.723 ; 11.723 ;
; debug[0]   ; data[14]    ; 12.467 ; 12.467 ; 12.467 ; 12.467 ;
; debug[0]   ; data[15]    ; 13.229 ; 13.229 ; 13.229 ; 13.229 ;
; debug[0]   ; data[16]    ; 12.346 ; 12.346 ; 12.346 ; 12.346 ;
; debug[0]   ; data[17]    ; 14.274 ; 14.274 ; 14.274 ; 14.274 ;
; debug[0]   ; data[18]    ; 11.847 ; 11.847 ; 11.847 ; 11.847 ;
; debug[0]   ; data[19]    ; 12.152 ; 12.152 ; 12.152 ; 12.152 ;
; debug[0]   ; data[20]    ; 12.977 ; 12.977 ; 12.977 ; 12.977 ;
; debug[0]   ; data[21]    ; 12.178 ; 12.178 ; 12.178 ; 12.178 ;
; debug[0]   ; data[22]    ; 12.875 ; 12.875 ; 12.875 ; 12.875 ;
; debug[0]   ; data[23]    ; 12.399 ; 12.399 ; 12.399 ; 12.399 ;
; debug[0]   ; data[24]    ; 12.385 ; 12.385 ; 12.385 ; 12.385 ;
; debug[0]   ; data[25]    ; 12.820 ; 12.820 ; 12.820 ; 12.820 ;
; debug[0]   ; data[26]    ; 13.611 ; 13.611 ; 13.611 ; 13.611 ;
; debug[0]   ; data[27]    ; 12.023 ; 12.023 ; 12.023 ; 12.023 ;
; debug[0]   ; data[28]    ; 15.679 ; 15.679 ; 15.679 ; 15.679 ;
; debug[0]   ; data[29]    ; 12.492 ; 12.492 ; 12.492 ; 12.492 ;
; debug[0]   ; data[30]    ; 13.028 ; 13.028 ; 13.028 ; 13.028 ;
; debug[0]   ; data[31]    ; 13.014 ; 13.014 ; 13.014 ; 13.014 ;
; debug[1]   ; data[0]     ; 13.489 ; 13.489 ; 13.489 ; 13.489 ;
; debug[1]   ; data[1]     ; 12.638 ; 12.638 ; 12.638 ; 12.638 ;
; debug[1]   ; data[2]     ; 13.167 ; 13.167 ; 13.167 ; 13.167 ;
; debug[1]   ; data[3]     ; 12.862 ; 12.862 ; 12.862 ; 12.862 ;
; debug[1]   ; data[4]     ; 12.074 ; 12.074 ; 12.074 ; 12.074 ;
; debug[1]   ; data[5]     ; 13.168 ; 13.168 ; 13.168 ; 13.168 ;
; debug[1]   ; data[6]     ; 13.430 ; 13.430 ; 13.430 ; 13.430 ;
; debug[1]   ; data[7]     ; 13.184 ; 13.184 ; 13.184 ; 13.184 ;
; debug[1]   ; data[8]     ; 12.877 ; 12.877 ; 12.877 ; 12.877 ;
; debug[1]   ; data[9]     ; 14.443 ; 14.443 ; 14.443 ; 14.443 ;
; debug[1]   ; data[10]    ; 11.837 ; 11.837 ; 11.837 ; 11.837 ;
; debug[1]   ; data[11]    ; 11.884 ; 11.884 ; 11.884 ; 11.884 ;
; debug[1]   ; data[12]    ; 12.978 ; 12.978 ; 12.978 ; 12.978 ;
; debug[1]   ; data[13]    ; 12.843 ; 12.843 ; 12.843 ; 12.843 ;
; debug[1]   ; data[14]    ; 12.758 ; 12.758 ; 12.758 ; 12.758 ;
; debug[1]   ; data[15]    ; 13.009 ; 13.009 ; 13.009 ; 13.009 ;
; debug[1]   ; data[16]    ; 13.254 ; 13.254 ; 13.254 ; 13.254 ;
; debug[1]   ; data[17]    ; 14.294 ; 14.294 ; 14.294 ; 14.294 ;
; debug[1]   ; data[18]    ; 12.754 ; 12.754 ; 12.754 ; 12.754 ;
; debug[1]   ; data[19]    ; 13.047 ; 13.047 ; 13.047 ; 13.047 ;
; debug[1]   ; data[20]    ; 13.141 ; 13.141 ; 13.141 ; 13.141 ;
; debug[1]   ; data[21]    ; 13.075 ; 13.075 ; 13.075 ; 13.075 ;
; debug[1]   ; data[22]    ; 13.429 ; 13.429 ; 13.429 ; 13.429 ;
; debug[1]   ; data[23]    ; 12.951 ; 12.951 ; 12.951 ; 12.951 ;
; debug[1]   ; data[24]    ; 12.466 ; 12.466 ; 12.466 ; 12.466 ;
; debug[1]   ; data[25]    ; 12.933 ; 12.933 ; 12.933 ; 12.933 ;
; debug[1]   ; data[26]    ; 13.106 ; 13.106 ; 13.106 ; 13.106 ;
; debug[1]   ; data[27]    ; 12.249 ; 12.249 ; 12.249 ; 12.249 ;
; debug[1]   ; data[28]    ; 14.880 ; 14.880 ; 14.880 ; 14.880 ;
; debug[1]   ; data[29]    ; 12.271 ; 12.271 ; 12.271 ; 12.271 ;
; debug[1]   ; data[30]    ; 13.053 ; 13.053 ; 13.053 ; 13.053 ;
; debug[1]   ; data[31]    ; 12.583 ; 12.583 ; 12.583 ; 12.583 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.948 ; 6.948 ; 6.948 ; 6.948 ;
; debug[0]   ; data[1]     ; 6.101 ; 6.101 ; 6.101 ; 6.101 ;
; debug[0]   ; data[2]     ; 6.388 ; 6.388 ; 6.388 ; 6.388 ;
; debug[0]   ; data[3]     ; 6.080 ; 6.080 ; 6.080 ; 6.080 ;
; debug[0]   ; data[4]     ; 6.726 ; 6.726 ; 6.726 ; 6.726 ;
; debug[0]   ; data[5]     ; 6.274 ; 6.274 ; 6.274 ; 6.274 ;
; debug[0]   ; data[6]     ; 6.858 ; 6.858 ; 6.858 ; 6.858 ;
; debug[0]   ; data[7]     ; 6.230 ; 6.230 ; 6.230 ; 6.230 ;
; debug[0]   ; data[8]     ; 6.947 ; 6.947 ; 6.947 ; 6.947 ;
; debug[0]   ; data[9]     ; 6.775 ; 6.775 ; 6.775 ; 6.775 ;
; debug[0]   ; data[10]    ; 6.175 ; 6.175 ; 6.175 ; 6.175 ;
; debug[0]   ; data[11]    ; 6.098 ; 6.098 ; 6.098 ; 6.098 ;
; debug[0]   ; data[12]    ; 6.662 ; 6.662 ; 6.662 ; 6.662 ;
; debug[0]   ; data[13]    ; 6.056 ; 6.056 ; 6.056 ; 6.056 ;
; debug[0]   ; data[14]    ; 6.713 ; 6.713 ; 6.713 ; 6.713 ;
; debug[0]   ; data[15]    ; 6.859 ; 6.859 ; 6.859 ; 6.859 ;
; debug[0]   ; data[16]    ; 6.719 ; 6.719 ; 6.719 ; 6.719 ;
; debug[0]   ; data[17]    ; 6.638 ; 6.638 ; 6.638 ; 6.638 ;
; debug[0]   ; data[18]    ; 6.508 ; 6.508 ; 6.508 ; 6.508 ;
; debug[0]   ; data[19]    ; 6.334 ; 6.334 ; 6.334 ; 6.334 ;
; debug[0]   ; data[20]    ; 6.997 ; 6.997 ; 6.997 ; 6.997 ;
; debug[0]   ; data[21]    ; 6.320 ; 6.320 ; 6.320 ; 6.320 ;
; debug[0]   ; data[22]    ; 6.977 ; 6.977 ; 6.977 ; 6.977 ;
; debug[0]   ; data[23]    ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; debug[0]   ; data[24]    ; 6.729 ; 6.729 ; 6.729 ; 6.729 ;
; debug[0]   ; data[25]    ; 6.566 ; 6.566 ; 6.566 ; 6.566 ;
; debug[0]   ; data[26]    ; 7.283 ; 7.283 ; 7.283 ; 7.283 ;
; debug[0]   ; data[27]    ; 6.391 ; 6.391 ; 6.391 ; 6.391 ;
; debug[0]   ; data[28]    ; 8.421 ; 8.421 ; 8.421 ; 8.421 ;
; debug[0]   ; data[29]    ; 6.496 ; 6.496 ; 6.496 ; 6.496 ;
; debug[0]   ; data[30]    ; 7.004 ; 7.004 ; 7.004 ; 7.004 ;
; debug[0]   ; data[31]    ; 6.455 ; 6.455 ; 6.455 ; 6.455 ;
; debug[1]   ; data[0]     ; 6.962 ; 6.962 ; 6.962 ; 6.962 ;
; debug[1]   ; data[1]     ; 6.859 ; 6.859 ; 6.859 ; 6.859 ;
; debug[1]   ; data[2]     ; 6.889 ; 6.889 ; 6.889 ; 6.889 ;
; debug[1]   ; data[3]     ; 6.959 ; 6.959 ; 6.959 ; 6.959 ;
; debug[1]   ; data[4]     ; 6.439 ; 6.439 ; 6.439 ; 6.439 ;
; debug[1]   ; data[5]     ; 7.090 ; 7.090 ; 7.090 ; 7.090 ;
; debug[1]   ; data[6]     ; 6.239 ; 6.239 ; 6.239 ; 6.239 ;
; debug[1]   ; data[7]     ; 7.090 ; 7.090 ; 7.090 ; 7.090 ;
; debug[1]   ; data[8]     ; 6.952 ; 6.952 ; 6.952 ; 6.952 ;
; debug[1]   ; data[9]     ; 7.637 ; 7.637 ; 7.637 ; 7.637 ;
; debug[1]   ; data[10]    ; 6.161 ; 6.161 ; 6.161 ; 6.161 ;
; debug[1]   ; data[11]    ; 6.476 ; 6.476 ; 6.476 ; 6.476 ;
; debug[1]   ; data[12]    ; 6.064 ; 6.064 ; 6.064 ; 6.064 ;
; debug[1]   ; data[13]    ; 6.939 ; 6.939 ; 6.939 ; 6.939 ;
; debug[1]   ; data[14]    ; 6.754 ; 6.754 ; 6.754 ; 6.754 ;
; debug[1]   ; data[15]    ; 7.028 ; 7.028 ; 7.028 ; 7.028 ;
; debug[1]   ; data[16]    ; 6.881 ; 6.881 ; 6.881 ; 6.881 ;
; debug[1]   ; data[17]    ; 7.591 ; 7.591 ; 7.591 ; 7.591 ;
; debug[1]   ; data[18]    ; 6.783 ; 6.783 ; 6.783 ; 6.783 ;
; debug[1]   ; data[19]    ; 7.070 ; 7.070 ; 7.070 ; 7.070 ;
; debug[1]   ; data[20]    ; 6.301 ; 6.301 ; 6.301 ; 6.301 ;
; debug[1]   ; data[21]    ; 7.047 ; 7.047 ; 7.047 ; 7.047 ;
; debug[1]   ; data[22]    ; 6.470 ; 6.470 ; 6.470 ; 6.470 ;
; debug[1]   ; data[23]    ; 7.012 ; 7.012 ; 7.012 ; 7.012 ;
; debug[1]   ; data[24]    ; 6.467 ; 6.467 ; 6.467 ; 6.467 ;
; debug[1]   ; data[25]    ; 6.964 ; 6.964 ; 6.964 ; 6.964 ;
; debug[1]   ; data[26]    ; 6.212 ; 6.212 ; 6.212 ; 6.212 ;
; debug[1]   ; data[27]    ; 6.655 ; 6.655 ; 6.655 ; 6.655 ;
; debug[1]   ; data[28]    ; 7.039 ; 7.039 ; 7.039 ; 7.039 ;
; debug[1]   ; data[29]    ; 6.663 ; 6.663 ; 6.663 ; 6.663 ;
; debug[1]   ; data[30]    ; 6.387 ; 6.387 ; 6.387 ; 6.387 ;
; debug[1]   ; data[31]    ; 6.839 ; 6.839 ; 6.839 ; 6.839 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 5420741  ; 0        ; 0        ; 0        ;
; clk_rom    ; clk      ; 1314     ; 0        ; 0        ; 0        ;
; clk        ; clk_rom  ; 284      ; 0        ; 0        ; 0        ;
; clk_rom    ; clk_rom  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 5420741  ; 0        ; 0        ; 0        ;
; clk_rom    ; clk      ; 1314     ; 0        ; 0        ; 0        ;
; clk        ; clk_rom  ; 284      ; 0        ; 0        ; 0        ;
; clk_rom    ; clk_rom  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 115   ; 115  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 4116  ; 4116 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File mem_byenabled.qip not found
    Info (125063): set_global_assignment -name QIP_FILE mem_byenabled.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec  9 15:52:57 2018
Info: Command: quartus_sta mips_multi -c mips_multi
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mips_multi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clk_rom clk_rom
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -14.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.380     -1841.691 clk 
    Info (332119):    -2.229      -147.939 clk_rom 
Info (332146): Worst-case hold slack is 0.531
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.531         0.000 clk 
    Info (332119):     1.183         0.000 clk_rom 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -345.380 clk_rom 
    Info (332119):    -1.627      -738.480 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.930
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.930      -762.375 clk 
    Info (332119):    -1.460       -57.542 clk_rom 
Info (332146): Worst-case hold slack is 0.244
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.244         0.000 clk 
    Info (332119):     0.529         0.000 clk_rom 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -345.380 clk_rom 
    Info (332119):    -1.627      -738.480 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 531 megabytes
    Info: Processing ended: Sun Dec  9 15:52:58 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


