{C:/Users/stefa/OneDrive/Desktop/ESEMPIO TB/_MODELSIM/tb_andgateClocked.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/stefa/OneDrive/Desktop/ESEMPIO TB/_MODELSIM/tb_andgateClocked.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity tb_andgateClocked
-- Compiling architecture Behavioral of tb_andgateClocked

} {} {}} {C:/Users/stefa/OneDrive/Desktop/ESEMPIO TB/_MODELSIM/and_gate_clocked.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/stefa/OneDrive/Desktop/ESEMPIO TB/_MODELSIM/and_gate_clocked.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity and_gate_clocked
-- Compiling architecture Behavioral of and_gate_clocked

} {} {}}
