// Seed: 3145054836
program module_0 (
    input wire id_0,
    input tri1 id_1
);
  genvar id_3;
  assign module_2.id_8 = 0;
endprogram
module module_1 (
    output wire id_0,
    input wor id_1,
    output supply1 id_2
);
  supply0 id_4, id_5;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  logic id_6;
endmodule
module module_2 (
    input tri id_0,
    input uwire id_1,
    output supply0 id_2,
    output tri id_3,
    input tri0 id_4,
    output wand id_5,
    input tri id_6,
    output uwire id_7,
    input tri0 id_8
);
  assign id_2 = id_0;
  wire id_10;
  logic [7:0] id_11;
  always @(id_0 or 1);
  module_0 modCall_1 (
      id_0,
      id_6
  );
  assign id_3 = id_11[-1+:1];
endmodule
