#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec  7 22:23:50 2022
# Process ID: 6332
# Current directory: D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/synth_1
# Command line: vivado.exe -log base_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_wrapper.tcl
# Log file: D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/synth_1/base_wrapper.vds
# Journal file: D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/DESKTOP/Integrated/lab4/lab4/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2019/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.cache/ip 
Command: synth_design -top base_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 935.699 ; gain = 247.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_wrapper' [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/hdl/base_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'base' [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:13]
INFO: [Synth 8-638] synthesizing module 'base_axi_intc_0_0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_intc_0_0/synth/base_axi_intc_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: base_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 5 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111100000 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111100000 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_intc' declared at 'd:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:3452' bound to instance 'U0' of component 'axi_intc' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_intc_0_0/synth/base_axi_intc_0_0.vhd:185]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: base_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 5 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -32 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -32 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'intc_core' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 5 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -32 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -32 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_IVAR_WE_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:767]
WARNING: [Synth 8-6014] Unused sequential element ack_or_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:2682]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (1#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 1 - type: integer 
	Parameter C_BAR bound to: 1'b0 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 1 - type: integer 
	Parameter C_BAR bound to: 1'b1 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (2#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (3#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (4#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (5#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (6#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
INFO: [Synth 8-256] done synthesizing module 'base_axi_intc_0_0' (7#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_intc_0_0/synth/base_axi_intc_0_0.vhd:85]
INFO: [Synth 8-6157] synthesizing module 'base_axi_interconnect_1_0' [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:818]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_3XV0A0' [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:1723]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_3XV0A0' (8#1) [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:1723]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_14UORXA' [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:1848]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_14UORXA' (9#1) [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:1848]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1UEXM6D' [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:1973]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1UEXM6D' (10#1) [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:1973]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_VPY5MB' [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:2105]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_VPY5MB' (11#1) [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:2105]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1JNLJBX' [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:2237]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_12' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_12/synth/base_auto_pc_12.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' (12#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' (13#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' (14#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' (15#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' (16#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' (17#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' (17#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' (18#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' (19#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' (20#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' (20#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' (20#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' (21#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (22#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (23#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' (24#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' (24#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' (24#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' (24#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' (25#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (25#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (25#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' (25#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' (25#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' (25#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' (25#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' (25#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s' (26#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' (27#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_12' (28#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_12/synth/base_auto_pc_12.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1JNLJBX' (29#1) [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:2237]
INFO: [Synth 8-6157] synthesizing module 'base_s00_mmu_0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_mmu_0/synth/base_s00_mmu_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_18_top' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/cba0/hdl/axi_mmu_v2_1_vl_rfs.v:557]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 0 - type: integer 
	Parameter C_USES_DEST bound to: 0 - type: integer 
	Parameter C_DEST_WIDTH bound to: 1 - type: integer 
	Parameter C_DEST bound to: 1'b0 
	Parameter C_PREFIX_WIDTH bound to: 1 - type: integer 
	Parameter C_PREFIX bound to: 1'b0 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_NUM_RANGES_LOG bound to: 1 - type: integer 
	Parameter W_IDLE bound to: 2'b00 
	Parameter W_PENDING bound to: 2'b01 
	Parameter W_DECERR bound to: 2'b11 
	Parameter R_IDLE bound to: 2'b00 
	Parameter R_PENDING bound to: 2'b01 
	Parameter R_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_18_addr_decoder' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/cba0/hdl/axi_mmu_v2_1_vl_rfs.v:63]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_RANGES_LOG bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 0 - type: integer 
	Parameter C_RANGE_QUAL bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_18_addr_decoder' (30#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/cba0/hdl/axi_mmu_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_18_decerr_slave' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/cba0/hdl/axi_mmu_v2_1_vl_rfs.v:201]
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/cba0/hdl/axi_mmu_v2_1_vl_rfs.v:362]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_18_decerr_slave' (31#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/cba0/hdl/axi_mmu_v2_1_vl_rfs.v:201]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (31#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (31#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized7' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 67 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized7' (31#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized8' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized8' (31#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized9' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized9' (31#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized10' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized10' (31#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized1' (31#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'register_slice_inst' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/cba0/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_18_top' (32#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/cba0/hdl/axi_mmu_v2_1_vl_rfs.v:557]
INFO: [Synth 8-6155] done synthesizing module 'base_s00_mmu_0' (33#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_mmu_0/synth/base_s00_mmu_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'base_xbar_11' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_11/synth/base_xbar_11.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_crossbar_sasd' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' (34#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' (35#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter_sasd' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter_sasd' (36#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter' (37#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter__parameterized0' (37#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (38#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (38#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (38#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized11' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized11' (38#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (38#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_crossbar_sasd' (39#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' (40#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'base_xbar_11' (41#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_11/synth/base_xbar_11.v:59]
WARNING: [Synth 8-7023] instance 'xbar' of module 'base_xbar_11' has 40 connections declared, but only 38 given [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:1682]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_interconnect_1_0' (42#1) [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:818]
INFO: [Synth 8-638] synthesizing module 'base_axi_vdma_0_0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/synth/base_axi_vdma_0_0.vhd:131]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'd:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:69607' bound to instance 'U0' of component 'axi_vdma' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/synth/base_axi_vdma_0_0.vhd:395]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:70046]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:16462]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:16519]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:16520]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:16522]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:14867]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 0 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (43#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (43#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (44#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:14867]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:16600]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:16601]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:16603]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (45#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:16462]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:39918]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 4'b0110 
	Parameter C_VERSION_MINOR bound to: 8'b00100000 
	Parameter C_VERSION_REVISION bound to: 4'b0000 
	Parameter C_REVISION_NUMBER bound to: Build Number: P80 - type: string 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:39972]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:39973]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:39974]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:39975]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:39976]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:39977]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:39978]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:39979]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:39980]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:39981]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:16957]
	Parameter C_MM2S_IS bound to: 1 - type: integer 
	Parameter C_S2MM_IS bound to: 1 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_NUM_CE bound to: 62 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:17040]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:17041]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:17042]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:17046]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:17047]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:17051]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:17052]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:17085]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:17086]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 0 - type: integer 
	Parameter C_RESET_STATE bound to: 1 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (45#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (46#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:16957]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 1 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (46#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (47#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:39918]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:40644]
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (48#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:40644]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_axis_dwidth_converter' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:68735]
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH_div_by_8 bound to: 3 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED_div_by_8 bound to: 4 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter' declared at 'd:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:1938' bound to instance 'MM2S_AXIS_DWIDTH_CONVERTER_I' of component 'axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:68826]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:1938]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SS_TKEEP_REQUIRED bound to: 8 - type: integer 
	Parameter P_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter P_S_RATIO bound to: 3 - type: integer 
	Parameter P_M_RATIO bound to: 4 - type: integer 
	Parameter P_D2_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter P_D1_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter P_D2_TUSER_WIDTH bound to: 12 - type: integer 
	Parameter P_D3_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter P_D1_REG_CONFIG bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_upsizer' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:1191]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 12 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_READY_EXIST bound to: 1'b1 
	Parameter P_DATA_EXIST bound to: 1'b1 
	Parameter P_STRB_EXIST bound to: 1'b1 
	Parameter P_KEEP_EXIST bound to: 1'b1 
	Parameter P_LAST_EXIST bound to: 1'b1 
	Parameter P_ID_EXIST bound to: 1'b1 
	Parameter P_DEST_EXIST bound to: 1'b1 
	Parameter P_USER_EXIST bound to: 1'b1 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 12 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b101 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_upsizer' (49#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:1191]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_downsizer' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:1558]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 12 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 3 - type: integer 
	Parameter P_RATIO_WIDTH bound to: 2 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b010 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_downsizer' (50#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:1558]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_8_axis_register_slice_v1_0_axis_register_slice' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:979]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_axis2vector' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:63]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_axis2vector' (51#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_8_axis_register_slice_v1_0_axisc_register_slice' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:391]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_8_axis_register_slice_v1_0_axisc_register_slice' (52#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:391]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_vector2axis' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:228]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_vector2axis' (53#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:228]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_8_axis_register_slice_v1_0_axis_register_slice' (54#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:979]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_8_axis_register_slice_v1_0_axis_register_slice__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:979]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_axis2vector__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:63]
	Parameter C_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 24 - type: integer 
	Parameter P_TKEEP_INDX bound to: 27 - type: integer 
	Parameter P_TLAST_INDX bound to: 30 - type: integer 
	Parameter P_TID_INDX bound to: 31 - type: integer 
	Parameter P_TDEST_INDX bound to: 32 - type: integer 
	Parameter P_TUSER_INDX bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_axis2vector__parameterized0' (54#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_8_axis_register_slice_v1_0_axisc_register_slice__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:391]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_8_axis_register_slice_v1_0_axisc_register_slice__parameterized0' (54#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:391]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_vector2axis__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:228]
	Parameter C_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 24 - type: integer 
	Parameter P_TKEEP_INDX bound to: 27 - type: integer 
	Parameter P_TLAST_INDX bound to: 30 - type: integer 
	Parameter P_TID_INDX bound to: 31 - type: integer 
	Parameter P_TDEST_INDX bound to: 32 - type: integer 
	Parameter P_TUSER_INDX bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_vector2axis__parameterized0' (54#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:228]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_8_axis_register_slice_v1_0_axis_register_slice__parameterized0' (54#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:979]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter' (55#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:1938]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_axis_dwidth_converter' (56#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:68735]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:39072]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:18718]
	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (57#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:18718]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:20534]
	Parameter C_NUM_REGISTERS bound to: 19 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (58#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:20534]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:29597]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:29633]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (59#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:29597]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (60#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:39072]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:64367]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:62028]
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (61#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:62028]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:63244]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (62#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:63244]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:63751]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (63#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:63751]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:56206]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:54092]
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (64#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:54092]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:55683]
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (65#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:55683]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (66#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:56206]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:58749]
	Parameter C_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:57487]
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (67#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:57487]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:58462]
	Parameter C_DWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (68#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:58462]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:58462]
	Parameter C_DWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (68#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:58462]
INFO: [Synth 8-3936] Found unconnected internal register 'DYNAMIC_GENLOCK_FOR_SLAVE.grey_frmstr_adjusted_reg' and it is trimmed from '6' to '2' bits. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:60702]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (69#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:58749]
WARNING: [Synth 8-6014] Unused sequential element DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_sync_d1_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:64816]
WARNING: [Synth 8-6014] Unused sequential element DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_sync_d2_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:64817]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4:0]' into 'DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[4:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:64897]
WARNING: [Synth 8-6014] Unused sequential element DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:64897]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (70#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:64367]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:53221]
	Parameter C_USE_FSYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_SOF_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (71#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:53221]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:13254]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_GENLOCK_MSTR_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_GENLOCK_SLVE_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:13277]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:13278]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:13279]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:13280]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:13282]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:13283]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (72#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:13254]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:41254]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (73#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:41254]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:46415]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_AE_THRESH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:46496]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:46497]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:46520]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:46521]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:42058]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter UW_DATA_WIDTH bound to: 38 - type: integer 
	Parameter UW_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:42265]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001011100010111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 19456 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 9 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001011100010111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 19456 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 38 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 38 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 38 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 40 - type: integer 
	Parameter rstb_loop_iter bound to: 40 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (74#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (75#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (76#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (77#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (77#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (77#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (77#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (78#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (79#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo' (80#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:42058]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:41501]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:41526]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:41527]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:41530]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:41531]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (81#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:41501]
WARNING: [Synth 8-6014] Unused sequential element GEN_LINEBUF_NO_SOF.m_skid_reset_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:47539]
WARNING: [Synth 8-6014] Unused sequential element GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:47579]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (82#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:46415]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:39072]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:18718]
	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (82#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:18718]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:20534]
	Parameter C_NUM_REGISTERS bound to: 19 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized0' (82#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:20534]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:29597]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_NUM_FSTORES_64 bound to: 3 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (82#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:29597]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (82#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:39072]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:64367]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:62028]
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (82#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:62028]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:63244]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (82#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:63244]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:58749]
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
INFO: [Synth 8-3936] Found unconnected internal register 'DYNAMIC_GENLOCK_FOR_MASTER.grey_frmstr_adjusted_reg' and it is trimmed from '6' to '2' bits. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:59997]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized0' (82#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:58749]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.all_idle_d1_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:64553]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.late_idle_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:64569]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (82#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:64367]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:53221]
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_SOF_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (82#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:53221]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:49403]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_AF_THRESH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:49469]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:49470]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:49477]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:49478]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:51568]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:51569]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:42058]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter UW_DATA_WIDTH bound to: 33 - type: integer 
	Parameter UW_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 33 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_DATA_WIDTH bound to: 33 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:42265]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 33 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 33 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001011100010111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 33 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 33 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 16896 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 9 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001011100010111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16896 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 33 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 33 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 33 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 36 - type: integer 
	Parameter rstb_loop_iter bound to: 36 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (82#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (82#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (82#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo__parameterized0' (82#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:42058]
WARNING: [Synth 8-6014] Unused sequential element s_axis_fifo_ainit_nosync_reg_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:49540]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (83#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:49403]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (84#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (85#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (86#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (87#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (88#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (89#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (89#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (89#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (89#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (89#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (90#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (91#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (92#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (92#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (93#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10077]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10083]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (93#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (93#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (93#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (93#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (94#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (95#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (95#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (95#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (95#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (95#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (96#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 75 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 75 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 75 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 75 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 75 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 75 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 75 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 75 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 75 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 9600 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (96#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (96#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 9600 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 75 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 75 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 75 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 75 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 75 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 75 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 75 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 75 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 75 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 75 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 75 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 75 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 76 - type: integer 
	Parameter rstb_loop_iter bound to: 76 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 75 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (96#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (96#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (96#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:953]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (96#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (96#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (97#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (98#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (99#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (100#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (100#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (100#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (100#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (100#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (100#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 16 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (100#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (100#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (100#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (100#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (100#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (100#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (100#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (100#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (100#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (101#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:26151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:26152]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (102#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (102#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (102#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (102#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (102#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:45338]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44194]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44195]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44197]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44219]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44220]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44221]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44222]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (103#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (104#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (104#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (105#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (105#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (105#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (105#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (105#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (105#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (106#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (107#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (108#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized5' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 144 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (108#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized8' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized8' (108#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 9 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 9 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 12 - type: integer 
	Parameter rstb_loop_iter bound to: 12 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (108#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized9' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized9' (108#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized10' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized10' (108#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:953]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (108#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized5' (108#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (108#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (108#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 66 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 66 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 66 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized7' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 66 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 66 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 66 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 66 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8448 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8448 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 66 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 66 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 66 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 66 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 66 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 66 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 66 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 66 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 66 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 66 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 66 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 66 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 68 - type: integer 
	Parameter rstb_loop_iter bound to: 68 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 66 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (108#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:953]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized3' (108#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized7' (108#1) [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (108#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (108#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
	Parameter C_STROBE_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (108#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19522]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19523]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19525]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19526]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (109#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.lsig_packer_empty_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:29317]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0] was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:29387]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1] was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:29387]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (110#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (110#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 16 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (110#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (110#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (110#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (110#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (111#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
	Parameter C_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19023]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19024]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19026]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19027]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (112#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (113#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (114#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (115#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_after_fsize_less_err_flag_00_01_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:72979]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.after_vcount_flag_sel_00_01_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:72997]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_sel_00_01_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:73009]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clrd_sel_00_01_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:73038]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_00_01_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:73067]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.all_vount_rcvd_no_dwidth_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:73482]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (116#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:70046]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'base_axi_vdma_0_0' (117#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/synth/base_axi_vdma_0_0.vhd:131]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'base_axi_vdma_0_0' has 67 connections declared, but only 64 given [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:435]
INFO: [Synth 8-638] synthesizing module 'base_axi_vdma_1_0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/synth/base_axi_vdma_1_0.vhd:131]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'd:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:69607' bound to instance 'U0' of component 'axi_vdma' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/synth/base_axi_vdma_1_0.vhd:395]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:70046]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:46415]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_AE_THRESH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:42058]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter UW_DATA_WIDTH bound to: 34 - type: integer 
	Parameter UW_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 34 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_DATA_WIDTH bound to: 34 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:42265]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 34 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 34 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001011100010111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 34 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 34 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 17408 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 9 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001011100010111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 17408 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 34 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 34 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 34 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 34 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 34 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 34 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 34 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 34 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 34 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 34 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 34 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 34 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 36 - type: integer 
	Parameter rstb_loop_iter bound to: 36 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 34 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo__parameterized1' (117#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:42058]
WARNING: [Synth 8-6014] Unused sequential element GEN_LINEBUF_NO_SOF.m_skid_reset_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:47539]
WARNING: [Synth 8-6014] Unused sequential element GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:47579]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf__parameterized0' (117#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:46415]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:41501]
	Parameter C_WDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf__parameterized0' (117#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:41501]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_axis_dwidth_converter' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:69229]
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH_div_by_8 bound to: 3 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED_div_by_8 bound to: 4 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter' declared at 'd:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.v:1938' bound to instance 'S2MM_AXIS_DWIDTH_CONVERTER_I' of component 'axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:69360]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SS_TKEEP_REQUIRED bound to: 8 - type: integer 
	Parameter P_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter P_S_RATIO bound to: 4 - type: integer 
	Parameter P_M_RATIO bound to: 3 - type: integer 
	Parameter P_D2_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter P_D1_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter P_D2_TUSER_WIDTH bound to: 12 - type: integer 
	Parameter P_D3_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter P_D1_REG_CONFIG bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 12 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_READY_EXIST bound to: 1'b1 
	Parameter P_DATA_EXIST bound to: 1'b1 
	Parameter P_STRB_EXIST bound to: 1'b1 
	Parameter P_KEEP_EXIST bound to: 1'b1 
	Parameter P_LAST_EXIST bound to: 1'b1 
	Parameter P_ID_EXIST bound to: 1'b1 
	Parameter P_DEST_EXIST bound to: 1'b1 
	Parameter P_USER_EXIST bound to: 1'b1 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 3 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 12 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b101 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b010 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 96 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000011111111 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERROR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 12 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter P_RATIO_WIDTH bound to: 2 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b010 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_axis_dwidth_converter' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:69229]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:49403]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_AF_THRESH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo__parameterized2' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:42058]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter UW_DATA_WIDTH bound to: 37 - type: integer 
	Parameter UW_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 37 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_DATA_WIDTH bound to: 37 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:42265]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 37 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 37 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001011100010111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 37 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 37 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 18944 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 9 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001011100010111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 18944 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 37 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 37 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 37 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 37 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 37 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 37 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 37 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 37 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 37 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 37 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 37 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 37 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 40 - type: integer 
	Parameter rstb_loop_iter bound to: 40 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 37 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo__parameterized2' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:42058]
WARNING: [Synth 8-6014] Unused sequential element s_axis_fifo_ainit_nosync_reg_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:49540]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf__parameterized0' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:49403]
INFO: [Synth 8-638] synthesizing module 'axi_datamover__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_next_strt_strb_reg_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12818]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12819]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_first_dbeat_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:13057]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl__parameterized0' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized2' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 67 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized2' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 67 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 67 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 67 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 67 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 67 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 67 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 67 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 67 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8576 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 67 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 67 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 67 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 67 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 67 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 67 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 67 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 67 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 67 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 67 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 67 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 67 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 68 - type: integer 
	Parameter rstb_loop_iter bound to: 68 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 67 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:953]
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized2' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized2' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf__parameterized0' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap__parameterized0' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice__parameterized0' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter__parameterized0' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign__parameterized0' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized3' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 74 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized3' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 9472 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 9472 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 74 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 74 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 74 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 74 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 74 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 74 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 74 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 74 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 74 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 74 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 74 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 74 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 76 - type: integer 
	Parameter rstb_loop_iter bound to: 76 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 74 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:953]
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized3' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized3' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.lsig_packer_empty_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:29317]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt__parameterized0' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap__parameterized0' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover__parameterized0' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_after_fsize_less_err_flag_00_01_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:72979]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.after_vcount_flag_sel_00_01_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:72997]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_sel_00_01_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:73009]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clrd_sel_00_01_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:73038]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_00_01_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:73067]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized1' (118#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:70046]
INFO: [Synth 8-256] done synthesizing module 'base_axi_vdma_1_0' (119#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/synth/base_axi_vdma_1_0.vhd:131]
WARNING: [Synth 8-7023] instance 'axi_vdma_1' of module 'base_axi_vdma_1_0' has 67 connections declared, but only 60 given [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:500]
INFO: [Synth 8-638] synthesizing module 'base_proc_sys_reset_0_0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/synth/base_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/synth/base_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx_2019/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (120#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (121#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (122#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (123#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (124#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'base_proc_sys_reset_0_0' (125#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/synth/base_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'base_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:561]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/synth/base_processing_system7_0_0.v:460]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'base_processing_system7_0_0' has 109 connections declared, but only 102 given [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:568]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bd_b441_psr_aclk_0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_b441_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_b441_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx_2019/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (132#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (132#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_b441_psr_aclk_0' (133#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_b441_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_b441_psr_aclk_0' has 10 connections declared, but only 6 given [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/synth/bd_b441.v:1473]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_VX460J does not have driver. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/synth/bd_b441.v:1448]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_b441_s00tr_0' has 38 connections declared, but only 37 given [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/synth/bd_b441.v:2405]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 140 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 140 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 140 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 140 - type: integer 
	Parameter rstb_loop_iter bound to: 140 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3360 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 105 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 105 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 105 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 105 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 105 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 105 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 105 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 105 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 105 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 105 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 105 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 105 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 108 - type: integer 
	Parameter rstb_loop_iter bound to: 108 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 105 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_b441_s01tr_0' has 46 connections declared, but only 45 given [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/synth/bd_b441.v:2874]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 27 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 27 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 27 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 28 - type: integer 
	Parameter rstb_loop_iter bound to: 28 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 88 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 88 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 88 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 88 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 88 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 88 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 88 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 88 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 88 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 88 - type: integer 
	Parameter rstb_loop_iter bound to: 88 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 's02_transaction_regulator' of module 'bd_b441_s02tr_0' has 38 connections declared, but only 37 given [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/synth/bd_b441.v:3355]
WARNING: [Synth 8-7023] instance 's03_transaction_regulator' of module 'bd_b441_s03tr_0' has 46 connections declared, but only 45 given [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/synth/bd_b441.v:3824]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_WY9GV9' has 127 connections declared, but only 105 given [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/synth/bd_b441.v:1312]
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/sobel_accel_CONTROL_BUS_s_axi.v:184]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Block_proc.v:71]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AXIvideo2Mat.v:118]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter W bound to: 25 - type: integer 
	Parameter W bound to: 25 - type: integer 
	Parameter W bound to: 25 - type: integer 
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter W bound to: 4 - type: integer 
	Parameter W bound to: 4 - type: integer 
	Parameter W bound to: 4 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
	Parameter W bound to: 2 - type: integer 
	Parameter W bound to: 2 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/CvtColor_1.v:88]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/CvtColor_1.v:642]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/GaussianBlur.v:58]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1_k_buf_eOg.v:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter din3_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1270]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1272]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1274]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1276]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1278]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1280]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1282]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1284]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1320]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1322]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:1384]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Duplicate.v:67]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Sobel.v:58]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:61]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:282]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:289]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1162]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1264]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1266]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1270]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1272]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1274]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1276]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1278]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1280]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1282]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1284]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1286]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1312]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1314]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1316]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1366]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Sobel_1.v:58]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state15 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:52]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sobel_accel_ap_sitodp_4_no_dsp_32' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/ip/sobel_accel_ap_sitodp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/ip/sobel_accel_ap_sitodp_4_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'sobel_accel_ap_sitodp_4_no_dsp_32' (270#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/ip/sobel_accel_ap_sitodp_4_no_dsp_32.vhd:70]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:868]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state15 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:52]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:868]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state31 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:95]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sobel_accel_ap_dadd_3_full_dsp_64' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/ip/sobel_accel_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/ip/sobel_accel_ap_dadd_3_full_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'sobel_accel_ap_dadd_3_full_dsp_64' (289#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/ip/sobel_accel_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sobel_accel_ap_dmul_4_max_dsp_64' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/ip/sobel_accel_ap_dmul_4_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/ip/sobel_accel_ap_dmul_4_max_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'sobel_accel_ap_dmul_4_max_dsp_64' (297#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/ip/sobel_accel_ap_dmul_4_max_dsp_64.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sobel_accel_ap_uitodp_4_no_dsp_32' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/ip/sobel_accel_ap_uitodp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/ip/sobel_accel_ap_uitodp_4_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'sobel_accel_ap_uitodp_4_no_dsp_32' (300#1) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/ip/sobel_accel_ap_uitodp_4_no_dsp_32.vhd:70]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1242]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1478]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1482]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1484]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1490]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1498]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1500]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1502]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1504]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1512]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1514]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1518]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/AddWeighted.v:1554]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/CvtColor.v:88]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Mat2AXIvideo.v:77]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/sobel_accel.v:1184]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'sobel_accel_0' of module 'base_sobel_accel_0_0' has 38 connections declared, but only 35 given [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:773]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 5 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized98 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized98 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized98 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[62]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[61]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[60]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[59]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[58]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[57]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[56]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[55]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[54]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[53]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[52]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[51]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[50]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[49]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[48]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[47]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[46]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[45]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[44]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[43]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[42]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[41]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[40]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[39]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[38]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[37]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[36]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[35]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[34]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[33]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[32]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1577.254 ; gain = 888.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1577.254 ; gain = 888.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1577.254 ; gain = 888.715
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1890.152 ; gain = 38.293
INFO: [Netlist 29-17] Analyzing 2234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc] for cell 'base_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc] for cell 'base_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc] for cell 'base_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc] for cell 'base_i/axi_vdma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc] for cell 'base_i/axi_vdma_1/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc] for cell 'base_i/axi_vdma_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0_board.xdc] for cell 'base_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0_board.xdc] for cell 'base_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0.xdc] for cell 'base_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0.xdc] for cell 'base_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_intc_0_0/base_axi_intc_0_0.xdc] for cell 'base_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_intc_0_0/base_axi_intc_0_0.xdc] for cell 'base_i/axi_intc_0/U0'
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_1/bd_b441_psr_aclk_0_board.xdc] for cell 'base_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_1/bd_b441_psr_aclk_0_board.xdc] for cell 'base_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_1/bd_b441_psr_aclk_0.xdc] for cell 'base_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_smartconnect_0_0/bd_0/ip/ip_1/bd_b441_psr_aclk_0.xdc] for cell 'base_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc]
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'audio_clk_10MHz'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'bclk'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'lrclk'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sdata_o'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sdata_i'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'codec_addr[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'codec_addr[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[3]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[3]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[3]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[4]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[5]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[5]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[4]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[5]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[4]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[3]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[4]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[5]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[6]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[7]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[8]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[9]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[10]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[11]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[12]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[13]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[14]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[15]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[16]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[17]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[18]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[19]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io1_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io0_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_sck_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_ss_io'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_n'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_p'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_n'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_p'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_n'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_p'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_n'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_p'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_n'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[0]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[1]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[2]'. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:126]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc:126]
Finished Parsing XDC File [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/base_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/vivado/constraints/base.xdc]
Finished Parsing XDC File [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/vivado/constraints/base.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/vivado/constraints/base.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/base_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0_clocks.xdc] for cell 'base_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0_0/base_axi_vdma_0_0_clocks.xdc] for cell 'base_i/axi_vdma_0/U0'
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0_clocks.xdc] for cell 'base_i/axi_vdma_1/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_1_0/base_axi_vdma_1_0_clocks.xdc] for cell 'base_i/axi_vdma_1/U0'
Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_intc_0_0/base_axi_intc_0_0_clocks.xdc] for cell 'base_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_intc_0_0/base_axi_intc_0_0_clocks.xdc] for cell 'base_i/axi_intc_0/U0'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2473.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 616 instances were transformed.
  FDE => FDRE: 74 instances
  FDR => FDRE: 540 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2473.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:57 ; elapsed = 00:01:57 . Memory (MB): peak = 2475.180 ; gain = 1786.641
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:57 ; elapsed = 00:01:57 . Memory (MB): peak = 2475.180 ; gain = 1786.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for base_i/processing_system7_0/inst. (constraint file  D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/synth_1/dont_touch.xdc, line 171).
Applied set_property DONT_TOUCH = true for base_i/axi_vdma_0/U0. (constraint file  D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for base_i/axi_vdma_1/U0. (constraint file  D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/synth_1/dont_touch.xdc, line 182).
Applied set_property DONT_TOUCH = true for base_i/proc_sys_reset_0/U0. (constraint file  D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/synth_1/dont_touch.xdc, line 190).
Applied set_property DONT_TOUCH = true for base_i/axi_intc_0/U0. (constraint file  D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/synth_1/dont_touch.xdc, line 196).
Applied set_property DONT_TOUCH = true for base_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_vdma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_1/s00_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/sobel_accel_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I /\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO /xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_vdma_0/U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I /\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO /xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_vdma_1/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I /\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO /xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_vdma_1/U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I /\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO /xpm_fifo_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:01:57 . Memory (MB): peak = 2475.180 ; gain = 1786.641
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axi.gen_read.s_axi_rvalid_i_reg' into 'gen_axi.gen_read.read_cs_reg[0:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/cba0/hdl/axi_mmu_v2_1_vl_rfs.v:415]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'axi_mmu_v2_1_18_decerr_slave'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/cba0/hdl/axi_mmu_v2_1_vl_rfs.v:1060]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/cba0/hdl/axi_mmu_v2_1_vl_rfs.v:924]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/cba0/hdl/axi_mmu_v2_1_vl_rfs.v:918]
INFO: [Synth 8-802] inferred FSM for state register 'gen_write.w_state_reg' in module 'axi_mmu_v2_1_18_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_read.r_state_reg' in module 'axi_mmu_v2_1_18_top'
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_upsizer'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:62616]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:63316]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:62616]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:63316]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12425]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:21645]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:18758]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:18182]
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:72910]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:73480]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0'
INFO: [Synth 8-4471] merging register 'GEN_DWIDTH_FLUSH_SOF.strm_not_finished_dwidth_reg' into 'GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:69414]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized5'
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12425]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized6'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:21645]
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx_2019/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized7'
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:72910]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_8_decerr_slave'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'sobel_accel_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'sobel_accel_CONTROL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1500_reg[10:0]' into 'k_buf_0_val_4_addr_reg_1494_reg[10:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D_1.v:718]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1475_reg[10:0]' into 'k_buf_0_val_4_addr_reg_1469_reg[10:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:720]
INFO: [Synth 8-4471] merging register 'tmp_41_reg_1539_reg[0:0]' into 'p_Result_s_reg_1522_reg[0:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:737]
INFO: [Synth 8-4471] merging register 'zext_ln1118_5_reg_1359_reg[10:3]' into 'zext_ln1118_4_reg_1349_reg[11:4]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:1244]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'x_assign_reg_803_reg' and it is trimmed from '64' to '63' bits. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs273.v:550]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'x_assign_reg_803_reg' and it is trimmed from '64' to '63' bits. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/ConvertScaleAbs.v:550]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/fifo_w12_d8_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/start_for_AddWeigxdS.v:90]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_18_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               W_PENDING |                              010 |                              001
                W_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_write.w_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_18_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
*
               R_PENDING |                               01 |                              001
                R_DECERR |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_read.r_state_reg' using encoding 'sequential' in module 'axi_mmu_v2_1_18_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SM_RESET |                            10000 |                              000
                 SM_IDLE |                            00001 |                              001
               SM_ACTIVE |                            00100 |                              101
                  SM_END |                            01000 |                              011
        SM_END_TO_ACTIVE |                            00010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_upsizer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SM_RESET |                            10000 |                              000
                 SM_IDLE |                            00001 |                              001
               SM_ACTIVE |                            00100 |                              101
                  SM_END |                            01000 |                              011
        SM_END_TO_ACTIVE |                            00010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized5'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_8_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'sobel_accel_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'sobel_accel_CONTROL_BUS_s_axi'
INFO: [Synth 8-3971] The signal "Filter2D_1_k_buf_eOg_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:20 ; elapsed = 00:02:22 . Memory (MB): peak = 2475.180 ; gain = 1786.641
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (floating_point_v7_1_9_delay__parameterized14) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (floating_point_v7_1_9_delay__parameterized14) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_sitodtde:/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_dadd_udo:/sobel_accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (floating_point_v7_1_9_delay__parameterized14) to 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (floating_point_v7_1_9_delay__parameterized14) to 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_dmul_vdy:/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (floating_point_v7_1_9_delay__parameterized14) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (floating_point_v7_1_9_delay__parameterized14) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_9_delay__parameterized4) to 'sobel_accel_uitodwdI:/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'base_i/sobel_accel_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_id_V_U' (regslice_both__parameterized1) to 'base_i/sobel_accel_0/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_dest_V_U'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall        |          14|      6610|
|2     |sc_exit_v1_0_9_axi3_conv__GC0       |           1|      4814|
|3     |sc_exit_v1_0_9_splitter__GC0        |           1|        18|
|4     |sc_exit_v1_0_9_top__GC0             |           1|       573|
|5     |sc_mmu_v1_0_8_top__GC0              |           1|      2191|
|6     |s00_entry_pipeline_imp_2DDXGR__GC0  |           1|       268|
|7     |s01_entry_pipeline_imp_152BHXB__GC0 |           1|       268|
|8     |s02_entry_pipeline_imp_1RKGB42__GC0 |           1|       268|
|9     |s03_entry_pipeline_imp_Z2OW46__GC0  |           1|       268|
|10    |bd_b441__GC0                        |           1|     13330|
|11    |sobel_accel__GB0                    |           1|     21776|
|12    |sobel_accel__GB1                    |           1|     21069|
|13    |base__GCB0                          |           1|     24477|
|14    |base__GCB1                          |           1|     21563|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[0]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[1]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[2]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[3]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[4]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[5]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[6]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[7]' (FDSE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[8]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[9]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[10]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[11]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[12]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[13]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[14]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awaddr_incr_d_reg[15]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.araddr_incr_d_reg[0]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.araddr_incr_d_reg[1]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.araddr_incr_d_reg[2]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.araddr_incr_d_reg[3]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.araddr_incr_d_reg[4]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.araddr_incr_d_reg[5]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.araddr_incr_d_reg[6]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.araddr_incr_d_reg[7]' (FDSE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.araddr_incr_d_reg[8]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.araddr_incr_d_reg[9]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.araddr_incr_d_reg[10]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.araddr_incr_d_reg[11]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.araddr_incr_d_reg[12]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.araddr_incr_d_reg[13]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.araddr_incr_d_reg[14]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.araddr_incr_d_reg[15]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awsplit_len_middle_d_reg[0]' (FDSE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awsplit_len_middle_d_reg[1]' (FDSE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awsplit_len_middle_d_reg[2]' (FDSE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/smartconnect_0/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1_1 /\gen_wsplitter.awsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awsplit_len_middle_d_reg[4]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awsplit_len_middle_d_reg[5]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awsplit_len_middle_d_reg[6]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/smartconnect_0/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1_1 /\gen_wsplitter.awsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[0]' (FDSE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[1]' (FDSE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[2]' (FDSE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/smartconnect_0/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1_1 /\gen_rsplitter.arsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[4]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[5]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[6]' (FDRE) to 'base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1_1/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/smartconnect_0/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1_1 /\gen_rsplitter.arsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top:/i_1_0/\gen_endpoint.w_push_done_reg )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top:/i_1_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top:/i_1_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_8_top:/i_1_0/gen_endpoint.r_state_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top:/i_1_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__GC0:/i_1_6/\gen_endpoint.r_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__GC0:/i_1_6/\gen_endpoint.r_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__GC0:/i_1_6/\gen_endpoint.r_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__GC0:/i_1_6/\gen_endpoint.r_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__GC0:/i_1_6/\gen_endpoint.r_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__GC0__1:/i_1_6/\gen_endpoint.w_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__GC0__1:/i_1_6/\gen_endpoint.w_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__GC0__1:/i_1_6/\gen_endpoint.w_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__GC0__1:/i_1_6/\gen_endpoint.w_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__GC0__1:/i_1_6/\gen_endpoint.b_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__GC0__1:/i_1_6/\gen_endpoint.b_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__GC0__1:/i_1_6/\gen_endpoint.b_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__GC0__1:/i_1_6/\gen_endpoint.b_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__GC0__1:/\gen_endpoint.w_enable_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__GC0__1:/i_1_6/\gen_endpoint.w_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_8_top__GC0__1:/i_1_6/\gen_endpoint.b_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__7:/\skid_buffer_reg[75] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln703_1_reg_386_reg, operation Mode is: ((A:0x1322d0)*B2)'.
DSP Report: register tmp_49_reg_381_reg is absorbed into DSP mul_ln703_1_reg_386_reg.
DSP Report: register mul_ln703_1_reg_386_reg is absorbed into DSP mul_ln703_1_reg_386_reg.
DSP Report: operator sobel_accel_mul_mbkb_U20/sobel_accel_mul_mbkb_DSP48_0_U/p is absorbed into DSP mul_ln703_1_reg_386_reg.
DSP Report: Generating DSP sobel_accel_mac_mcud_U21/sobel_accel_mac_mcud_DSP48_1_U/p, operation Mode is: PCIN+(A:0x74bc6)*B''.
DSP Report: register sobel_accel_mac_mcud_U21/sobel_accel_mac_mcud_DSP48_1_U/p is absorbed into DSP sobel_accel_mac_mcud_U21/sobel_accel_mac_mcud_DSP48_1_U/p.
DSP Report: register sobel_accel_mac_mcud_U21/sobel_accel_mac_mcud_DSP48_1_U/p is absorbed into DSP sobel_accel_mac_mcud_U21/sobel_accel_mac_mcud_DSP48_1_U/p.
DSP Report: operator sobel_accel_mac_mcud_U21/sobel_accel_mac_mcud_DSP48_1_U/p is absorbed into DSP sobel_accel_mac_mcud_U21/sobel_accel_mac_mcud_DSP48_1_U/p.
DSP Report: operator sobel_accel_mac_mcud_U21/sobel_accel_mac_mcud_DSP48_1_U/m is absorbed into DSP sobel_accel_mac_mcud_U21/sobel_accel_mac_mcud_DSP48_1_U/p.
DSP Report: Generating DSP sobel_accel_mac_mdEe_U22/sobel_accel_mac_mdEe_DSP48_2_U/p, operation Mode is: C+(A:0x259168)*B''.
DSP Report: register sobel_accel_mac_mdEe_U22/sobel_accel_mac_mdEe_DSP48_2_U/p is absorbed into DSP sobel_accel_mac_mdEe_U22/sobel_accel_mac_mdEe_DSP48_2_U/p.
DSP Report: register sobel_accel_mac_mdEe_U22/sobel_accel_mac_mdEe_DSP48_2_U/p is absorbed into DSP sobel_accel_mac_mdEe_U22/sobel_accel_mac_mdEe_DSP48_2_U/p.
DSP Report: operator sobel_accel_mac_mdEe_U22/sobel_accel_mac_mdEe_DSP48_2_U/p is absorbed into DSP sobel_accel_mac_mdEe_U22/sobel_accel_mac_mdEe_DSP48_2_U/p.
DSP Report: operator sobel_accel_mac_mdEe_U22/sobel_accel_mac_mdEe_DSP48_2_U/m is absorbed into DSP sobel_accel_mac_mdEe_U22/sobel_accel_mac_mdEe_DSP48_2_U/p.
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '64' to '55' bits. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '64' to '55' bits. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module sobel_accel_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module sobel_accel_CONTROL_BUS_s_axi.
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/zext_ln1118_5_reg_1359_reg[2:0]' into 'grp_Filter2D_fu_52/zext_ln1118_5_reg_1359_reg[2:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:759]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/sext_ln1118_3_reg_1354_reg[9:0]' into 'grp_Filter2D_fu_52/sext_ln1118_3_reg_1354_reg[9:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:756]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1481_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1481_reg[7:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:689]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1481_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1481_reg[7:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:689]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_fu_144_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_fu_144_reg[7:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:765]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/mul_ln1118_5_reg_1516_reg[10:0]' into 'grp_Filter2D_fu_52/mul_ln1118_5_reg_1516_reg[10:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:728]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/mul_ln1118_4_reg_1510_reg[9:0]' into 'grp_Filter2D_fu_52/mul_ln1118_4_reg_1510_reg[9:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:727]
DSP Report: Generating DSP grp_Filter2D_fu_52/add_ln703_reg_1500_reg, operation Mode is: (-C+A*(B:0x3fffe)'+1-1)'.
DSP Report: register grp_Filter2D_fu_52/sext_ln1118_reg_1334_reg is absorbed into DSP grp_Filter2D_fu_52/add_ln703_reg_1500_reg.
DSP Report: register grp_Filter2D_fu_52/add_ln703_reg_1500_reg is absorbed into DSP grp_Filter2D_fu_52/add_ln703_reg_1500_reg.
DSP Report: operator grp_Filter2D_fu_52/sobel_accel_mac_mpcA_U61/sobel_accel_mac_mpcA_DSP48_7_U/p is absorbed into DSP grp_Filter2D_fu_52/add_ln703_reg_1500_reg.
DSP Report: operator grp_Filter2D_fu_52/sobel_accel_mac_mpcA_U61/sobel_accel_mac_mpcA_DSP48_7_U/m is absorbed into DSP grp_Filter2D_fu_52/add_ln703_reg_1500_reg.
DSP Report: Generating DSP grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p, operation Mode is: PCIN+A2*(B:0x3ffff)'.
DSP Report: register grp_Filter2D_fu_52/sext_ln1118_1_reg_1339_reg is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p.
DSP Report: register grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p.
DSP Report: operator grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p.
DSP Report: operator grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/m is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p.
DSP Report: Generating DSP grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg, operation Mode is: (C+A''*(B:0x0)')'.
DSP Report: register grp_Filter2D_fu_52/sext_ln1118_2_reg_1344_reg is absorbed into DSP grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg.
DSP Report: register grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg is absorbed into DSP grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg.
DSP Report: register grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg is absorbed into DSP grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg.
DSP Report: register grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg is absorbed into DSP grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg.
DSP Report: operator grp_Filter2D_fu_52/sobel_accel_mac_mrcU_U63/sobel_accel_mac_mrcU_DSP48_9_U/p is absorbed into DSP grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg.
DSP Report: operator grp_Filter2D_fu_52/sobel_accel_mac_mrcU_U63/sobel_accel_mac_mrcU_DSP48_9_U/m is absorbed into DSP grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg.
DSP Report: Generating DSP grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p, operation Mode is: PCIN+A''*B.
DSP Report: register grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p.
DSP Report: register grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p.
DSP Report: operator grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p.
DSP Report: operator grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/m is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p.
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/zext_ln1118_5_reg_1359_reg[2:0]' into 'grp_Filter2D_fu_52/zext_ln1118_5_reg_1359_reg[2:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:759]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/sext_ln1118_3_reg_1354_reg[9:0]' into 'grp_Filter2D_fu_52/sext_ln1118_3_reg_1354_reg[9:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:756]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1481_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1481_reg[7:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:689]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1481_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1481_reg[7:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:689]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_fu_144_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_fu_144_reg[7:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:765]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/mul_ln1118_5_reg_1516_reg[10:0]' into 'grp_Filter2D_fu_52/mul_ln1118_5_reg_1516_reg[10:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:728]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/mul_ln1118_4_reg_1510_reg[9:0]' into 'grp_Filter2D_fu_52/mul_ln1118_4_reg_1510_reg[9:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/07e3/hdl/verilog/Filter2D.v:727]
DSP Report: Generating DSP grp_Filter2D_fu_52/add_ln703_reg_1500_reg, operation Mode is: (-C+A*(B:0x0)'+1-1)'.
DSP Report: register grp_Filter2D_fu_52/sext_ln1118_reg_1334_reg is absorbed into DSP grp_Filter2D_fu_52/add_ln703_reg_1500_reg.
DSP Report: register grp_Filter2D_fu_52/add_ln703_reg_1500_reg is absorbed into DSP grp_Filter2D_fu_52/add_ln703_reg_1500_reg.
DSP Report: operator grp_Filter2D_fu_52/sobel_accel_mac_mpcA_U61/sobel_accel_mac_mpcA_DSP48_7_U/p is absorbed into DSP grp_Filter2D_fu_52/add_ln703_reg_1500_reg.
DSP Report: operator grp_Filter2D_fu_52/sobel_accel_mac_mpcA_U61/sobel_accel_mac_mpcA_DSP48_7_U/m is absorbed into DSP grp_Filter2D_fu_52/add_ln703_reg_1500_reg.
DSP Report: Generating DSP grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p, operation Mode is: PCIN+A2*(B:0x1)'.
DSP Report: register grp_Filter2D_fu_52/sext_ln1118_1_reg_1339_reg is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p.
DSP Report: register grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p.
DSP Report: operator grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p.
DSP Report: operator grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/m is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_mqcK_U62/sobel_accel_mac_mqcK_DSP48_8_U/p.
DSP Report: Generating DSP grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg, operation Mode is: (C+A''*(B:0x3fffe)')'.
DSP Report: register grp_Filter2D_fu_52/sext_ln1118_2_reg_1344_reg is absorbed into DSP grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg.
DSP Report: register grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg is absorbed into DSP grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg.
DSP Report: register grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg is absorbed into DSP grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg.
DSP Report: register grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg is absorbed into DSP grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg.
DSP Report: operator grp_Filter2D_fu_52/sobel_accel_mac_mrcU_U63/sobel_accel_mac_mrcU_DSP48_9_U/p is absorbed into DSP grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg.
DSP Report: operator grp_Filter2D_fu_52/sobel_accel_mac_mrcU_U63/sobel_accel_mac_mrcU_DSP48_9_U/m is absorbed into DSP grp_Filter2D_fu_52/add_ln703_2_reg_1505_reg.
DSP Report: Generating DSP grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p.
DSP Report: register grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p.
DSP Report: register grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p.
DSP Report: operator grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p.
DSP Report: operator grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/m is absorbed into DSP grp_Filter2D_fu_52/sobel_accel_mac_msc4_U64/sobel_accel_mac_msc4_DSP48_10_U/p.
DSP Report: Generating DSP grp_Filter2D_1_fu_40/add_ln703_6_reg_1549_reg, operation Mode is: (C+(A:0x3a8)*B2)'.
DSP Report: register grp_Filter2D_1_fu_40/add_ln703_6_reg_1549_reg is absorbed into DSP grp_Filter2D_1_fu_40/add_ln703_6_reg_1549_reg.
DSP Report: register grp_Filter2D_1_fu_40/add_ln703_6_reg_1549_reg is absorbed into DSP grp_Filter2D_1_fu_40/add_ln703_6_reg_1549_reg.
DSP Report: operator grp_Filter2D_1_fu_40/sobel_accel_mac_mlbW_U41/sobel_accel_mac_mlbW_DSP48_6_U/p is absorbed into DSP grp_Filter2D_1_fu_40/add_ln703_6_reg_1549_reg.
DSP Report: operator grp_Filter2D_1_fu_40/sobel_accel_mac_mlbW_U41/sobel_accel_mac_mlbW_DSP48_6_U/m is absorbed into DSP grp_Filter2D_1_fu_40/add_ln703_6_reg_1549_reg.
DSP Report: Generating DSP grp_Filter2D_1_fu_40/mul_ln1118_reg_1506_reg, operation Mode is: ((A:0x1171)*B)'.
DSP Report: register grp_Filter2D_1_fu_40/mul_ln1118_reg_1506_reg is absorbed into DSP grp_Filter2D_1_fu_40/mul_ln1118_reg_1506_reg.
DSP Report: operator grp_Filter2D_1_fu_40/sobel_accel_mul_mibs_U38/sobel_accel_mul_mibs_DSP48_3_U/p is absorbed into DSP grp_Filter2D_1_fu_40/mul_ln1118_reg_1506_reg.
DSP Report: Generating DSP grp_Filter2D_1_fu_40/add_ln703_3_reg_1534_reg, operation Mode is: (PCIN+(A:0x3a8)*B)'.
DSP Report: register grp_Filter2D_1_fu_40/add_ln703_3_reg_1534_reg is absorbed into DSP grp_Filter2D_1_fu_40/add_ln703_3_reg_1534_reg.
DSP Report: operator grp_Filter2D_1_fu_40/sobel_accel_mac_mjbC_U39/sobel_accel_mac_mjbC_DSP48_4_U/p is absorbed into DSP grp_Filter2D_1_fu_40/add_ln703_3_reg_1534_reg.
DSP Report: operator grp_Filter2D_1_fu_40/sobel_accel_mac_mjbC_U39/sobel_accel_mac_mjbC_DSP48_4_U/m is absorbed into DSP grp_Filter2D_1_fu_40/add_ln703_3_reg_1534_reg.
DSP Report: Generating DSP grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p, operation Mode is: C+(D'+A'')*(B:0x3a8).
DSP Report: register grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p is absorbed into DSP grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p.
DSP Report: register grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p is absorbed into DSP grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p.
DSP Report: register grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p is absorbed into DSP grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p.
DSP Report: operator grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p is absorbed into DSP grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p.
DSP Report: operator grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/m is absorbed into DSP grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p.
DSP Report: operator grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/ad is absorbed into DSP grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/p.
CRITICAL WARNING: [Synth 8-5796] RAM (Sobel_1_U0i_1_40) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "sobel_accel__GB1/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "sobel_accel__GB1/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "sobel_accel__GB1/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (Sobel_U0i_1_105) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "sobel_accel__GB1/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "sobel_accel__GB1/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "sobel_accel__GB1/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (GaussianBlur_U0i_1_178) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "sobel_accel__GB1/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "sobel_accel__GB1/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "sobel_accel__GB1/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:64692]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:64718]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:64719]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:65226]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:65259]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:65260]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44276]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44271]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:8040]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12507]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 75 bits, new ram width 74 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module__1.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_reg_if__1.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_reg_if__1.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_reg_if__1.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_reg_if__1.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_reg_if__1.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_reg_if__1.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_reg_if__1.
INFO: [Synth 8-3332] Sequential element (GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_reg_if__1.
INFO: [Synth 8-3332] Sequential element (GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_vdma_reg_if__1.
INFO: [Synth 8-3332] Sequential element (GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_reg_if__1.
INFO: [Synth 8-3332] Sequential element (GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_reg_if__1.
INFO: [Synth 8-3332] Sequential element (GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_vdma_reg_if__1.
INFO: [Synth 8-3332] Sequential element (GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_reg_if__1.
INFO: [Synth 8-3332] Sequential element (GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_reg_if__1.
INFO: [Synth 8-3332] Sequential element (GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_datamover.
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_gen_write.w_state_reg[0]) is unused and will be removed from module base_s00_mmu_0.
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:64692]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:64718]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:64719]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:65226]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:65259]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/798b/hdl/axi_vdma_v6_3_rfs.vhd:65260]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44276]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44271]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:8040]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:12507]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 67 bits, new ram width 66 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:03:16 . Memory (MB): peak = 2475.180 ; gain = 1786.641
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall        |           1|       347|
|2     |sc_exit_v1_0_9_axi3_conv__GC0       |           1|       949|
|3     |sc_exit_v1_0_9_splitter__GC0        |           1|        19|
|4     |sc_exit_v1_0_9_top__GC0             |           1|       261|
|5     |sc_mmu_v1_0_8_top__GC0              |           2|       222|
|6     |s00_entry_pipeline_imp_2DDXGR__GC0  |           1|        33|
|7     |s01_entry_pipeline_imp_152BHXB__GC0 |           1|       198|
|8     |s02_entry_pipeline_imp_1RKGB42__GC0 |           1|        33|
|9     |s03_entry_pipeline_imp_Z2OW46__GC0  |           1|       198|
|10    |bd_b441__GC0                        |           1|      4268|
|11    |sobel_accel__GB0                    |           1|     15178|
|12    |sobel_accel__GB1                    |           1|     10331|
|13    |base__GCB0                          |           1|     15606|
|14    |base__GCB1                          |           1|     13616|
|15    |sc_mmu_v1_0_8_top__GC0__1           |           2|       275|
|16    |sc_util_v1_0_4_axi_reg_stall__1     |           1|       382|
|17    |sc_util_v1_0_4_axi_reg_stall__2     |           2|       292|
|18    |sc_util_v1_0_4_axi_reg_stall__3     |           3|       412|
|19    |sc_util_v1_0_4_axi_reg_stall__4     |           1|       382|
|20    |sc_util_v1_0_4_axi_reg_stall__5     |           1|        57|
|21    |sc_util_v1_0_4_axi_reg_stall__6     |           2|        40|
|22    |sc_util_v1_0_4_axi_reg_stall__7     |           4|       328|
|23    |sc_util_v1_0_4_axi_reg_stall__8     |           2|        30|
|24    |sc_util_v1_0_4_axi_reg_stall__9     |           4|       322|
|25    |sc_util_v1_0_4_axi_reg_stall__10    |           1|        28|
|26    |sc_util_v1_0_4_axi_reg_stall__11    |           2|        57|
|27    |sc_util_v1_0_4_axi_reg_stall__12    |           2|        40|
|28    |sc_util_v1_0_4_axi_reg_stall__13    |           2|        30|
|29    |sc_util_v1_0_4_axi_reg_stall__14    |           2|        30|
|30    |sc_util_v1_0_4_axi_reg_stall__15    |           2|       382|
|31    |sc_util_v1_0_4_axi_reg_stall__16    |           2|        28|
|32    |sc_util_v1_0_4_axi_reg_stall__17    |           1|        28|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:28 ; elapsed = 00:03:33 . Memory (MB): peak = 2475.180 ; gain = 1786.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:38 ; elapsed = 00:03:42 . Memory (MB): peak = 2475.180 ; gain = 1786.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall        |           1|        30|
|2     |sc_exit_v1_0_9_axi3_conv__GC0       |           1|        16|
|3     |sc_exit_v1_0_9_top__GC0             |           1|       119|
|4     |sc_mmu_v1_0_8_top__GC0              |           2|       222|
|5     |s00_entry_pipeline_imp_2DDXGR__GC0  |           1|        33|
|6     |s01_entry_pipeline_imp_152BHXB__GC0 |           1|       198|
|7     |s02_entry_pipeline_imp_1RKGB42__GC0 |           1|        33|
|8     |s03_entry_pipeline_imp_Z2OW46__GC0  |           1|       198|
|9     |bd_b441__GC0                        |           1|      4268|
|10    |sobel_accel__GB0                    |           1|     15178|
|11    |sobel_accel__GB1                    |           1|     10313|
|12    |base__GCB0                          |           1|     15606|
|13    |base__GCB1                          |           1|     13616|
|14    |sc_mmu_v1_0_8_top__GC0__1           |           2|       275|
|15    |sc_util_v1_0_4_axi_reg_stall__1     |           1|        30|
|16    |sc_util_v1_0_4_axi_reg_stall__2     |           2|        35|
|17    |sc_util_v1_0_4_axi_reg_stall__3     |           1|        30|
|18    |sc_util_v1_0_4_axi_reg_stall__4     |           1|        28|
|19    |sc_util_v1_0_4_axi_reg_stall__5     |           1|        35|
|20    |sc_util_v1_0_4_axi_reg_stall__6     |           2|        40|
|21    |sc_util_v1_0_4_axi_reg_stall__7     |           4|       328|
|22    |sc_util_v1_0_4_axi_reg_stall__8     |           2|        30|
|23    |sc_util_v1_0_4_axi_reg_stall__9     |           4|       322|
|24    |sc_util_v1_0_4_axi_reg_stall__10    |           1|        28|
|25    |sc_util_v1_0_4_axi_reg_stall__11    |           2|        57|
|26    |sc_util_v1_0_4_axi_reg_stall__12    |           2|        40|
|27    |sc_util_v1_0_4_axi_reg_stall__13    |           2|        30|
|28    |sc_util_v1_0_4_axi_reg_stall__14    |           2|        30|
|29    |sc_util_v1_0_4_axi_reg_stall__15    |           2|       382|
|30    |sc_util_v1_0_4_axi_reg_stall__16    |           2|        28|
|31    |sc_util_v1_0_4_axi_reg_stall__17    |           1|        28|
|32    |sc_util_v1_0_4_axi_reg_stall__18    |           2|       412|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/insti_1_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/insti_1_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/insti_1_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/insti_1_1/inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/insti_1_1/inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/insti_1_1/inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/insti_1_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/insti_1_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/insti_1_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:58 ; elapsed = 00:04:15 . Memory (MB): peak = 2475.180 ; gain = 1786.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall        |           1|         6|
|2     |sc_exit_v1_0_9_top__GC0             |           1|        50|
|3     |sc_mmu_v1_0_8_top__GC0              |           1|       106|
|4     |s00_entry_pipeline_imp_2DDXGR__GC0  |           1|        15|
|5     |s01_entry_pipeline_imp_152BHXB__GC0 |           1|       110|
|6     |s02_entry_pipeline_imp_1RKGB42__GC0 |           1|        15|
|7     |s03_entry_pipeline_imp_Z2OW46__GC0  |           1|       110|
|8     |bd_b441__GC0                        |           1|      2464|
|9     |sobel_accel__GB0                    |           1|      8978|
|10    |sobel_accel__GB1                    |           1|      5716|
|11    |base__GCB0                          |           1|      9197|
|12    |base__GCB1                          |           1|      7989|
|13    |sc_mmu_v1_0_8_top__GC0__1           |           1|       155|
|14    |sc_util_v1_0_4_axi_reg_stall__1     |           1|         6|
|15    |sc_util_v1_0_4_axi_reg_stall__2     |           1|         6|
|16    |sc_util_v1_0_4_axi_reg_stall__3     |           1|         6|
|17    |sc_util_v1_0_4_axi_reg_stall__4     |           1|         6|
|18    |sc_util_v1_0_4_axi_reg_stall__5     |           1|         6|
|19    |sc_util_v1_0_4_axi_reg_stall__6     |           1|         7|
|20    |sc_util_v1_0_4_axi_reg_stall__7     |           1|       176|
|21    |sc_util_v1_0_4_axi_reg_stall__8     |           1|         6|
|22    |sc_util_v1_0_4_axi_reg_stall__9     |           1|       175|
|23    |sc_util_v1_0_4_axi_reg_stall__10    |           1|         6|
|24    |sc_util_v1_0_4_axi_reg_stall__11    |           1|        17|
|25    |sc_util_v1_0_4_axi_reg_stall__12    |           1|         7|
|26    |sc_util_v1_0_4_axi_reg_stall__13    |           1|         6|
|27    |sc_util_v1_0_4_axi_reg_stall__14    |           1|         6|
|28    |sc_util_v1_0_4_axi_reg_stall__15    |           1|       211|
|29    |sc_util_v1_0_4_axi_reg_stall__16    |           1|         6|
|30    |sc_util_v1_0_4_axi_reg_stall__17    |           1|         6|
|31    |sc_util_v1_0_4_axi_reg_stall__18    |           1|       229|
|32    |sc_util_v1_0_4_axi_reg_stall__19    |           1|         6|
|33    |sc_util_v1_0_4_axi_reg_stall__20    |           1|       176|
|34    |sc_util_v1_0_4_axi_reg_stall__21    |           1|         7|
|35    |sc_util_v1_0_4_axi_reg_stall__22    |           1|       175|
|36    |sc_util_v1_0_4_axi_reg_stall__23    |           1|         6|
|37    |sc_util_v1_0_4_axi_reg_stall__24    |           1|         6|
|38    |sc_util_v1_0_4_axi_reg_stall__25    |           1|       211|
|39    |sc_util_v1_0_4_axi_reg_stall__26    |           1|         6|
|40    |sc_mmu_v1_0_8_top__GC0__2           |           1|       155|
|41    |sc_util_v1_0_4_axi_reg_stall__27    |           1|         7|
|42    |sc_util_v1_0_4_axi_reg_stall__28    |           1|       176|
|43    |sc_util_v1_0_4_axi_reg_stall__29    |           1|         6|
|44    |sc_util_v1_0_4_axi_reg_stall__30    |           1|       175|
|45    |sc_util_v1_0_4_axi_reg_stall__31    |           1|       229|
|46    |sc_util_v1_0_4_axi_reg_stall__32    |           1|        17|
|47    |sc_mmu_v1_0_8_top__GC0__3           |           1|       106|
|48    |sc_util_v1_0_4_axi_reg_stall__33    |           1|       176|
|49    |sc_util_v1_0_4_axi_reg_stall__34    |           1|       175|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance base_i/sobel_accel_0/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:09 ; elapsed = 00:04:26 . Memory (MB): peak = 2475.180 ; gain = 1786.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:09 ; elapsed = 00:04:26 . Memory (MB): peak = 2475.180 ; gain = 1786.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:18 ; elapsed = 00:04:35 . Memory (MB): peak = 2475.180 ; gain = 1786.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:18 ; elapsed = 00:04:35 . Memory (MB): peak = 2475.180 ; gain = 1786.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:19 ; elapsed = 00:04:36 . Memory (MB): peak = 2475.180 ; gain = 1786.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:19 ; elapsed = 00:04:36 . Memory (MB): peak = 2475.180 ; gain = 1786.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     2|
|3     |CARRY4     |   536|
|4     |DSP48E1_1  |     1|
|5     |DSP48E1_10 |     2|
|6     |DSP48E1_11 |     2|
|7     |DSP48E1_12 |     2|
|8     |DSP48E1_13 |     2|
|9     |DSP48E1_14 |     2|
|10    |DSP48E1_15 |     2|
|11    |DSP48E1_16 |     2|
|12    |DSP48E1_17 |     1|
|13    |DSP48E1_18 |     2|
|14    |DSP48E1_19 |     2|
|15    |DSP48E1_2  |     1|
|16    |DSP48E1_20 |     1|
|17    |DSP48E1_21 |     1|
|18    |DSP48E1_23 |     1|
|19    |DSP48E1_24 |     1|
|20    |DSP48E1_3  |     6|
|21    |DSP48E1_4  |     2|
|22    |DSP48E1_5  |     2|
|23    |DSP48E1_6  |     2|
|24    |DSP48E1_7  |     2|
|25    |DSP48E1_8  |     2|
|26    |DSP48E1_9  |     2|
|27    |LUT1       |  1162|
|28    |LUT2       |  2019|
|29    |LUT3       |  3759|
|30    |LUT4       |  2574|
|31    |LUT5       |  2400|
|32    |LUT6       |  4689|
|33    |MUXCY      |   884|
|34    |MUXF7      |    65|
|35    |MUXF8      |    12|
|36    |PS7        |     1|
|37    |RAM32M     |   194|
|38    |RAM32X1D   |     4|
|39    |RAMB18E1   |     9|
|40    |RAMB18E1_3 |     2|
|41    |RAMB18E1_4 |     2|
|42    |RAMB36E1_2 |     2|
|43    |RAMB36E1_3 |     4|
|44    |SRL16      |     2|
|45    |SRL16E     |   631|
|46    |SRLC32E    |    47|
|47    |XORCY      |   582|
|48    |FDE        |    74|
|49    |FDR        |   388|
|50    |FDRE       | 17060|
|51    |FDSE       |   499|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:19 ; elapsed = 00:04:36 . Memory (MB): peak = 2475.180 ; gain = 1786.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 3340 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:28 ; elapsed = 00:03:35 . Memory (MB): peak = 2475.180 ; gain = 888.715
Synthesis Optimization Complete : Time (s): cpu = 00:04:19 ; elapsed = 00:04:37 . Memory (MB): peak = 2475.180 ; gain = 1786.641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2475.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2803 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2475.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 902 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 240 instances
  FDE => FDRE: 74 instances
  FDR => FDRE: 388 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 194 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1654 Infos, 434 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:38 ; elapsed = 00:04:55 . Memory (MB): peak = 2475.180 ; gain = 2113.090
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2475.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/DESKTOP/Integrated/lab4/4C1_Lab4_ZHaohan/PYNQ-image_v2.5.4/boards/Pynq-Z2/base/base/base.runs/synth_1/base_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2475.180 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file base_wrapper_utilization_synth.rpt -pb base_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  7 22:29:03 2022...
