// Seed: 3749863107
module module_0 (
    input supply1 id_0,
    input tri0 id_1
);
  assign id_3[1] = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    output tri id_5,
    input supply1 id_6,
    output wor id_7,
    input wire id_8,
    output tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input wor id_12,
    input tri id_13,
    input tri0 id_14,
    output uwire id_15,
    input uwire id_16,
    input wor id_17,
    input tri1 id_18,
    input wand id_19,
    output uwire id_20
);
  tri1 id_22;
  assign id_9 = 1;
  always @(negedge 1) begin
    if (1) id_9 = id_10 * 1 / id_16;
    else begin
      id_9 = id_12;
    end
  end
  module_0(
      id_2, id_10
  );
  assign id_22 = id_4;
  assign id_9  = id_12;
  supply1 id_23 = 1'b0;
endmodule
