Analysis & Synthesis report for Project_1201462
Wed Feb 08 00:19:38 2023
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Parameter Settings for User Entity Instance: Top-level Entity: |ALU_ody_1201462
  9. Parameter Settings for User Entity Instance: fulladder_ody_1201462:comb_4
 10. Parameter Settings for User Entity Instance: rightshift_ody_1201462:comb_5
 11. Parameter Settings for User Entity Instance: fulladder_ody_1201462:comb_6
 12. Parameter Settings for User Entity Instance: leftshift_ody_1201462:comb_7
 13. Parameter Settings for User Entity Instance: rightshift_ody_1201462:comb_8
 14. Parameter Settings for User Entity Instance: fulladder_ody_1201462:comb_9
 15. Parameter Settings for User Entity Instance: rightshift_ody_1201462:comb_10
 16. Parameter Settings for User Entity Instance: fullsub_ody_1201462:comb_11
 17. Parameter Settings for User Entity Instance: mux8to1_ody_1201462:comb_16
 18. Port Connectivity Checks: "mux8to1_ody_1201462:comb_16"
 19. Port Connectivity Checks: "fullsub_ody_1201462:comb_11"
 20. Port Connectivity Checks: "fulladder_ody_1201462:comb_9"
 21. Port Connectivity Checks: "leftshift_ody_1201462:comb_7"
 22. Port Connectivity Checks: "fulladder_ody_1201462:comb_6"
 23. Port Connectivity Checks: "rightshift_ody_1201462:comb_5"
 24. Port Connectivity Checks: "fulladder_ody_1201462:comb_4"
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                            ;
+-------------------------------+-----------------------------------------+
; Analysis & Synthesis Status   ; Successful - Wed Feb 08 00:19:38 2023   ;
; Quartus II Version            ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                 ; Project_1201462                         ;
; Top-level Entity Name         ; ALU_ody_1201462                         ;
; Family                        ; Stratix II                              ;
; Logic utilization             ; N/A                                     ;
;     Combinational ALUTs       ; 12                                      ;
;     Dedicated logic registers ; 0                                       ;
; Total registers               ; 0                                       ;
; Total pins                    ; 17                                      ;
; Total virtual pins            ; 0                                       ;
; Total block memory bits       ; 0                                       ;
; DSP block 9-bit elements      ; 0                                       ;
; Total PLLs                    ; 0                                       ;
; Total DLLs                    ; 0                                       ;
+-------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                          ; ALU_ody_1201462    ; Project_1201462    ;
; Family name                                                    ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                      ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                  ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+
; fulladder_ody_1201462.v          ; yes             ; User Verilog HDL File  ; C:/Users/MSI/Desktop/Project_1201462/fulladder_ody_1201462.v  ;
; leftshift_ody_1201462.v          ; yes             ; User Verilog HDL File  ; C:/Users/MSI/Desktop/Project_1201462/leftshift_ody_1201462.v  ;
; rightshift_ody_1201462.v         ; yes             ; User Verilog HDL File  ; C:/Users/MSI/Desktop/Project_1201462/rightshift_ody_1201462.v ;
; ALU_ody_1201462.v                ; yes             ; User Verilog HDL File  ; C:/Users/MSI/Desktop/Project_1201462/ALU_ody_1201462.v        ;
; mux8to1_ody_1201462.v            ; yes             ; User Verilog HDL File  ; C:/Users/MSI/Desktop/Project_1201462/mux8to1_ody_1201462.v    ;
; fullsub_ody_1201462.v            ; yes             ; User Verilog HDL File  ; C:/Users/MSI/Desktop/Project_1201462/fullsub_ody_1201462.v    ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                         ;
+-----------------------------------------------+-------------------------------------+
; Resource                                      ; Usage                               ;
+-----------------------------------------------+-------------------------------------+
; Estimated ALUTs Used                          ; 12                                  ;
; Dedicated logic registers                     ; 0                                   ;
;                                               ;                                     ;
; Estimated ALUTs Unavailable                   ; 2                                   ;
;                                               ;                                     ;
; Total combinational functions                 ; 12                                  ;
; Combinational ALUT usage by number of inputs  ;                                     ;
;     -- 7 input functions                      ; 0                                   ;
;     -- 6 input functions                      ; 4                                   ;
;     -- 5 input functions                      ; 0                                   ;
;     -- 4 input functions                      ; 0                                   ;
;     -- <=3 input functions                    ; 8                                   ;
;                                               ;                                     ;
; Combinational ALUTs by mode                   ;                                     ;
;     -- normal mode                            ; 5                                   ;
;     -- extended LUT mode                      ; 0                                   ;
;     -- arithmetic mode                        ; 0                                   ;
;     -- shared arithmetic mode                 ; 7                                   ;
;                                               ;                                     ;
; Estimated ALUT/register pairs used            ; 12                                  ;
;                                               ;                                     ;
; Total registers                               ; 0                                   ;
;     -- Dedicated logic registers              ; 0                                   ;
;     -- I/O registers                          ; 0                                   ;
;                                               ;                                     ;
; Estimated ALMs:  partially or completely used ; 6                                   ;
;                                               ;                                     ;
; I/O pins                                      ; 17                                  ;
; Maximum fan-out node                          ; fulladder_ody_1201462:comb_4|sum[0] ;
; Maximum fan-out                               ; 5                                   ;
; Total fan-out                                 ; 52                                  ;
; Average fan-out                               ; 1.79                                ;
+-----------------------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                            ;
+-----------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node        ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                           ; Library Name ;
+-----------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------+--------------+
; |ALU_ody_1201462                  ; 12 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 17   ; 0            ; |ALU_ody_1201462                              ; work         ;
;    |fulladder_ody_1201462:comb_4| ; 4 (4)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_ody_1201462|fulladder_ody_1201462:comb_4 ; work         ;
;    |fulladder_ody_1201462:comb_6| ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_ody_1201462|fulladder_ody_1201462:comb_6 ; work         ;
;    |mux8to1_ody_1201462:comb_16|  ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_ody_1201462|mux8to1_ody_1201462:comb_16  ; work         ;
+-----------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ALU_ody_1201462 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 3     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fulladder_ody_1201462:comb_4 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 3     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rightshift_ody_1201462:comb_5 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 3     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fulladder_ody_1201462:comb_6 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 3     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leftshift_ody_1201462:comb_7 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 3     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rightshift_ody_1201462:comb_8 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 3     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fulladder_ody_1201462:comb_9 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 3     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rightshift_ody_1201462:comb_10 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 3     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fullsub_ody_1201462:comb_11 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 3     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux8to1_ody_1201462:comb_16 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 3     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux8to1_ody_1201462:comb_16"                                                                                                                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b    ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c    ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; d    ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out  ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (6 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fullsub_ody_1201462:comb_11"                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fulladder_ody_1201462:comb_9"                                                                                                                                                     ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x     ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; sum   ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "sum[4..4]" have no fanouts                                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "leftshift_ody_1201462:comb_7"                                                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x    ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (4 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fulladder_ody_1201462:comb_6"                                                                                           ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
; sum   ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "sum[4..4]" have no fanouts ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rightshift_ody_1201462:comb_5"                                                                                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x    ; Input  ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (5 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fulladder_ody_1201462:comb_4"                                                                                           ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
; sum   ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "sum[4..4]" have no fanouts ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Wed Feb 08 00:19:37 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project_1201462 -c Project_1201462
Info: Found 1 design units, including 1 entities, in source file fulladder_ody_1201462.v
    Info: Found entity 1: fulladder_ody_1201462
Info: Found 1 design units, including 1 entities, in source file leftshift_ody_1201462.v
    Info: Found entity 1: leftshift_ody_1201462
Info: Found 1 design units, including 1 entities, in source file rightshift_ody_1201462.v
    Info: Found entity 1: rightshift_ody_1201462
Info: Found 1 design units, including 1 entities, in source file ALU_ody_1201462.v
    Info: Found entity 1: ALU_ody_1201462
Info: Found 1 design units, including 1 entities, in source file mux8to1_ody_1201462.v
    Info: Found entity 1: mux8to1_ody_1201462
Info: Found 1 design units, including 1 entities, in source file fullsub_ody_1201462.v
    Info: Found entity 1: fullsub_ody_1201462
Info: Found 1 design units, including 1 entities, in source file ALU_behav_ody_1201462.v
    Info: Found entity 1: ALU_behav_ody_1201462
Critical Warning (10846): Verilog HDL Instantiation warning at ALU_ody_1201462.v(16): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU_ody_1201462.v(17): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU_ody_1201462.v(20): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU_ody_1201462.v(21): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU_ody_1201462.v(24): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU_ody_1201462.v(25): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU_ody_1201462.v(28): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU_ody_1201462.v(29): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU_ody_1201462.v(40): instance has no name
Info: Elaborating entity "ALU_ody_1201462" for the top level hierarchy
Warning (10739): Verilog HDL warning at ALU_ody_1201462.v(32): actual bit length 4 differs from formal bit length 1
Warning (10739): Verilog HDL warning at ALU_ody_1201462.v(34): actual bit length 4 differs from formal bit length 1
Warning (10739): Verilog HDL warning at ALU_ody_1201462.v(36): actual bit length 4 differs from formal bit length 1
Warning (10739): Verilog HDL warning at ALU_ody_1201462.v(38): actual bit length 4 differs from formal bit length 1
Info: Elaborating entity "fulladder_ody_1201462" for hierarchy "fulladder_ody_1201462:comb_4"
Info: Elaborating entity "rightshift_ody_1201462" for hierarchy "rightshift_ody_1201462:comb_5"
Warning (10230): Verilog HDL assignment warning at rightshift_ody_1201462.v(11): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "leftshift_ody_1201462" for hierarchy "leftshift_ody_1201462:comb_7"
Warning (10230): Verilog HDL assignment warning at leftshift_ody_1201462.v(11): truncated value with size 32 to match size of target (5)
Info: Elaborating entity "fullsub_ody_1201462" for hierarchy "fullsub_ody_1201462:comb_11"
Warning (10230): Verilog HDL assignment warning at fullsub_ody_1201462.v(16): truncated value with size 4 to match size of target (1)
Info: Elaborating entity "mux8to1_ody_1201462" for hierarchy "mux8to1_ody_1201462:comb_16"
Warning (10199): Verilog HDL Case Statement warning at mux8to1_ody_1201462.v(18): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at mux8to1_ody_1201462.v(19): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at mux8to1_ody_1201462.v(20): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at mux8to1_ody_1201462.v(21): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at mux8to1_ody_1201462.v(22): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at mux8to1_ody_1201462.v(23): case item expression never matches the case expression
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "final_res1[4]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "final_res1[4]" is missing source, defaulting to GND
Warning: 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "o[4]" is stuck at GND
    Warning (13410): Pin "o[5]" is stuck at GND
Warning: Ignored assignments for entity "Project_1201462" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity Project_1201462 -section_id "Root Region" is ignored
    Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Project_1201462 -section_id "Root Region" is ignored
Info: Implemented 29 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 6 output pins
    Info: Implemented 12 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 227 megabytes
    Info: Processing ended: Wed Feb 08 00:19:38 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


