# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
