TimeQuest Timing Analyzer report for Laba3_3oper
Fri Jan 14 06:10:59 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'
 12. Slow 1200mV 85C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'
 13. Slow 1200mV 85C Model Setup: 'USBBridge:isntx|USBRDn'
 14. Slow 1200mV 85C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'
 15. Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'clk_25mhz'
 17. Slow 1200mV 85C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 18. Slow 1200mV 85C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'
 19. Slow 1200mV 85C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'
 20. Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'clk_25mhz'
 22. Slow 1200mV 85C Model Hold: 'USBBridge:isntx|USBRDn'
 23. Slow 1200mV 85C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'
 24. Slow 1200mV 85C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 25. Slow 1200mV 85C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'
 26. Slow 1200mV 85C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'
 27. Slow 1200mV 85C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'
 28. Slow 1200mV 85C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'
 30. Slow 1200mV 85C Model Recovery: 'USBBridge:isntx|USBRDn'
 31. Slow 1200mV 85C Model Removal: 'USBBridge:isntx|USBRDn'
 32. Slow 1200mV 85C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 85C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'
 34. Slow 1200mV 85C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Slow 1200mV 85C Model Metastability Report
 50. Slow 1200mV 0C Model Fmax Summary
 51. Slow 1200mV 0C Model Setup Summary
 52. Slow 1200mV 0C Model Hold Summary
 53. Slow 1200mV 0C Model Recovery Summary
 54. Slow 1200mV 0C Model Removal Summary
 55. Slow 1200mV 0C Model Minimum Pulse Width Summary
 56. Slow 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'
 57. Slow 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'
 58. Slow 1200mV 0C Model Setup: 'USBBridge:isntx|USBRDn'
 59. Slow 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'
 60. Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Setup: 'clk_25mhz'
 62. Slow 1200mV 0C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 63. Slow 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'
 64. Slow 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'
 65. Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Hold: 'clk_25mhz'
 67. Slow 1200mV 0C Model Hold: 'USBBridge:isntx|USBRDn'
 68. Slow 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'
 69. Slow 1200mV 0C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 70. Slow 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'
 71. Slow 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'
 72. Slow 1200mV 0C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'
 73. Slow 1200mV 0C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'
 74. Slow 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 75. Slow 1200mV 0C Model Recovery: 'USBBridge:isntx|USBRDn'
 76. Slow 1200mV 0C Model Removal: 'USBBridge:isntx|USBRDn'
 77. Slow 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 78. Slow 1200mV 0C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'
 79. Slow 1200mV 0C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'
 86. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 88. Setup Times
 89. Hold Times
 90. Clock to Output Times
 91. Minimum Clock to Output Times
 92. Propagation Delay
 93. Minimum Propagation Delay
 94. Slow 1200mV 0C Model Metastability Report
 95. Fast 1200mV 0C Model Setup Summary
 96. Fast 1200mV 0C Model Hold Summary
 97. Fast 1200mV 0C Model Recovery Summary
 98. Fast 1200mV 0C Model Removal Summary
 99. Fast 1200mV 0C Model Minimum Pulse Width Summary
100. Fast 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'
101. Fast 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'
102. Fast 1200mV 0C Model Setup: 'USBBridge:isntx|USBRDn'
103. Fast 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'
104. Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Setup: 'clk_25mhz'
106. Fast 1200mV 0C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
107. Fast 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'
108. Fast 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'
109. Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
110. Fast 1200mV 0C Model Hold: 'clk_25mhz'
111. Fast 1200mV 0C Model Hold: 'USBBridge:isntx|USBRDn'
112. Fast 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'
113. Fast 1200mV 0C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
114. Fast 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'
115. Fast 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'
116. Fast 1200mV 0C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'
117. Fast 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
118. Fast 1200mV 0C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'
119. Fast 1200mV 0C Model Recovery: 'USBBridge:isntx|USBRDn'
120. Fast 1200mV 0C Model Removal: 'USBBridge:isntx|USBRDn'
121. Fast 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
122. Fast 1200mV 0C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'
123. Fast 1200mV 0C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'
124. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'
127. Fast 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'
128. Fast 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'
129. Fast 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'
130. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
131. Fast 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
132. Setup Times
133. Hold Times
134. Clock to Output Times
135. Minimum Clock to Output Times
136. Propagation Delay
137. Minimum Propagation Delay
138. Fast 1200mV 0C Model Metastability Report
139. Multicorner Timing Analysis Summary
140. Setup Times
141. Hold Times
142. Clock to Output Times
143. Minimum Clock to Output Times
144. Progagation Delay
145. Minimum Progagation Delay
146. Board Trace Model Assignments
147. Input Transition Times
148. Slow Corner Signal Integrity Metrics
149. Fast Corner Signal Integrity Metrics
150. Setup Transfers
151. Hold Transfers
152. Recovery Transfers
153. Removal Transfers
154. Report TCCS
155. Report RSKM
156. Unconstrained Paths
157. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; Laba3_3oper                                                    ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C5E144C8                                                    ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; clk_25mhz                                         ; Base      ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { clk_25mhz }                                         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk_25mhz ; inst3|altpll_component|auto_generated|pll1|inclk[0] ; { inst3|altpll_component|auto_generated|pll1|clk[0] } ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] }        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] }        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] }        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] }        ;
; USBBridge:isntx|USBRDn                            ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:isntx|USBRDn }                            ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:isntx|Z_ALTERA_SYNTHESIZED }              ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 108.39 MHz  ; 108.39 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 144.38 MHz  ; 144.38 MHz      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;                                                ;
; 169.75 MHz  ; 169.75 MHz      ; USBBridge:isntx|USBRDn                            ;                                                ;
; 1689.19 MHz ; 402.09 MHz      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; -5.926 ; -71.619       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; -5.220 ; -5.220        ;
; USBBridge:isntx|USBRDn                            ; -4.891 ; -456.586      ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ; -3.694 ; -3.694        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.664 ; -132.652      ;
; clk_25mhz                                         ; -1.991 ; -24.928       ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -1.615 ; -27.794       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; -1.048 ; -14.097       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; -3.098 ; -72.777       ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.507 ; -42.094       ;
; clk_25mhz                                         ; -0.467 ; -6.403        ;
; USBBridge:isntx|USBRDn                            ; -0.122 ; -0.962        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; -0.048 ; -0.048        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; 0.335  ; 0.000         ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ; 2.814  ; 0.000         ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; 2.839  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; -2.414 ; -2.414        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.902 ; -7.602        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; -1.902 ; -1.902        ;
; USBBridge:isntx|USBRDn                            ; -1.400 ; -2.797        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; USBBridge:isntx|USBRDn                            ; 0.980 ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.474 ; 0.000         ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; 2.359 ; 0.000         ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; 2.910 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:isntx|USBRDn                            ; -1.487  ; -172.492      ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -1.487  ; -47.584       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; -1.487  ; -37.991       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; -1.487  ; -35.688       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ; -1.487  ; -1.487        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; -1.487  ; -1.487        ;
; clk_25mhz                                         ; 19.653  ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 499.640 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -5.926 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.283     ; 3.644      ;
; -5.874 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.283     ; 3.592      ;
; -5.840 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.284     ; 3.557      ;
; -5.792 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.283     ; 3.510      ;
; -5.710 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.284     ; 3.427      ;
; -5.698 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.283     ; 3.416      ;
; -5.677 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.286     ; 3.392      ;
; -5.636 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.283     ; 3.354      ;
; -5.609 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.283     ; 3.327      ;
; -5.600 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.284     ; 3.317      ;
; -5.566 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.284     ; 3.283      ;
; -5.406 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.283     ; 3.124      ;
; -5.290 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.586     ; 4.705      ;
; -5.232 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.283     ; 2.950      ;
; -5.224 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.283     ; 2.942      ;
; -5.181 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.586     ; 4.596      ;
; -5.173 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.283     ; 2.891      ;
; -5.154 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.283     ; 2.872      ;
; -5.023 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.586     ; 4.438      ;
; -4.996 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.586     ; 4.411      ;
; -4.910 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.600     ; 4.311      ;
; -4.883 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.586     ; 4.298      ;
; -4.872 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.586     ; 4.287      ;
; -4.836 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                                    ; courseProject:inst5|inst8                                                     ; clk_25mhz                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.770     ; 5.057      ;
; -4.835 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.283     ; 2.553      ;
; -4.797 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.283     ; 2.515      ;
; -4.791 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.283     ; 2.509      ;
; -4.734 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.283     ; 2.452      ;
; -4.730 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.586     ; 4.145      ;
; -4.727 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.579     ; 4.149      ;
; -4.717 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.600     ; 4.118      ;
; -4.588 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.600     ; 3.989      ;
; -4.558 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.600     ; 3.959      ;
; -4.512 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.283     ; 2.230      ;
; -4.460 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.600     ; 3.861      ;
; -4.318 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.600     ; 3.719      ;
; -4.291 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.600     ; 3.692      ;
; -4.261 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.284     ; 1.978      ;
; -4.200 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.600     ; 3.601      ;
; -4.149 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.284     ; 1.866      ;
; -3.999 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.579     ; 3.421      ;
; -3.761 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.602     ; 3.160      ;
; -3.751 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.579     ; 3.173      ;
; -3.597 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.613     ; 2.985      ;
; -3.592 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.602     ; 2.991      ;
; -3.588 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.602     ; 2.987      ;
; -3.533 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.454      ;
; -3.497 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.602     ; 2.896      ;
; -3.469 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.079     ; 4.391      ;
; -3.447 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.081     ; 4.367      ;
; -3.442 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.363      ;
; -3.440 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.602     ; 2.839      ;
; -3.405 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.326      ;
; -3.399 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.320      ;
; -3.329 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.079     ; 4.251      ;
; -3.317 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.081     ; 4.237      ;
; -3.293 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.079     ; 4.215      ;
; -3.284 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.205      ;
; -3.281 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.202      ;
; -3.272 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.082     ; 4.191      ;
; -3.265 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.083     ; 4.183      ;
; -3.243 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.164      ;
; -3.243 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.164      ;
; -3.242 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.163      ;
; -3.229 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.150      ;
; -3.213 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.134      ;
; -3.212 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.133      ;
; -3.208 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.083     ; 4.126      ;
; -3.207 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.081     ; 4.127      ;
; -3.205 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.126      ;
; -3.204 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.079     ; 4.126      ;
; -3.201 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.284     ; 0.918      ;
; -3.198 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.081     ; 4.118      ;
; -3.195 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.079     ; 4.117      ;
; -3.173 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.094      ;
; -3.173 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.081     ; 4.093      ;
; -3.168 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.089      ;
; -3.150 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.071      ;
; -3.146 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.081     ; 4.066      ;
; -3.144 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.065      ;
; -3.140 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.061      ;
; -3.136 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.079     ; 4.058      ;
; -3.113 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.034      ;
; -3.099 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.020      ;
; -3.087 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.081     ; 4.007      ;
; -3.082 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.003      ;
; -3.080 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 4.001      ;
; -3.080 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.081     ; 4.000      ;
; -3.068 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.081     ; 3.988      ;
; -3.064 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.079     ; 3.986      ;
; -3.054 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 3.975      ;
; -3.053 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 3.974      ;
; -3.050 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 3.971      ;
; -3.050 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 3.971      ;
; -3.047 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]                 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; 1.467      ; 5.515      ;
; -3.039 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.079     ; 3.961      ;
; -3.039 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 3.960      ;
; -3.037 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 3.958      ;
; -3.036 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 3.957      ;
; -3.029 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.080     ; 3.950      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                    ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -5.220 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[25]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.262     ; 3.889      ;
; -4.975 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.253     ; 3.653      ;
; -4.859 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[30]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.263     ; 3.527      ;
; -4.858 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.253     ; 3.536      ;
; -4.799 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.253     ; 3.477      ;
; -4.783 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.253     ; 3.461      ;
; -4.709 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.253     ; 3.387      ;
; -4.672 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[23]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.263     ; 3.340      ;
; -4.597 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[28]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.263     ; 3.265      ;
; -4.585 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.253     ; 3.263      ;
; -4.560 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.253     ; 3.238      ;
; -4.232 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[29]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.262     ; 2.901      ;
; -4.127 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.253     ; 2.805      ;
; -4.000 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[24]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.263     ; 2.668      ;
; -3.855 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[26]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.263     ; 2.523      ;
; -3.760 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[27]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.263     ; 2.428      ;
; -3.676 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; courseProject:inst5|inst48 ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -1.200     ; 3.477      ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:isntx|USBRDn'                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -4.891 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.810      ;
; -4.891 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.810      ;
; -4.891 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.810      ;
; -4.891 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.810      ;
; -4.891 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.810      ;
; -4.891 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.810      ;
; -4.811 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 5.731      ;
; -4.811 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 5.731      ;
; -4.811 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 5.731      ;
; -4.811 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 5.731      ;
; -4.811 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 5.731      ;
; -4.811 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 5.731      ;
; -4.761 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 5.679      ;
; -4.761 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 5.679      ;
; -4.761 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 5.679      ;
; -4.761 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 5.679      ;
; -4.761 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 5.679      ;
; -4.761 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 5.679      ;
; -4.761 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 5.679      ;
; -4.761 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 5.679      ;
; -4.709 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.084     ; 5.626      ;
; -4.709 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.084     ; 5.626      ;
; -4.709 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.084     ; 5.626      ;
; -4.709 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.084     ; 5.626      ;
; -4.709 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.084     ; 5.626      ;
; -4.709 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.084     ; 5.626      ;
; -4.694 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.613      ;
; -4.694 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.613      ;
; -4.694 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.613      ;
; -4.694 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.613      ;
; -4.694 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.613      ;
; -4.694 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.613      ;
; -4.688 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.607      ;
; -4.688 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.607      ;
; -4.688 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.607      ;
; -4.688 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.607      ;
; -4.688 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.607      ;
; -4.688 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.607      ;
; -4.614 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 5.534      ;
; -4.614 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 5.534      ;
; -4.614 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 5.534      ;
; -4.614 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 5.534      ;
; -4.614 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 5.534      ;
; -4.614 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 5.534      ;
; -4.599 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.521      ;
; -4.599 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.521      ;
; -4.570 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.489      ;
; -4.570 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.489      ;
; -4.570 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.489      ;
; -4.570 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.489      ;
; -4.570 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.489      ;
; -4.570 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.489      ;
; -4.559 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.084     ; 5.476      ;
; -4.559 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.084     ; 5.476      ;
; -4.559 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.084     ; 5.476      ;
; -4.559 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.084     ; 5.476      ;
; -4.559 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.084     ; 5.476      ;
; -4.559 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.084     ; 5.476      ;
; -4.559 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.084     ; 5.476      ;
; -4.559 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.084     ; 5.476      ;
; -4.512 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.431      ;
; -4.512 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.431      ;
; -4.512 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.431      ;
; -4.512 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.431      ;
; -4.512 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.431      ;
; -4.512 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.082     ; 5.431      ;
; -4.413 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.337      ;
; -4.413 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.337      ;
; -4.413 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.337      ;
; -4.413 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.337      ;
; -4.413 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.337      ;
; -4.413 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.337      ;
; -4.413 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.337      ;
; -4.402 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.324      ;
; -4.402 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.324      ;
; -4.354 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.085     ; 5.270      ;
; -4.354 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.085     ; 5.270      ;
; -4.354 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.085     ; 5.270      ;
; -4.354 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.085     ; 5.270      ;
; -4.354 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.085     ; 5.270      ;
; -4.354 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.085     ; 5.270      ;
; -4.354 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.085     ; 5.270      ;
; -4.354 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.085     ; 5.270      ;
; -4.342 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.265      ;
; -4.333 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 5.251      ;
; -4.333 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 5.251      ;
; -4.333 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 5.251      ;
; -4.333 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 5.251      ;
; -4.333 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 5.251      ;
; -4.333 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 5.251      ;
; -4.333 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 5.251      ;
; -4.333 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 5.251      ;
; -4.228 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.150      ;
; -4.228 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.150      ;
; -4.228 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.150      ;
; -4.228 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.150      ;
; -4.228 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.150      ;
; -4.228 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.150      ;
; -4.228 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.150      ;
; -4.228 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.150      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                    ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -3.694 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[0] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -2.336     ; 2.289      ;
; -3.634 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[1] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -2.336     ; 2.229      ;
; -3.546 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[2] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -2.336     ; 2.141      ;
; -3.489 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[3] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -2.336     ; 2.084      ;
; -3.401 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[4] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -2.336     ; 1.996      ;
; -3.341 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[5] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -2.336     ; 1.936      ;
; -3.260 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[6] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -2.336     ; 1.855      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                              ; Launch Clock                               ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.664 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.497     ; 3.108      ;
; -2.500 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.497     ; 2.944      ;
; -2.454 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.497     ; 2.898      ;
; -2.451 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.500     ; 2.892      ;
; -2.443 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.500     ; 2.884      ;
; -2.375 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.498     ; 2.818      ;
; -2.322 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.497     ; 2.766      ;
; -2.321 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.498     ; 2.764      ;
; -2.306 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.497     ; 2.750      ;
; -2.235 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.500     ; 2.676      ;
; -2.207 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.510     ; 2.638      ;
; -2.187 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.500     ; 2.628      ;
; -2.144 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.500     ; 2.585      ;
; -2.138 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.514     ; 2.565      ;
; -2.092 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.497     ; 2.536      ;
; -2.085 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.497     ; 2.529      ;
; -2.084 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.497     ; 2.528      ;
; -2.080 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.497     ; 2.524      ;
; -2.067 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.497     ; 2.511      ;
; -2.067 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.497     ; 2.511      ;
; -2.060 ; USBBridge:isntx|DOStrobes[0]                                   ; inst7                                                                                                                ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.506     ; 2.495      ;
; -2.057 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.497     ; 2.501      ;
; -2.053 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.497     ; 2.497      ;
; -2.042 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.497     ; 2.486      ;
; -2.017 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.497     ; 2.461      ;
; -1.981 ; USBBridge:isntx|DOStrobes[0]                                   ; inst6                                                                                                                ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.499     ; 2.423      ;
; -1.981 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.497     ; 2.425      ;
; -1.949 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.514     ; 2.376      ;
; -1.911 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.507     ; 2.345      ;
; -1.904 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.514     ; 2.331      ;
; -1.878 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.514     ; 2.305      ;
; -1.870 ; USBBridge:isntx|DOStrobes[3]                                   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                 ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.522     ; 2.289      ;
; -1.841 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31]       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.371     ; 2.411      ;
; -1.771 ; USBBridge:isntx|DOStrobes[0]                                   ; inst8                                                                                                                ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.499     ; 2.213      ;
; -1.740 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.510     ; 2.171      ;
; -1.688 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.514     ; 2.115      ;
; -1.556 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.500     ; 1.997      ;
; -1.426 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.166      ; 5.304      ;
; -1.359 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.510     ; 1.790      ;
; -1.337 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.166      ; 5.215      ;
; -1.335 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.514     ; 1.762      ;
; -1.295 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.507     ; 1.729      ;
; -1.280 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.166      ; 5.158      ;
; -1.251 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.507     ; 1.685      ;
; -1.241 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.514     ; 1.668      ;
; -1.238 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]    ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[28]                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.508     ; 1.671      ;
; -1.236 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]    ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[27]                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.508     ; 1.669      ;
; -1.223 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.514     ; 1.650      ;
; -1.210 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]    ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[29]                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.508     ; 1.643      ;
; -1.202 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.514     ; 1.629      ;
; -1.191 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.166      ; 5.069      ;
; -1.143 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]    ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[23]                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.508     ; 1.576      ;
; -1.140 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.510     ; 1.571      ;
; -1.134 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.166      ; 5.012      ;
; -1.104 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.507     ; 1.538      ;
; -1.080 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.514     ; 1.507      ;
; -1.073 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]    ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[26]                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.508     ; 1.506      ;
; -1.045 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.166      ; 4.923      ;
; -0.998 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]    ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[30]                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.508     ; 1.431      ;
; -0.985 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.510     ; 1.416      ;
; -0.968 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.507     ; 1.402      ;
; -0.960 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.510     ; 1.391      ;
; -0.953 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.166      ; 5.331      ;
; -0.947 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.166      ; 4.825      ;
; -0.947 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.166      ; 4.825      ;
; -0.930 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]    ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[25]                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.511     ; 1.360      ;
; -0.916 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.166      ; 4.794      ;
; -0.899 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.166      ; 4.777      ;
; -0.857 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.507     ; 1.291      ;
; -0.853 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.166      ; 5.231      ;
; -0.851 ; courseProject:inst5|inst8                                      ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                           ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.137      ; 2.929      ;
; -0.836 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.148      ; 4.696      ;
; -0.828 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]    ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[24]                                                      ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.511     ; 1.258      ;
; -0.807 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.166      ; 5.185      ;
; -0.801 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.166      ; 4.679      ;
; -0.788 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.508     ; 1.221      ;
; -0.776 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.148      ; 4.636      ;
; -0.759 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.148      ; 4.619      ;
; -0.722 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.166      ; 4.600      ;
; -0.707 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.166      ; 5.085      ;
; -0.705 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.148      ; 4.565      ;
; -0.693 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.148      ; 4.553      ;
; -0.661 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.166      ; 5.039      ;
; -0.659 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.508     ; 1.092      ;
; -0.644 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7]          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.147      ; 4.503      ;
; -0.644 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6]          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.147      ; 4.503      ;
; -0.644 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5]          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.147      ; 4.503      ;
; -0.644 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4]          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.147      ; 4.503      ;
; -0.644 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3]          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.147      ; 4.503      ;
; -0.644 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2]          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.147      ; 4.503      ;
; -0.644 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1]          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.147      ; 4.503      ;
; -0.644 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0]          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.147      ; 4.503      ;
; -0.570 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.148      ; 4.930      ;
; -0.561 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.166      ; 4.939      ;
; -0.554 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.166      ; 4.432      ;
; -0.532 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.165      ; 4.399      ;
; -0.520 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.165      ; 4.387      ;
; -0.510 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.165      ; 4.377      ;
; -0.505 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.172      ; 4.389      ;
; -0.505 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.172      ; 4.389      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_25mhz'                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.991 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -1.073     ; 1.909      ;
; -1.812 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.662      ; 3.465      ;
; -1.782 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.747      ; 3.520      ;
; -1.782 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.747      ; 3.520      ;
; -1.780 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.682      ; 3.453      ;
; -1.778 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -1.074     ; 1.695      ;
; -1.753 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -1.074     ; 1.670      ;
; -1.750 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.670      ; 3.411      ;
; -1.750 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.670      ; 3.411      ;
; -1.750 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.670      ; 3.411      ;
; -1.750 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.670      ; 3.411      ;
; -1.750 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.670      ; 3.411      ;
; -1.750 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.670      ; 3.411      ;
; -1.750 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.670      ; 3.411      ;
; -1.750 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.670      ; 3.411      ;
; -1.750 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.670      ; 3.411      ;
; -1.750 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.670      ; 3.411      ;
; -1.749 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -1.074     ; 1.666      ;
; -1.700 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -1.073     ; 1.618      ;
; -1.631 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -1.073     ; 1.549      ;
; -1.573 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.996     ; 1.568      ;
; -1.569 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -1.082     ; 1.478      ;
; -1.569 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -1.074     ; 1.486      ;
; -1.556 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.997     ; 1.550      ;
; -1.536 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -1.074     ; 1.453      ;
; -1.533 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -1.073     ; 1.451      ;
; -1.508 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -1.074     ; 1.425      ;
; -1.458 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -1.061     ; 1.388      ;
; -1.444 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.683      ; 3.118      ;
; -1.414 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.768      ; 3.173      ;
; -1.414 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.768      ; 3.173      ;
; -1.412 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.703      ; 3.106      ;
; -1.382 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.691      ; 3.064      ;
; -1.382 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.691      ; 3.064      ;
; -1.382 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.691      ; 3.064      ;
; -1.382 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.691      ; 3.064      ;
; -1.382 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.691      ; 3.064      ;
; -1.382 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.691      ; 3.064      ;
; -1.382 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.691      ; 3.064      ;
; -1.382 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.691      ; 3.064      ;
; -1.382 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.691      ; 3.064      ;
; -1.382 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.691      ; 3.064      ;
; 19.752 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.102      ; 6.271      ;
; 19.759 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.122      ; 6.284      ;
; 19.816 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.187      ; 6.292      ;
; 19.816 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.187      ; 6.292      ;
; 19.847 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.110      ; 6.184      ;
; 19.847 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.110      ; 6.184      ;
; 19.847 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.110      ; 6.184      ;
; 19.847 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.110      ; 6.184      ;
; 19.847 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.110      ; 6.184      ;
; 19.847 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.110      ; 6.184      ;
; 19.847 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.110      ; 6.184      ;
; 19.847 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.110      ; 6.184      ;
; 19.847 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.110      ; 6.184      ;
; 19.847 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.110      ; 6.184      ;
; 39.557 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.102      ; 6.466      ;
; 39.587 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.187      ; 6.521      ;
; 39.587 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.187      ; 6.521      ;
; 39.589 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.122      ; 6.454      ;
; 39.619 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.110      ; 6.412      ;
; 39.619 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.110      ; 6.412      ;
; 39.619 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.110      ; 6.412      ;
; 39.619 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.110      ; 6.412      ;
; 39.619 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.110      ; 6.412      ;
; 39.619 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.110      ; 6.412      ;
; 39.619 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.110      ; 6.412      ;
; 39.619 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.110      ; 6.412      ;
; 39.619 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.110      ; 6.412      ;
; 39.619 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.110      ; 6.412      ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.615 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.096     ; 1.940      ;
; -1.377 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.092     ; 1.706      ;
; -1.349 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.093     ; 1.677      ;
; -1.311 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.089     ; 1.643      ;
; -1.209 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.089     ; 1.541      ;
; -1.201 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.089     ; 1.533      ;
; -1.172 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.089     ; 1.504      ;
; -0.996 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.094     ; 1.323      ;
; -0.992 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.094     ; 1.319      ;
; -0.980 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.093     ; 1.308      ;
; -0.974 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.090     ; 1.305      ;
; -0.947 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.093     ; 1.275      ;
; -0.946 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.094     ; 1.273      ;
; -0.942 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.090     ; 1.273      ;
; -0.941 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.093     ; 1.269      ;
; -0.928 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.090     ; 1.259      ;
; -0.785 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.094     ; 1.112      ;
; -0.784 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.094     ; 1.111      ;
; -0.766 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.093     ; 1.094      ;
; -0.745 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.075     ; 1.091      ;
; -0.581 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.094     ; 0.908      ;
; -0.580 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.093     ; 0.908      ;
; -0.580 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.093     ; 0.908      ;
; -0.580 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.094     ; 0.907      ;
; -0.579 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.093     ; 0.907      ;
; -0.564 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.075     ; 0.910      ;
; -0.563 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.075     ; 0.909      ;
; -0.562 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.075     ; 0.908      ;
; -0.562 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.075     ; 0.908      ;
; -0.562 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.075     ; 0.908      ;
; -0.561 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.075     ; 0.907      ;
; -0.560 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.075     ; 0.906      ;
+--------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                        ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.048 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.332     ; 1.717      ;
; -1.016 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.331     ; 1.686      ;
; -1.012 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.332     ; 1.681      ;
; -0.934 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.324     ; 1.611      ;
; -0.924 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.311     ; 1.614      ;
; -0.722 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.324     ; 1.399      ;
; -0.709 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.324     ; 1.386      ;
; -0.641 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.301     ; 1.341      ;
; -0.579 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.311     ; 1.269      ;
; -0.453 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.324     ; 1.130      ;
; -0.443 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.312     ; 1.132      ;
; -0.442 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.312     ; 1.131      ;
; -0.441 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.324     ; 1.118      ;
; -0.441 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.324     ; 1.118      ;
; -0.441 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.324     ; 1.118      ;
; -0.429 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.312     ; 1.118      ;
; -0.429 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.312     ; 1.118      ;
; -0.429 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.312     ; 1.118      ;
; -0.429 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.311     ; 1.119      ;
; -0.428 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.311     ; 1.118      ;
; -0.428 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.311     ; 1.118      ;
; -0.427 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.311     ; 1.117      ;
; -0.426 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.311     ; 1.116      ;
; -0.426 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.311     ; 1.116      ;
; 0.204  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.338      ; 3.896      ;
; 0.204  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.338      ; 3.896      ;
; 0.204  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.338      ; 3.896      ;
; 0.204  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.338      ; 3.896      ;
; 0.204  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.338      ; 3.896      ;
; 0.204  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.338      ; 3.896      ;
; 0.204  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.338      ; 3.896      ;
; 0.267  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.351      ; 3.846      ;
; 0.267  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.351      ; 3.846      ;
; 0.267  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.351      ; 3.846      ;
; 0.267  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.351      ; 3.846      ;
; 0.267  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.351      ; 3.846      ;
; 0.267  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.351      ; 3.846      ;
; 0.267  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.351      ; 3.846      ;
; 0.267  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.351      ; 3.846      ;
; 0.300  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.331      ; 3.793      ;
; 0.300  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.331      ; 3.793      ;
; 0.300  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.331      ; 3.793      ;
; 0.365  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.364      ; 3.761      ;
; 0.377  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.353      ; 3.738      ;
; 0.377  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.353      ; 3.738      ;
; 0.377  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.353      ; 3.738      ;
; 0.377  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.353      ; 3.738      ;
; 0.377  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.353      ; 3.738      ;
; 0.538  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.331      ; 4.055      ;
; 0.538  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.331      ; 4.055      ;
; 0.538  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.331      ; 4.055      ;
; 0.558  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.351      ; 4.055      ;
; 0.558  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.351      ; 4.055      ;
; 0.558  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.351      ; 4.055      ;
; 0.558  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.351      ; 4.055      ;
; 0.558  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.351      ; 4.055      ;
; 0.558  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.351      ; 4.055      ;
; 0.558  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.351      ; 4.055      ;
; 0.558  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.351      ; 4.055      ;
; 0.567  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.338      ; 4.033      ;
; 0.567  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.338      ; 4.033      ;
; 0.567  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.338      ; 4.033      ;
; 0.567  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.338      ; 4.033      ;
; 0.567  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.338      ; 4.033      ;
; 0.567  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.338      ; 4.033      ;
; 0.567  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.338      ; 4.033      ;
; 0.580  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.353      ; 4.035      ;
; 0.580  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.353      ; 4.035      ;
; 0.580  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.353      ; 4.035      ;
; 0.580  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.353      ; 4.035      ;
; 0.580  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.353      ; 4.035      ;
; 0.648  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.364      ; 3.978      ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                       ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -3.098 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.965      ; 6.159      ;
; -3.098 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.965      ; 6.159      ;
; -3.098 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.965      ; 6.159      ;
; -3.098 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.965      ; 6.159      ;
; -3.068 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.967      ; 6.191      ;
; -3.031 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.965      ; 6.226      ;
; -3.031 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.965      ; 6.226      ;
; -3.031 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.965      ; 6.226      ;
; -3.014 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.242      ;
; -3.014 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.242      ;
; -3.014 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.242      ;
; -3.014 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.242      ;
; -3.014 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.242      ;
; -3.014 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.242      ;
; -3.014 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.242      ;
; -3.014 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.242      ;
; -3.014 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.242      ;
; -3.014 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.242      ;
; -3.014 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.242      ;
; -3.014 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.242      ;
; -3.014 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.242      ;
; -3.014 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.242      ;
; -3.014 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.242      ;
; -3.014 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.242      ;
; -2.909 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.965      ; 6.348      ;
; -2.909 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.965      ; 6.348      ;
; -2.909 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.965      ; 6.348      ;
; -2.909 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.965      ; 6.348      ;
; -2.873 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.967      ; 6.386      ;
; -2.865 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.965      ; 6.392      ;
; -2.865 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.965      ; 6.392      ;
; -2.865 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.965      ; 6.392      ;
; -2.820 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.436      ;
; -2.820 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.436      ;
; -2.820 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.436      ;
; -2.820 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.436      ;
; -2.820 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.436      ;
; -2.820 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.436      ;
; -2.820 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.436      ;
; -2.820 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.436      ;
; -2.820 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.436      ;
; -2.820 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.436      ;
; -2.820 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.436      ;
; -2.820 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.436      ;
; -2.820 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.436      ;
; -2.820 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.436      ;
; -2.820 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.436      ;
; -2.820 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.964      ; 6.436      ;
; -0.894 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.197      ; 4.796      ;
; -0.894 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.197      ; 4.796      ;
; -0.894 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.197      ; 4.796      ;
; -0.852 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.198      ; 4.839      ;
; -0.842 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.198      ; 4.849      ;
; -0.836 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.198      ; 4.855      ;
; -0.815 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.198      ; 4.876      ;
; -0.787 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.198      ; 4.904      ;
; -0.781 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.198      ; 4.910      ;
; -0.781 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.198      ; 4.910      ;
; -0.768 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.200      ; 4.925      ;
; -0.732 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.197      ; 4.958      ;
; -0.731 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.197      ; 4.959      ;
; -0.731 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.197      ; 4.959      ;
; -0.725 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.197      ; 4.965      ;
; -0.725 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.197      ; 4.965      ;
; -0.724 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.197      ; 4.966      ;
; -0.716 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.197      ; 4.974      ;
; -0.712 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.197      ; 4.978      ;
; -0.701 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.398      ; 2.929      ;
; -0.701 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.398      ; 2.929      ;
; -0.701 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.398      ; 2.929      ;
; -0.701 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.398      ; 2.929      ;
; -0.700 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.197      ; 4.990      ;
; -0.699 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.197      ; 4.991      ;
; -0.695 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.197      ; 4.995      ;
; -0.690 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.197      ; 5.000      ;
; -0.689 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 5.197      ; 5.001      ;
; -0.671 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.400      ; 2.961      ;
; -0.634 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.398      ; 2.996      ;
; -0.634 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.398      ; 2.996      ;
; -0.634 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.398      ; 2.996      ;
; -0.626 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; -0.500       ; 5.198      ; 4.565      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.397      ; 3.012      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.397      ; 3.012      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.397      ; 3.012      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.397      ; 3.012      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.397      ; 3.012      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.397      ; 3.012      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.397      ; 3.012      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.397      ; 3.012      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.397      ; 3.012      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.397      ; 3.012      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.397      ; 3.012      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.397      ; 3.012      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.397      ; 3.012      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.397      ; 3.012      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.397      ; 3.012      ;
; -0.617 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.397      ; 3.012      ;
; -0.615 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; -0.500       ; 5.197      ; 4.575      ;
; -0.614 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; -0.500       ; 5.197      ; 4.576      ;
; -0.613 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; -0.500       ; 5.197      ; 4.577      ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                  ; Launch Clock                               ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.507 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 2.812      ;
; -1.501 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 2.818      ;
; -1.350 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 2.969      ;
; -1.337 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 2.982      ;
; -1.310 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 3.009      ;
; -1.155 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 3.164      ;
; -1.057 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 3.262      ;
; -1.041 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.756      ; 2.778      ;
; -1.033 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.756      ; 2.786      ;
; -1.015 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 3.304      ;
; -0.980 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 3.339      ;
; -0.922 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 3.397      ;
; -0.917 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 3.402      ;
; -0.890 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.738      ; 3.411      ;
; -0.875 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 3.444      ;
; -0.872 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.738      ; 3.429      ;
; -0.871 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.756      ; 2.948      ;
; -0.841 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.738      ; 3.460      ;
; -0.838 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.756      ; 2.981      ;
; -0.830 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.756      ; 2.989      ;
; -0.827 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 3.492      ;
; -0.795 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.738      ; 3.506      ;
; -0.777 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 3.542      ;
; -0.744 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 3.575      ;
; -0.659 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.756      ; 3.160      ;
; -0.637 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 3.682      ;
; -0.632 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 3.696      ;
; -0.619 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 3.709      ;
; -0.615 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 3.713      ;
; -0.612 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.738      ; 3.689      ;
; -0.595 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 3.733      ;
; -0.595 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 3.724      ;
; -0.584 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 3.744      ;
; -0.582 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 3.746      ;
; -0.553 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.756      ; 3.266      ;
; -0.537 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.721      ; 3.757      ;
; -0.525 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 3.803      ;
; -0.519 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.756      ; 3.300      ;
; -0.497 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 3.822      ;
; -0.496 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 3.832      ;
; -0.489 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 3.839      ;
; -0.485 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 3.843      ;
; -0.484 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.756      ; 3.335      ;
; -0.465 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 3.854      ;
; -0.451 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 3.877      ;
; -0.431 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 3.897      ;
; -0.429 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.756      ; 3.390      ;
; -0.424 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; USBBridge:isntx|DFFE_inst33                                                                                              ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.721      ; 3.870      ;
; -0.413 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.756      ; 3.406      ;
; -0.405 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.738      ; 3.396      ;
; -0.379 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.756      ; 3.440      ;
; -0.368 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.738      ; 3.943      ;
; -0.368 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.738      ; 3.943      ;
; -0.368 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.738      ; 3.943      ;
; -0.368 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.738      ; 3.943      ;
; -0.368 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.738      ; 3.943      ;
; -0.361 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 3.967      ;
; -0.356 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.738      ; 3.445      ;
; -0.354 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 3.974      ;
; -0.346 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.756      ; 3.473      ;
; -0.335 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 3.993      ;
; -0.321 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.738      ; 3.480      ;
; -0.312 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.738      ; 3.489      ;
; -0.307 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.739      ; 3.995      ;
; -0.307 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.739      ; 3.995      ;
; -0.307 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.739      ; 3.995      ;
; -0.307 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.739      ; 3.995      ;
; -0.307 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.739      ; 3.995      ;
; -0.307 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.739      ; 3.995      ;
; -0.307 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.739      ; 3.995      ;
; -0.304 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[30]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.747      ; 4.016      ;
; -0.304 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[28]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.747      ; 4.016      ;
; -0.304 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[27]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.747      ; 4.016      ;
; -0.304 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[26]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.747      ; 4.016      ;
; -0.304 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[24]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.747      ; 4.016      ;
; -0.304 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[23]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.747      ; 4.016      ;
; -0.297 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 4.031      ;
; -0.297 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 4.031      ;
; -0.297 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 4.031      ;
; -0.297 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 4.031      ;
; -0.297 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 4.031      ;
; -0.297 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 4.031      ;
; -0.297 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 4.031      ;
; -0.297 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 4.031      ;
; -0.297 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.755      ; 4.031      ;
; -0.290 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.721      ; 3.504      ;
; -0.288 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[29]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.746      ; 4.031      ;
; -0.288 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[25]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.746      ; 4.031      ;
; -0.274 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7]              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.737      ; 4.026      ;
; -0.274 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6]              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.737      ; 4.026      ;
; -0.274 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5]              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.737      ; 4.026      ;
; -0.274 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4]              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.737      ; 4.026      ;
; -0.274 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3]              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.737      ; 4.026      ;
; -0.274 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2]              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.737      ; 4.026      ;
; -0.274 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1]              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.737      ; 4.026      ;
; -0.274 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0]              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.737      ; 4.026      ;
; -0.273 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.756      ; 3.546      ;
; -0.264 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 4.065      ;
; -0.264 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 4.065      ;
; -0.264 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.756      ; 4.065      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_25mhz'                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.467 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.451      ; 6.276      ;
; -0.467 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.451      ; 6.276      ;
; -0.467 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.451      ; 6.276      ;
; -0.467 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.451      ; 6.276      ;
; -0.467 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.451      ; 6.276      ;
; -0.467 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.451      ; 6.276      ;
; -0.467 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.451      ; 6.276      ;
; -0.467 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.451      ; 6.276      ;
; -0.467 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.451      ; 6.276      ;
; -0.467 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.451      ; 6.276      ;
; -0.443 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.531      ; 6.380      ;
; -0.443 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.531      ; 6.380      ;
; -0.439 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.464      ; 6.317      ;
; -0.408 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.443      ; 6.327      ;
; 1.692  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.884      ; 2.818      ;
; 1.692  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.884      ; 2.818      ;
; 1.692  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.884      ; 2.818      ;
; 1.692  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.884      ; 2.818      ;
; 1.692  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.884      ; 2.818      ;
; 1.692  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.884      ; 2.818      ;
; 1.692  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.884      ; 2.818      ;
; 1.692  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.884      ; 2.818      ;
; 1.692  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.884      ; 2.818      ;
; 1.692  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.884      ; 2.818      ;
; 1.715  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.964      ; 2.921      ;
; 1.715  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.964      ; 2.921      ;
; 1.775  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.897      ; 2.914      ;
; 1.783  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.876      ; 2.901      ;
; 1.855  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.796     ; 1.301      ;
; 1.874  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.810     ; 1.306      ;
; 1.894  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.809     ; 1.327      ;
; 1.898  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.810     ; 1.330      ;
; 1.932  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.810     ; 1.364      ;
; 1.944  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.818     ; 1.368      ;
; 1.960  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.730     ; 1.472      ;
; 1.974  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.729     ; 1.487      ;
; 2.033  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.809     ; 1.466      ;
; 2.096  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.809     ; 1.529      ;
; 2.130  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.864      ; 3.236      ;
; 2.130  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.864      ; 3.236      ;
; 2.130  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.864      ; 3.236      ;
; 2.130  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.864      ; 3.236      ;
; 2.130  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.864      ; 3.236      ;
; 2.130  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.864      ; 3.236      ;
; 2.130  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.864      ; 3.236      ;
; 2.130  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.864      ; 3.236      ;
; 2.130  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.864      ; 3.236      ;
; 2.130  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.864      ; 3.236      ;
; 2.138  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.810     ; 1.570      ;
; 2.153  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.944      ; 3.339      ;
; 2.153  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.944      ; 3.339      ;
; 2.154  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.810     ; 1.586      ;
; 2.165  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.810     ; 1.597      ;
; 2.213  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.877      ; 3.332      ;
; 2.221  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.856      ; 3.319      ;
; 2.337  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.809     ; 1.770      ;
; 19.305 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.451      ; 6.048      ;
; 19.305 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.451      ; 6.048      ;
; 19.305 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.451      ; 6.048      ;
; 19.305 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.451      ; 6.048      ;
; 19.305 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.451      ; 6.048      ;
; 19.305 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.451      ; 6.048      ;
; 19.305 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.451      ; 6.048      ;
; 19.305 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.451      ; 6.048      ;
; 19.305 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.451      ; 6.048      ;
; 19.305 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.451      ; 6.048      ;
; 19.328 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.531      ; 6.151      ;
; 19.328 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.531      ; 6.151      ;
; 19.388 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.464      ; 6.144      ;
; 19.396 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.443      ; 6.131      ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:isntx|USBRDn'                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                         ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.122 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.669      ; 3.839      ;
; -0.122 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.669      ; 3.839      ;
; -0.122 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.669      ; 3.839      ;
; -0.122 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.669      ; 3.839      ;
; -0.122 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.669      ; 3.839      ;
; -0.122 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.669      ; 3.839      ;
; -0.122 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.669      ; 3.839      ;
; -0.108 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.671      ; 3.855      ;
; 0.139  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.671      ; 4.102      ;
; 0.196  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.673      ; 4.161      ;
; 0.196  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.673      ; 4.161      ;
; 0.196  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.673      ; 4.161      ;
; 0.196  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.673      ; 4.161      ;
; 0.196  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.673      ; 4.161      ;
; 0.196  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.673      ; 4.161      ;
; 0.196  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.673      ; 4.161      ;
; 0.270  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[2]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.658      ; 4.220      ;
; 0.288  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[0]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.657      ; 4.237      ;
; 0.288  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[3]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.657      ; 4.237      ;
; 0.300  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.672      ; 4.264      ;
; 0.300  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.672      ; 4.264      ;
; 0.300  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.672      ; 4.264      ;
; 0.300  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.672      ; 4.264      ;
; 0.300  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.672      ; 4.264      ;
; 0.300  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.672      ; 4.264      ;
; 0.300  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.672      ; 4.264      ;
; 0.351  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.669      ; 4.312      ;
; 0.376  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.670      ; 4.338      ;
; 0.376  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.670      ; 4.338      ;
; 0.390  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.347      ;
; 0.390  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.347      ;
; 0.390  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.347      ;
; 0.390  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.347      ;
; 0.390  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.347      ;
; 0.390  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.347      ;
; 0.390  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.347      ;
; 0.390  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.347      ;
; 0.399  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.672      ; 4.363      ;
; 0.399  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.672      ; 4.363      ;
; 0.399  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.672      ; 4.363      ;
; 0.399  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.672      ; 4.363      ;
; 0.399  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.672      ; 4.363      ;
; 0.399  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.672      ; 4.363      ;
; 0.399  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.672      ; 4.363      ;
; 0.399  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.672      ; 4.363      ;
; 0.450  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.671      ; 4.413      ;
; 0.450  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.671      ; 4.413      ;
; 0.450  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.671      ; 4.413      ;
; 0.450  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.671      ; 4.413      ;
; 0.450  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.671      ; 4.413      ;
; 0.450  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.671      ; 4.413      ;
; 0.450  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.671      ; 4.413      ;
; 0.454  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.411      ;
; 0.454  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.411      ;
; 0.454  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.411      ;
; 0.454  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.411      ;
; 0.454  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.411      ;
; 0.454  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.411      ;
; 0.454  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.411      ;
; 0.454  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.411      ;
; 0.462  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.671      ; 4.425      ;
; 0.462  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.671      ; 4.425      ;
; 0.522  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.479      ;
; 0.522  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.479      ;
; 0.522  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.479      ;
; 0.522  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.479      ;
; 0.522  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.479      ;
; 0.522  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.479      ;
; 0.585  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.542      ;
; 0.585  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.542      ;
; 0.585  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.542      ;
; 0.585  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.542      ;
; 0.585  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.542      ;
; 0.585  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.542      ;
; 0.585  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.542      ;
; 0.585  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.665      ; 4.542      ;
; 0.614  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.668      ; 4.574      ;
; 0.614  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.668      ; 4.574      ;
; 0.614  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.668      ; 4.574      ;
; 0.614  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.668      ; 4.574      ;
; 0.614  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.668      ; 4.574      ;
; 0.614  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.668      ; 4.574      ;
; 0.618  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.666      ; 4.576      ;
; 0.618  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.666      ; 4.576      ;
; 0.736  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[1]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.922      ; 2.950      ;
; 0.746  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.666      ; 4.704      ;
; 0.746  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.666      ; 4.704      ;
; 0.746  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.666      ; 4.704      ;
; 0.746  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.666      ; 4.704      ;
; 0.746  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.666      ; 4.704      ;
; 0.746  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.666      ; 4.704      ;
; 0.746  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.666      ; 4.704      ;
; 0.746  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.666      ; 4.704      ;
; 0.763  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.673      ; 4.728      ;
; 0.763  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.673      ; 4.728      ;
; 0.763  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.673      ; 4.728      ;
; 0.763  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.673      ; 4.728      ;
; 0.763  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.673      ; 4.728      ;
; 0.763  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.673      ; 4.728      ;
; 0.763  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.673      ; 4.728      ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                        ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.048 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.527      ; 3.972      ;
; 0.018  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.516      ; 4.027      ;
; 0.018  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.516      ; 4.027      ;
; 0.018  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.516      ; 4.027      ;
; 0.018  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.516      ; 4.027      ;
; 0.018  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.516      ; 4.027      ;
; 0.032  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.500      ; 4.025      ;
; 0.032  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.500      ; 4.025      ;
; 0.032  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.500      ; 4.025      ;
; 0.032  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.500      ; 4.025      ;
; 0.032  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.500      ; 4.025      ;
; 0.032  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.500      ; 4.025      ;
; 0.032  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.500      ; 4.025      ;
; 0.039  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.514      ; 4.046      ;
; 0.039  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.514      ; 4.046      ;
; 0.039  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.514      ; 4.046      ;
; 0.039  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.514      ; 4.046      ;
; 0.039  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.514      ; 4.046      ;
; 0.039  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.514      ; 4.046      ;
; 0.039  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.514      ; 4.046      ;
; 0.039  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.514      ; 4.046      ;
; 0.060  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.493      ; 4.046      ;
; 0.060  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.493      ; 4.046      ;
; 0.060  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.493      ; 4.046      ;
; 0.231  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.516      ; 3.740      ;
; 0.231  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.516      ; 3.740      ;
; 0.231  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.516      ; 3.740      ;
; 0.231  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.516      ; 3.740      ;
; 0.231  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.516      ; 3.740      ;
; 0.242  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.527      ; 3.762      ;
; 0.307  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.493      ; 3.793      ;
; 0.307  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.493      ; 3.793      ;
; 0.307  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.493      ; 3.793      ;
; 0.337  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.514      ; 3.844      ;
; 0.337  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.514      ; 3.844      ;
; 0.337  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.514      ; 3.844      ;
; 0.337  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.514      ; 3.844      ;
; 0.337  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.514      ; 3.844      ;
; 0.337  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.514      ; 3.844      ;
; 0.337  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.514      ; 3.844      ;
; 0.337  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.514      ; 3.844      ;
; 0.399  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.500      ; 3.892      ;
; 0.399  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.500      ; 3.892      ;
; 0.399  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.500      ; 3.892      ;
; 0.399  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.500      ; 3.892      ;
; 0.399  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.500      ; 3.892      ;
; 0.399  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.500      ; 3.892      ;
; 0.399  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.500      ; 3.892      ;
; 0.762  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.021      ; 1.015      ;
; 0.763  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.021      ; 1.016      ;
; 0.763  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.021      ; 1.016      ;
; 0.763  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.021      ; 1.016      ;
; 0.764  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.021      ; 1.017      ;
; 0.764  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.021      ; 1.017      ;
; 0.764  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.021      ; 1.017      ;
; 0.765  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.021      ; 1.018      ;
; 0.766  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.021      ; 1.019      ;
; 0.772  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.021      ; 1.025      ;
; 0.773  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.021      ; 1.026      ;
; 0.778  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.007      ; 1.017      ;
; 0.779  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.007      ; 1.018      ;
; 0.779  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.007      ; 1.018      ;
; 0.788  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.007      ; 1.027      ;
; 0.950  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.021      ; 1.203      ;
; 0.985  ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.031      ; 1.248      ;
; 1.061  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.007      ; 1.300      ;
; 1.085  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.007      ; 1.324      ;
; 1.292  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.021      ; 1.545      ;
; 1.300  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.007      ; 1.539      ;
; 1.372  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.001     ; 1.603      ;
; 1.386  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.000      ; 1.618      ;
; 1.393  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.001     ; 1.624      ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.335 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.691      ; 0.818      ;
; 0.335 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.691      ; 0.818      ;
; 0.336 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.691      ; 0.819      ;
; 0.337 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.691      ; 0.820      ;
; 0.337 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.691      ; 0.820      ;
; 0.337 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.691      ; 0.820      ;
; 0.338 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.691      ; 0.821      ;
; 0.354 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.672      ; 0.818      ;
; 0.355 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.672      ; 0.819      ;
; 0.355 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.672      ; 0.819      ;
; 0.355 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.672      ; 0.819      ;
; 0.356 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.672      ; 0.820      ;
; 0.475 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.691      ; 0.958      ;
; 0.497 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.672      ; 0.961      ;
; 0.579 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.672      ; 1.043      ;
; 0.582 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.672      ; 1.046      ;
; 0.735 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.675      ; 1.202      ;
; 0.740 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.672      ; 1.204      ;
; 0.743 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.673      ; 1.208      ;
; 0.744 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.675      ; 1.211      ;
; 0.764 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.673      ; 1.229      ;
; 0.791 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.675      ; 1.258      ;
; 0.794 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.673      ; 1.259      ;
; 0.807 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.672      ; 1.271      ;
; 0.811 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.672      ; 1.275      ;
; 0.950 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.677      ; 1.419      ;
; 0.980 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.676      ; 1.448      ;
; 1.001 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.676      ; 1.469      ;
; 1.096 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.676      ; 1.564      ;
; 1.130 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.673      ; 1.595      ;
; 1.151 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.673      ; 1.616      ;
; 1.329 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.670      ; 1.791      ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                    ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.814 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[6] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -1.665     ; 1.431      ;
; 2.935 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[5] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -1.665     ; 1.552      ;
; 2.951 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[4] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -1.665     ; 1.568      ;
; 3.075 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[3] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -1.665     ; 1.692      ;
; 3.090 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[2] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -1.665     ; 1.707      ;
; 3.214 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[1] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -1.665     ; 1.831      ;
; 3.231 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[0] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -1.665     ; 1.848      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                    ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.839 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; courseProject:inst5|inst48 ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.020     ; 2.051      ;
; 3.259 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[27]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.588     ; 1.953      ;
; 3.277 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[30]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.588     ; 1.971      ;
; 3.298 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[26]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.588     ; 1.992      ;
; 3.452 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[24]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.588     ; 2.146      ;
; 3.615 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[29]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.588     ; 2.309      ;
; 3.633 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.578     ; 2.337      ;
; 3.640 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.578     ; 2.344      ;
; 3.934 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.578     ; 2.638      ;
; 3.944 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[28]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.588     ; 2.638      ;
; 4.071 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.578     ; 2.775      ;
; 4.109 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[23]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.588     ; 2.803      ;
; 4.219 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.578     ; 2.923      ;
; 4.289 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.578     ; 2.993      ;
; 4.289 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.578     ; 2.993      ;
; 4.450 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.578     ; 3.154      ;
; 4.569 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[25]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.588     ; 3.263      ;
+-------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'                                                                                                           ;
+--------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                    ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -2.414 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; courseProject:inst5|inst48 ; clk_25mhz    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -1.280     ; 2.135      ;
+--------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.902  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.522     ; 2.321      ;
; -1.902  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.522     ; 2.321      ;
; -1.899  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.521     ; 2.319      ;
; -1.899  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.521     ; 2.319      ;
; 997.951 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 1.961      ;
; 997.951 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DFFE_inst33          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 1.961      ;
; 997.979 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DFFE_inst23          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 1.934      ;
; 997.979 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 1.934      ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'                                                                                                          ;
+--------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                   ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -1.902 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; courseProject:inst5|inst8 ; clk_25mhz    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.850     ; 2.043      ;
+--------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'USBBridge:isntx|USBRDn'                                                                                                                                   ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -1.400 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; -0.080     ; 2.321      ;
; -1.397 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 2.319      ;
; -1.276 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -0.236     ; 1.961      ;
; -1.248 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -0.235     ; 1.934      ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'USBBridge:isntx|USBRDn'                                                                                                                                   ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; 0.980 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 0.522      ; 1.794      ;
; 1.005 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 0.522      ; 1.819      ;
; 1.813 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 0.080      ; 2.125      ;
; 1.875 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 0.081      ; 2.188      ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.474 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DFFE_inst23          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.794      ;
; 1.474 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.794      ;
; 1.498 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.819      ;
; 1.498 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DFFE_inst33          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.819      ;
; 1.577 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.125      ;
; 1.577 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.125      ;
; 1.640 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.188      ;
; 1.640 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.188      ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'                                                                                                          ;
+-------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                   ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 2.359 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; courseProject:inst5|inst8 ; clk_25mhz    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; -0.649     ; 1.952      ;
+-------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'                                                                                                           ;
+-------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                    ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 2.910 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; courseProject:inst5|inst48 ; clk_25mhz    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.097     ; 2.045      ;
+-------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                  ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.232  ; 0.420        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.232  ; 0.420        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.232  ; 0.420        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.232  ; 0.420        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.233  ; 0.421        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.356  ; 0.576        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.356  ; 0.576        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.356  ; 0.576        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.356  ; 0.576        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.356  ; 0.576        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.356  ; 0.576        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.356  ; 0.576        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.356  ; 0.576        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.357  ; 0.577        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.358  ; 0.578        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.441  ; 0.441        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.441  ; 0.441        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|inst8                                                     ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; -0.034 ; 0.186        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.161  ; 0.381        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|inst8                                                     ;
; 0.210  ; 0.210        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst1~clkctrl|inclk[0]                                                  ;
; 0.210  ; 0.210        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst1~clkctrl|outclk                                                    ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[0]|clk                                 ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[10]|clk                                ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[11]|clk                                ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[12]|clk                                ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[13]|clk                                ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[14]|clk                                ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[15]|clk                                ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[16]|clk                                ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[17]|clk                                ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[18]|clk                                ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[19]|clk                                ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[1]|clk                                 ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[20]|clk                                ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[21]|clk                                ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[22]|clk                                ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[23]|clk                                ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[2]|clk                                 ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[3]|clk                                 ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[4]|clk                                 ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[5]|clk                                 ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[6]|clk                                 ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[7]|clk                                 ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[8]|clk                                 ;
; 0.235  ; 0.235        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[9]|clk                                 ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst1|combout                                                           ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst1|datac                                                             ;
; 0.427  ; 0.615        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|inst8                                                     ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst8|clk                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst9|lpm_ff_component|dffs[2]|q                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst9|lpm_ff_component|dffs[2]|q                                              ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst8|clk                                                               ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; 0.616  ; 0.804        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ;
; 0.195  ; 0.415        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ;
; 0.195  ; 0.415        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ;
; 0.195  ; 0.415        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ;
; 0.195  ; 0.415        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ;
; 0.196  ; 0.416        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ;
; 0.196  ; 0.416        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ;
; 0.196  ; 0.416        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ;
; 0.196  ; 0.416        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ;
; 0.196  ; 0.416        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ;
; 0.196  ; 0.416        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ;
; 0.196  ; 0.416        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ;
; 0.196  ; 0.416        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ;
; 0.197  ; 0.417        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ;
; 0.197  ; 0.417        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ;
; 0.197  ; 0.417        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ;
; 0.197  ; 0.417        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ;
; 0.197  ; 0.417        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ;
; 0.392  ; 0.580        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ;
; 0.392  ; 0.580        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ;
; 0.392  ; 0.580        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ;
; 0.392  ; 0.580        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ;
; 0.392  ; 0.580        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ;
; 0.392  ; 0.580        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ;
; 0.392  ; 0.580        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ;
; 0.392  ; 0.580        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ;
; 0.392  ; 0.580        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ;
; 0.392  ; 0.580        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ;
; 0.392  ; 0.580        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ;
; 0.392  ; 0.580        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ;
; 0.392  ; 0.580        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ;
; 0.394  ; 0.582        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ;
; 0.394  ; 0.582        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ;
; 0.394  ; 0.582        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ;
; 0.395  ; 0.583        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst9|lpm_ff_component|dffs[1]~clkctrl|inclk[0]                ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst9|lpm_ff_component|dffs[1]~clkctrl|outclk                  ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[0]|clk                       ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[2]|clk                       ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[3]|clk                       ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[4]|clk                       ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[5]|clk                       ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[6]|clk                       ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[7]|clk                       ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[16]|clk                      ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[17]|clk                      ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[1]|clk                       ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[23]|clk                      ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[10]|clk                      ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[11]|clk                      ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[12]|clk                      ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[13]|clk                      ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[14]|clk                      ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[15]|clk                      ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[8]|clk                       ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[9]|clk                       ;
; 0.466  ; 0.466        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[18]|clk                      ;
; 0.466  ; 0.466        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[19]|clk                      ;
; 0.466  ; 0.466        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[20]|clk                      ;
; 0.466  ; 0.466        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[21]|clk                      ;
; 0.466  ; 0.466        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[22]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst9|lpm_ff_component|dffs[1]|q                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst9|lpm_ff_component|dffs[1]|q                               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; courseProject:inst5|inst39       ;
; 0.201  ; 0.421        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; courseProject:inst5|inst39       ;
; 0.389  ; 0.577        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; courseProject:inst5|inst39       ;
; 0.470  ; 0.470        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; inst5|inst39|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; inst9|lpm_ff_component|dffs[7]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; inst9|lpm_ff_component|dffs[7]|q ;
; 0.529  ; 0.529        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; inst5|inst39|clk                 ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; courseProject:inst5|inst48       ;
; 0.207  ; 0.427        ; 0.220          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; courseProject:inst5|inst48       ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; courseProject:inst5|inst48       ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; inst5|inst48|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; inst9|lpm_ff_component|dffs[8]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; inst9|lpm_ff_component|dffs[8]|q ;
; 0.523  ; 0.523        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; inst5|inst48|clk                 ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'                                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.653 ; 19.841       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 19.653 ; 19.841       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 19.734 ; 19.922       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11]                 ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 19.737 ; 19.925       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
; 19.739 ; 19.927       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 19.792 ; 19.792       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[10]|clk                         ;
; 19.792 ; 19.792       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[3]|clk                          ;
; 19.852 ; 20.072       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 19.852 ; 19.852       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.852 ; 19.852       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.854 ; 20.074       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 19.854 ; 20.074       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11]                 ;
; 19.854 ; 20.074       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 19.854 ; 20.074       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 19.854 ; 20.074       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 19.854 ; 20.074       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 19.854 ; 20.074       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 19.854 ; 20.074       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 19.854 ; 20.074       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 19.854 ; 20.074       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
; 19.857 ; 20.077       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 19.874 ; 19.874       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[7]|clk                          ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[0]|clk                          ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[11]|clk                         ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[13]|clk                         ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[1]|clk                          ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[2]|clk                          ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[4]|clk                          ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[5]|clk                          ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[6]|clk                          ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[8]|clk                          ;
; 19.877 ; 19.877       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[9]|clk                          ;
; 19.879 ; 19.879       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[12]|clk                         ;
; 19.885 ; 19.885       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.898 ; 19.898       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 19.898 ; 19.898       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 19.908 ; 19.908       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.935 ; 20.155       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 19.935 ; 20.155       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.091 ; 20.091       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.101 ; 20.101       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 20.101 ; 20.101       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 20.115 ; 20.115       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.121 ; 20.121       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[12]|clk                         ;
; 20.123 ; 20.123       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[0]|clk                          ;
; 20.123 ; 20.123       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[11]|clk                         ;
; 20.123 ; 20.123       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[13]|clk                         ;
; 20.123 ; 20.123       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[1]|clk                          ;
; 20.123 ; 20.123       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[2]|clk                          ;
; 20.123 ; 20.123       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[4]|clk                          ;
; 20.123 ; 20.123       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[5]|clk                          ;
; 20.123 ; 20.123       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[6]|clk                          ;
; 20.123 ; 20.123       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[8]|clk                          ;
; 20.123 ; 20.123       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[9]|clk                          ;
; 20.126 ; 20.126       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[7]|clk                          ;
; 20.147 ; 20.147       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.147 ; 20.147       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.203 ; 20.203       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[10]|clk                         ;
; 20.203 ; 20.203       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[3]|clk                          ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11]                 ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+---------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                               ;
+---------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 499.640 ; 499.828      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                               ;
; 499.640 ; 499.828      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                               ;
; 499.640 ; 499.828      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                               ;
; 499.640 ; 499.828      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                               ;
; 499.640 ; 499.828      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                               ;
; 499.640 ; 499.828      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; inst7                                                                                                                ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12]       ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13]       ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15]       ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16]       ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17]       ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18]       ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19]       ;
; 499.643 ; 499.831      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20]       ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                               ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                              ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                              ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                              ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                              ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                              ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                              ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                              ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                              ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                              ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                              ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                              ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                              ;
; 499.644 ; 499.832      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                              ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|DFFE_inst23                                                                                          ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|DFFE_inst33                                                                                          ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                 ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                 ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                              ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                              ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                              ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                              ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                              ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                              ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                              ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                              ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                              ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                              ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                              ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                              ;
; 499.645 ; 499.833      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                              ;
; 499.646 ; 499.834      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[0] ;
; 499.646 ; 499.834      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[1] ;
; 499.646 ; 499.834      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[2] ;
; 499.646 ; 499.834      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[3] ;
; 499.646 ; 499.834      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[4] ;
; 499.646 ; 499.834      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[5] ;
; 499.646 ; 499.834      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[6] ;
; 499.646 ; 499.834      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[7] ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[0]          ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[1]          ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[2]          ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[3]          ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[4]          ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[5]          ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                          ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                          ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                          ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                          ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                          ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                          ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                          ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                          ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                              ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                              ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                              ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                              ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                              ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                              ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                              ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                              ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                              ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                              ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                              ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                              ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                              ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                              ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                              ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                               ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                               ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                               ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                               ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                               ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                              ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                               ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                               ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                               ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                               ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                               ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                               ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                               ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                               ;
; 499.647 ; 499.835      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                               ;
; 499.649 ; 499.837      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0]          ;
; 499.649 ; 499.837      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1]          ;
; 499.649 ; 499.837      ; 0.188          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2]          ;
+---------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; 4.291 ; 4.525 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; 4.051 ; 4.390 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; 3.855 ; 4.079 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; 3.457 ; 3.568 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; 4.291 ; 4.525 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; 2.709 ; 3.062 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; 2.836 ; 3.022 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; 2.829 ; 3.013 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; 3.040 ; 3.206 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; 7.319 ; 7.747 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; 7.275 ; 7.660 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; -1.182 ; -1.455 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; -1.213 ; -1.560 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; -1.301 ; -1.580 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; -1.424 ; -1.731 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; -1.752 ; -2.111 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; -1.195 ; -1.455 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; -1.182 ; -1.480 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; -1.226 ; -1.528 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; -1.540 ; -1.795 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; -6.569 ; -6.967 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; -6.509 ; -6.873 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                       ;
+-------------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ;        ; 5.336  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  led[1]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ;        ; 5.336  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 11.017 ; 10.501 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  usb_d[4]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 11.017 ; 10.501 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 5.067  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  led[1]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 5.067  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ;        ; 6.188  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  led[2]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ;        ; 6.188  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 14.647 ; 14.167 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  usb_d[1]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 14.647 ; 14.167 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  usb_d[5]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 13.395 ; 13.000 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 5.867  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  led[2]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 5.867  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ;        ; 4.966  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  led[7]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ;        ; 4.966  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 11.167 ; 10.595 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  usb_d[6]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 11.167 ; 10.595 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 4.827  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  led[7]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 4.827  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 11.978 ; 11.272 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[2]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 10.570 ; 10.160 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 9.497  ; 9.194  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[6]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 11.978 ; 11.272 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
; usb_d[*]    ; USBBridge:isntx|USBRDn                     ; 19.780 ; 18.699 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0]   ; USBBridge:isntx|USBRDn                     ; 18.266 ; 17.216 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1]   ; USBBridge:isntx|USBRDn                     ; 18.334 ; 17.698 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2]   ; USBBridge:isntx|USBRDn                     ; 17.909 ; 17.191 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3]   ; USBBridge:isntx|USBRDn                     ; 18.709 ; 17.689 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4]   ; USBBridge:isntx|USBRDn                     ; 16.151 ; 15.590 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5]   ; USBBridge:isntx|USBRDn                     ; 17.536 ; 17.066 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6]   ; USBBridge:isntx|USBRDn                     ; 15.988 ; 15.518 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7]   ; USBBridge:isntx|USBRDn                     ; 19.780 ; 18.699 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn                     ; 5.247  ;        ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn                     ;        ; 4.989  ; Fall       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 17.133 ; 16.385 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 13.271 ; 12.782 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 14.626 ; 14.020 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 17.133 ; 16.385 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 12.358 ; 11.877 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 12.625 ; 12.088 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 12.761 ; 12.214 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 14.693 ; 14.229 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 16.747 ; 15.722 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]      ; clk_25mhz                                  ; 7.972  ; 8.307  ; Rise       ; clk_25mhz                                         ;
;  led[0]     ; clk_25mhz                                  ; 6.838  ; 7.082  ; Rise       ; clk_25mhz                                         ;
;  led[3]     ; clk_25mhz                                  ; 7.029  ; 7.275  ; Rise       ; clk_25mhz                                         ;
;  led[4]     ; clk_25mhz                                  ; 7.972  ; 8.307  ; Rise       ; clk_25mhz                                         ;
;  led[5]     ; clk_25mhz                                  ; 7.005  ; 7.243  ; Rise       ; clk_25mhz                                         ;
;  led[6]     ; clk_25mhz                                  ; 7.244  ; 7.551  ; Rise       ; clk_25mhz                                         ;
; usb_d[*]    ; clk_25mhz                                  ; 16.173 ; 15.593 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                                  ; 13.331 ; 13.040 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                                  ; 13.931 ; 13.699 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                                  ; 12.545 ; 12.224 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                                  ; 13.309 ; 12.934 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                                  ; 13.065 ; 12.475 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                                  ; 11.864 ; 11.598 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                                  ; 13.240 ; 12.984 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                                  ; 16.173 ; 15.593 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; BusOut[*]   ; clk_25mhz                                  ; 9.649  ; 9.650  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[0]  ; clk_25mhz                                  ; 8.636  ; 8.450  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[1]  ; clk_25mhz                                  ; 8.495  ; 8.241  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[2]  ; clk_25mhz                                  ; 8.970  ; 8.745  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[3]  ; clk_25mhz                                  ; 8.261  ; 8.129  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[4]  ; clk_25mhz                                  ; 8.425  ; 8.303  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[5]  ; clk_25mhz                                  ; 8.724  ; 8.546  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[6]  ; clk_25mhz                                  ; 8.470  ; 8.220  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[7]  ; clk_25mhz                                  ; 8.365  ; 8.221  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[8]  ; clk_25mhz                                  ; 8.646  ; 8.431  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[9]  ; clk_25mhz                                  ; 8.267  ; 8.070  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[10] ; clk_25mhz                                  ; 9.041  ; 8.839  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[11] ; clk_25mhz                                  ; 8.374  ; 8.270  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[12] ; clk_25mhz                                  ; 9.050  ; 9.068  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[13] ; clk_25mhz                                  ; 8.236  ; 8.035  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[14] ; clk_25mhz                                  ; 9.028  ; 8.816  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[15] ; clk_25mhz                                  ; 7.902  ; 7.754  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[16] ; clk_25mhz                                  ; 8.549  ; 8.358  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[17] ; clk_25mhz                                  ; 8.222  ; 8.013  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[18] ; clk_25mhz                                  ; 8.583  ; 8.395  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[19] ; clk_25mhz                                  ; 7.586  ; 7.486  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[20] ; clk_25mhz                                  ; 8.326  ; 8.118  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[21] ; clk_25mhz                                  ; 8.295  ; 8.215  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[22] ; clk_25mhz                                  ; 8.598  ; 8.440  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[23] ; clk_25mhz                                  ; 8.087  ; 8.035  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[24] ; clk_25mhz                                  ; 8.489  ; 8.292  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[25] ; clk_25mhz                                  ; 7.848  ; 7.706  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[26] ; clk_25mhz                                  ; 8.299  ; 8.148  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[27] ; clk_25mhz                                  ; 8.474  ; 8.247  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[28] ; clk_25mhz                                  ; 8.629  ; 8.426  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[29] ; clk_25mhz                                  ; 8.664  ; 8.466  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[30] ; clk_25mhz                                  ; 9.649  ; 9.650  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[31] ; clk_25mhz                                  ; 9.226  ; 8.919  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                                  ; 16.867 ; 15.753 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                                  ; 13.560 ; 13.182 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                                  ; 14.275 ; 13.787 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                                  ; 12.080 ; 11.823 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                                  ; 12.546 ; 12.040 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                                  ; 6.870  ; 6.870  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                                  ; 16.223 ; 15.753 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                                  ; 15.043 ; 14.261 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                                  ; 16.867 ; 15.706 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr      ; clk_25mhz                                  ; 5.616  ; 5.524  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                               ;
+-------------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ;        ; 5.215  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  led[1]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ;        ; 5.215  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 10.637 ; 10.134 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  usb_d[4]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 10.637 ; 10.134 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 4.951  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  led[1]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 4.951  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ;        ; 6.033  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  led[2]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ;        ; 6.033  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 12.922 ; 12.503 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  usb_d[1]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 14.054 ; 13.522 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  usb_d[5]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 12.922 ; 12.503 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 5.719  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  led[2]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 5.719  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ;        ; 4.858  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  led[7]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ;        ; 4.858  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 10.702 ; 10.082 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  usb_d[6]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 10.702 ; 10.082 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 4.720  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  led[7]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 4.720  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 9.199  ; 8.903  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[2]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 10.229 ; 9.828  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 9.199  ; 8.903  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[6]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 11.563 ; 10.837 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
; usb_d[*]    ; USBBridge:isntx|USBRDn                     ; 9.484  ; 9.230  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0]   ; USBBridge:isntx|USBRDn                     ; 11.226 ; 10.807 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1]   ; USBBridge:isntx|USBRDn                     ; 10.604 ; 10.048 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2]   ; USBBridge:isntx|USBRDn                     ; 9.780  ; 9.528  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3]   ; USBBridge:isntx|USBRDn                     ; 10.277 ; 9.848  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4]   ; USBBridge:isntx|USBRDn                     ; 9.742  ; 9.384  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5]   ; USBBridge:isntx|USBRDn                     ; 9.933  ; 9.606  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6]   ; USBBridge:isntx|USBRDn                     ; 9.484  ; 9.230  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7]   ; USBBridge:isntx|USBRDn                     ; 11.315 ; 10.563 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn                     ; 5.130  ;        ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn                     ;        ; 4.877  ; Fall       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.853 ; 10.358 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 11.490 ; 11.009 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 12.785 ; 12.113 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 14.352 ; 13.652 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.992 ; 10.507 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.853 ; 10.358 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 11.363 ; 10.810 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 12.492 ; 11.947 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 14.931 ; 13.885 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]      ; clk_25mhz                                  ; 6.675  ; 6.913  ; Rise       ; clk_25mhz                                         ;
;  led[0]     ; clk_25mhz                                  ; 6.675  ; 6.913  ; Rise       ; clk_25mhz                                         ;
;  led[3]     ; clk_25mhz                                  ; 6.858  ; 7.099  ; Rise       ; clk_25mhz                                         ;
;  led[4]     ; clk_25mhz                                  ; 7.763  ; 8.089  ; Rise       ; clk_25mhz                                         ;
;  led[5]     ; clk_25mhz                                  ; 6.834  ; 7.067  ; Rise       ; clk_25mhz                                         ;
;  led[6]     ; clk_25mhz                                  ; 7.063  ; 7.363  ; Rise       ; clk_25mhz                                         ;
; usb_d[*]    ; clk_25mhz                                  ; 8.058  ; 7.806  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                                  ; 8.409  ; 7.944  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                                  ; 9.423  ; 8.938  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                                  ; 8.396  ; 8.243  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                                  ; 9.310  ; 8.799  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                                  ; 8.553  ; 8.015  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                                  ; 8.824  ; 8.388  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                                  ; 8.058  ; 7.806  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                                  ; 11.086 ; 10.308 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; BusOut[*]   ; clk_25mhz                                  ; 6.948  ; 6.851  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[0]  ; clk_25mhz                                  ; 7.959  ; 7.780  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[1]  ; clk_25mhz                                  ; 7.820  ; 7.575  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[2]  ; clk_25mhz                                  ; 8.276  ; 8.059  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[3]  ; clk_25mhz                                  ; 7.596  ; 7.468  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[4]  ; clk_25mhz                                  ; 7.753  ; 7.634  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[5]  ; clk_25mhz                                  ; 8.040  ; 7.868  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[6]  ; clk_25mhz                                  ; 7.797  ; 7.555  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[7]  ; clk_25mhz                                  ; 7.697  ; 7.559  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[8]  ; clk_25mhz                                  ; 7.968  ; 7.761  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[9]  ; clk_25mhz                                  ; 7.603  ; 7.412  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[10] ; clk_25mhz                                  ; 8.346  ; 8.149  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[11] ; clk_25mhz                                  ; 7.704  ; 7.603  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[12] ; clk_25mhz                                  ; 8.412  ; 8.432  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[13] ; clk_25mhz                                  ; 7.572  ; 7.378  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[14] ; clk_25mhz                                  ; 8.334  ; 8.129  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[15] ; clk_25mhz                                  ; 7.252  ; 7.109  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[16] ; clk_25mhz                                  ; 7.872  ; 7.688  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[17] ; clk_25mhz                                  ; 7.559  ; 7.358  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[18] ; clk_25mhz                                  ; 7.908  ; 7.727  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[19] ; clk_25mhz                                  ; 6.948  ; 6.851  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[20] ; clk_25mhz                                  ; 7.659  ; 7.459  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[21] ; clk_25mhz                                  ; 7.629  ; 7.551  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[22] ; clk_25mhz                                  ; 7.921  ; 7.768  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[23] ; clk_25mhz                                  ; 7.432  ; 7.382  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[24] ; clk_25mhz                                  ; 7.815  ; 7.624  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[25] ; clk_25mhz                                  ; 7.200  ; 7.063  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[26] ; clk_25mhz                                  ; 7.632  ; 7.486  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[27] ; clk_25mhz                                  ; 7.802  ; 7.583  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[28] ; clk_25mhz                                  ; 7.950  ; 7.754  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[29] ; clk_25mhz                                  ; 7.986  ; 7.795  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[30] ; clk_25mhz                                  ; 8.986  ; 8.991  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[31] ; clk_25mhz                                  ; 8.522  ; 8.227  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                                  ; 5.500  ; 5.500  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                                  ; 6.148  ; 6.148  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                                  ; 6.047  ; 6.047  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                                  ; 6.047  ; 6.047  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                                  ; 5.785  ; 5.785  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                                  ; 5.500  ; 5.500  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                                  ; 5.526  ; 5.526  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                                  ; 6.449  ; 6.449  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                                  ; 6.406  ; 6.406  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr      ; clk_25mhz                                  ; 5.089  ; 4.996  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 8.414 ; 8.154 ; 8.946 ; 8.946 ;
; mode_usb_n ; usb_d[1]    ; 8.281 ; 8.041 ; 8.851 ; 8.851 ;
; mode_usb_n ; usb_d[2]    ; 8.281 ; 8.041 ; 8.851 ; 8.851 ;
; mode_usb_n ; usb_d[3]    ; 8.037 ; 7.777 ; 8.550 ; 8.550 ;
; mode_usb_n ; usb_d[4]    ; 7.740 ; 7.480 ; 8.255 ; 8.255 ;
; mode_usb_n ; usb_d[5]    ; 7.738 ; 7.498 ; 8.218 ; 8.218 ;
; mode_usb_n ; usb_d[6]    ; 8.700 ; 8.460 ; 9.313 ; 9.313 ;
; mode_usb_n ; usb_d[7]    ; 8.655 ; 8.415 ; 9.283 ; 9.283 ;
; mode_usb_n ; usb_rdn     ; 5.117 ; 5.117 ; 5.411 ; 5.151 ;
; mode_usb_n ; usb_wr      ; 5.265 ; 5.265 ; 5.478 ; 5.238 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 7.658 ; 7.658 ; 8.157 ; 8.203 ;
; mode_usb_n ; usb_d[1]    ; 7.557 ; 7.557 ; 8.092 ; 8.121 ;
; mode_usb_n ; usb_d[2]    ; 7.557 ; 7.557 ; 8.092 ; 8.121 ;
; mode_usb_n ; usb_d[3]    ; 7.295 ; 7.295 ; 7.777 ; 7.823 ;
; mode_usb_n ; usb_d[4]    ; 7.010 ; 7.010 ; 7.492 ; 7.538 ;
; mode_usb_n ; usb_d[5]    ; 7.036 ; 7.036 ; 7.485 ; 7.514 ;
; mode_usb_n ; usb_d[6]    ; 7.959 ; 7.959 ; 8.536 ; 8.565 ;
; mode_usb_n ; usb_d[7]    ; 7.916 ; 7.916 ; 8.507 ; 8.536 ;
; mode_usb_n ; usb_rdn     ; 4.516 ; 4.562 ; 4.803 ; 4.803 ;
; mode_usb_n ; usb_wr      ; 4.685 ; 4.714 ; 4.894 ; 4.894 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                  ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 116.4 MHz   ; 116.4 MHz       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 158.43 MHz  ; 158.43 MHz      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;                                                ;
; 179.66 MHz  ; 179.66 MHz      ; USBBridge:isntx|USBRDn                            ;                                                ;
; 1727.12 MHz ; 402.09 MHz      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; -5.312 ; -63.501       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; -4.794 ; -4.794        ;
; USBBridge:isntx|USBRDn                            ; -4.566 ; -425.397      ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ; -3.285 ; -3.285        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.432 ; -113.677      ;
; clk_25mhz                                         ; -1.812 ; -23.647       ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -1.619 ; -28.167       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; -0.936 ; -11.574       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; -2.873 ; -67.019       ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.416 ; -37.259       ;
; clk_25mhz                                         ; -0.206 ; -2.739        ;
; USBBridge:isntx|USBRDn                            ; -0.008 ; -0.056        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; 0.080  ; 0.000         ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; 0.490  ; 0.000         ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; 2.568  ; 0.000         ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ; 2.604  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; -2.163 ; -2.163        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; -1.664 ; -1.664        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.620 ; -6.454        ;
; USBBridge:isntx|USBRDn                            ; -1.182 ; -2.350        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; USBBridge:isntx|USBRDn                            ; 0.929 ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.361 ; 0.000         ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; 2.124 ; 0.000         ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; 2.648 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:isntx|USBRDn                            ; -1.487  ; -172.492      ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -1.487  ; -47.584       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; -1.487  ; -42.775       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; -1.487  ; -35.688       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ; -1.487  ; -1.487        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; -1.487  ; -1.487        ;
; clk_25mhz                                         ; 19.574  ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 499.492 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -5.312 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.071     ; 3.243      ;
; -5.294 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.071     ; 3.225      ;
; -5.210 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.072     ; 3.140      ;
; -5.179 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.071     ; 3.110      ;
; -5.168 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.071     ; 3.099      ;
; -5.121 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.075     ; 3.048      ;
; -5.099 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.072     ; 3.029      ;
; -5.090 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.071     ; 3.021      ;
; -5.041 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.071     ; 2.972      ;
; -4.999 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.072     ; 2.929      ;
; -4.974 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.072     ; 2.904      ;
; -4.926 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.071     ; 2.857      ;
; -4.795 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.071     ; 2.726      ;
; -4.702 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.071     ; 2.633      ;
; -4.685 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.071     ; 2.616      ;
; -4.617 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.071     ; 2.548      ;
; -4.580 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.417     ; 4.165      ;
; -4.489 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.417     ; 4.074      ;
; -4.441 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.417     ; 4.026      ;
; -4.360 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.071     ; 2.291      ;
; -4.342 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.071     ; 2.273      ;
; -4.329 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.417     ; 3.914      ;
; -4.326 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.417     ; 3.911      ;
; -4.311 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.071     ; 2.242      ;
; -4.267 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                                    ; courseProject:inst5|inst8                                                     ; clk_25mhz                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.678     ; 4.581      ;
; -4.267 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.429     ; 3.840      ;
; -4.254 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.071     ; 2.185      ;
; -4.228 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.417     ; 3.813      ;
; -4.211 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.429     ; 3.784      ;
; -4.189 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.417     ; 3.774      ;
; -4.146 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.410     ; 3.738      ;
; -4.112 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.071     ; 2.043      ;
; -4.062 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.429     ; 3.635      ;
; -3.947 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.429     ; 3.520      ;
; -3.869 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.429     ; 3.442      ;
; -3.847 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.072     ; 1.777      ;
; -3.806 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.429     ; 3.379      ;
; -3.747 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.072     ; 1.677      ;
; -3.745 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.429     ; 3.318      ;
; -3.737 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.429     ; 3.310      ;
; -3.565 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.410     ; 3.157      ;
; -3.256 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.432     ; 2.826      ;
; -3.251 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.442     ; 2.811      ;
; -3.234 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.410     ; 2.826      ;
; -3.179 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 4.110      ;
; -3.175 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.432     ; 2.745      ;
; -3.163 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 4.094      ;
; -3.109 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.432     ; 2.679      ;
; -3.095 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.072     ; 4.025      ;
; -3.064 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.995      ;
; -3.052 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.983      ;
; -3.049 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.432     ; 2.619      ;
; -3.041 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.432     ; 2.611      ;
; -3.038 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.969      ;
; -3.019 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.950      ;
; -2.984 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.072     ; 3.914      ;
; -2.972 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.075     ; 3.899      ;
; -2.941 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.872      ;
; -2.926 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.857      ;
; -2.920 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.851      ;
; -2.908 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.839      ;
; -2.906 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.837      ;
; -2.905 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -3.072     ; 0.835      ;
; -2.894 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.825      ;
; -2.884 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.072     ; 3.814      ;
; -2.871 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.802      ;
; -2.870 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.801      ;
; -2.867 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.798      ;
; -2.861 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.075     ; 3.788      ;
; -2.859 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.072     ; 3.789      ;
; -2.854 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.785      ;
; -2.847 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.075     ; 3.774      ;
; -2.842 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.773      ;
; -2.830 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.761      ;
; -2.826 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.757      ;
; -2.816 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.747      ;
; -2.810 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.741      ;
; -2.787 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.718      ;
; -2.786 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.072     ; 3.716      ;
; -2.773 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.704      ;
; -2.758 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.072     ; 3.688      ;
; -2.755 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.686      ;
; -2.751 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.072     ; 3.681      ;
; -2.739 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.670      ;
; -2.735 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.666      ;
; -2.727 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.658      ;
; -2.727 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.658      ;
; -2.723 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.654      ;
; -2.712 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.072     ; 3.642      ;
; -2.710 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.641      ;
; -2.708 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.072     ; 3.638      ;
; -2.694 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.072     ; 3.624      ;
; -2.686 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.617      ;
; -2.682 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.613      ;
; -2.680 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.075     ; 3.607      ;
; -2.679 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.610      ;
; -2.678 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.609      ;
; -2.676 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.075     ; 3.603      ;
; -2.675 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.072     ; 3.605      ;
; -2.670 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.071     ; 3.601      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                    ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -4.794 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[25]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.081     ; 3.645      ;
; -4.528 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.073     ; 3.387      ;
; -4.463 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[30]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.082     ; 3.313      ;
; -4.434 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.073     ; 3.293      ;
; -4.386 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.073     ; 3.245      ;
; -4.362 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.073     ; 3.221      ;
; -4.299 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.073     ; 3.158      ;
; -4.204 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.073     ; 3.063      ;
; -4.195 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[28]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.082     ; 3.045      ;
; -4.184 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[23]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.082     ; 3.034      ;
; -4.130 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.073     ; 2.989      ;
; -3.814 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[29]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.081     ; 2.665      ;
; -3.764 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.073     ; 2.623      ;
; -3.558 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[24]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.082     ; 2.408      ;
; -3.436 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[26]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.082     ; 2.286      ;
; -3.312 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[27]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -2.082     ; 2.162      ;
; -3.276 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; courseProject:inst5|inst48 ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -1.093     ; 3.185      ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:isntx|USBRDn'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -4.566 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.495      ;
; -4.566 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.495      ;
; -4.566 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.495      ;
; -4.566 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.495      ;
; -4.566 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.495      ;
; -4.566 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.495      ;
; -4.525 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.072     ; 5.455      ;
; -4.525 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.072     ; 5.455      ;
; -4.525 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.072     ; 5.455      ;
; -4.525 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.072     ; 5.455      ;
; -4.525 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.072     ; 5.455      ;
; -4.525 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.072     ; 5.455      ;
; -4.403 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 5.330      ;
; -4.403 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 5.330      ;
; -4.403 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 5.330      ;
; -4.403 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 5.330      ;
; -4.403 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 5.330      ;
; -4.403 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 5.330      ;
; -4.392 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 5.319      ;
; -4.392 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 5.319      ;
; -4.392 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 5.319      ;
; -4.392 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 5.319      ;
; -4.392 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 5.319      ;
; -4.392 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 5.319      ;
; -4.392 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 5.319      ;
; -4.392 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 5.319      ;
; -4.391 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.320      ;
; -4.391 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.320      ;
; -4.391 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.320      ;
; -4.391 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.320      ;
; -4.391 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.320      ;
; -4.391 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.320      ;
; -4.389 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.318      ;
; -4.389 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.318      ;
; -4.389 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.318      ;
; -4.389 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.318      ;
; -4.389 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.318      ;
; -4.389 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.318      ;
; -4.350 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.072     ; 5.280      ;
; -4.350 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.072     ; 5.280      ;
; -4.350 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.072     ; 5.280      ;
; -4.350 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.072     ; 5.280      ;
; -4.350 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.072     ; 5.280      ;
; -4.350 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.072     ; 5.280      ;
; -4.332 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.261      ;
; -4.332 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.261      ;
; -4.332 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.261      ;
; -4.332 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.261      ;
; -4.332 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.261      ;
; -4.332 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.261      ;
; -4.310 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.242      ;
; -4.310 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.242      ;
; -4.263 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.192      ;
; -4.263 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.192      ;
; -4.263 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.192      ;
; -4.263 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.192      ;
; -4.263 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.192      ;
; -4.263 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.073     ; 5.192      ;
; -4.170 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.076     ; 5.096      ;
; -4.170 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.076     ; 5.096      ;
; -4.170 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.076     ; 5.096      ;
; -4.170 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.076     ; 5.096      ;
; -4.170 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.076     ; 5.096      ;
; -4.170 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.076     ; 5.096      ;
; -4.170 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.076     ; 5.096      ;
; -4.170 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.076     ; 5.096      ;
; -4.135 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.067      ;
; -4.135 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 5.067      ;
; -4.078 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.003      ;
; -4.078 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.003      ;
; -4.078 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.003      ;
; -4.078 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.003      ;
; -4.078 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.003      ;
; -4.078 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.003      ;
; -4.078 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.003      ;
; -4.078 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.077     ; 5.003      ;
; -4.064 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 4.991      ;
; -4.064 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 4.991      ;
; -4.064 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 4.991      ;
; -4.064 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 4.991      ;
; -4.064 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 4.991      ;
; -4.064 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 4.991      ;
; -4.064 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 4.991      ;
; -4.064 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 4.991      ;
; -4.041 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.068     ; 4.975      ;
; -4.041 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.068     ; 4.975      ;
; -4.041 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.068     ; 4.975      ;
; -4.041 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.068     ; 4.975      ;
; -4.041 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.068     ; 4.975      ;
; -4.041 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.068     ; 4.975      ;
; -4.041 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.068     ; 4.975      ;
; -4.007 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 4.934      ;
; -4.007 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 4.934      ;
; -4.007 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 4.934      ;
; -4.007 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 4.934      ;
; -4.007 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 4.934      ;
; -4.007 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 4.934      ;
; -4.007 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 4.934      ;
; -4.007 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.075     ; 4.934      ;
; -3.972 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.070     ; 4.904      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                    ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -3.285 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[0] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -2.149     ; 2.068      ;
; -3.199 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[1] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -2.149     ; 1.982      ;
; -3.156 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[2] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -2.149     ; 1.939      ;
; -3.074 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[3] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -2.149     ; 1.857      ;
; -3.031 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[4] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -2.149     ; 1.814      ;
; -2.946 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[5] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -2.149     ; 1.729      ;
; -2.910 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[6] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -2.149     ; 1.693      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                        ; Launch Clock                               ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.432 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.428     ; 2.946      ;
; -2.296 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.428     ; 2.810      ;
; -2.252 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.431     ; 2.763      ;
; -2.234 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.431     ; 2.745      ;
; -2.218 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.429     ; 2.731      ;
; -2.150 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.429     ; 2.663      ;
; -2.108 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.428     ; 2.622      ;
; -2.101 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.429     ; 2.614      ;
; -2.086 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.429     ; 2.599      ;
; -2.045 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.441     ; 2.546      ;
; -2.035 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.431     ; 2.546      ;
; -1.983 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.431     ; 2.494      ;
; -1.945 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.431     ; 2.456      ;
; -1.944 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.444     ; 2.442      ;
; -1.870 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.429     ; 2.383      ;
; -1.869 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.428     ; 2.383      ;
; -1.864 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.429     ; 2.377      ;
; -1.859 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.429     ; 2.372      ;
; -1.847 ; USBBridge:isntx|DOStrobes[0]                                   ; inst7                                                                                                          ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.434     ; 2.355      ;
; -1.842 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.428     ; 2.356      ;
; -1.833 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.428     ; 2.347      ;
; -1.829 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.429     ; 2.342      ;
; -1.826 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.429     ; 2.339      ;
; -1.822 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.429     ; 2.335      ;
; -1.771 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.429     ; 2.284      ;
; -1.766 ; USBBridge:isntx|DOStrobes[0]                                   ; inst6                                                                                                          ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.430     ; 2.278      ;
; -1.763 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.444     ; 2.261      ;
; -1.761 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.429     ; 2.274      ;
; -1.732 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.438     ; 2.236      ;
; -1.722 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.444     ; 2.220      ;
; -1.700 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.444     ; 2.198      ;
; -1.691 ; USBBridge:isntx|DOStrobes[3]                                   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.450     ; 2.183      ;
; -1.632 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.296     ; 2.278      ;
; -1.566 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.441     ; 2.067      ;
; -1.559 ; USBBridge:isntx|DOStrobes[0]                                   ; inst8                                                                                                          ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.430     ; 2.071      ;
; -1.503 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.444     ; 2.001      ;
; -1.424 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.432     ; 1.934      ;
; -1.188 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.441     ; 1.689      ;
; -1.178 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.444     ; 1.676      ;
; -1.136 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.967      ; 4.795      ;
; -1.122 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.438     ; 1.626      ;
; -1.097 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.967      ; 4.756      ;
; -1.083 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.438     ; 1.587      ;
; -1.081 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]    ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[28]                                                ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.439     ; 1.584      ;
; -1.077 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]    ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[27]                                                ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.439     ; 1.580      ;
; -1.070 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.444     ; 1.568      ;
; -1.055 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.444     ; 1.553      ;
; -1.051 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]    ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[29]                                                ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.440     ; 1.553      ;
; -1.048 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.444     ; 1.546      ;
; -1.010 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.967      ; 4.669      ;
; -0.991 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]    ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[23]                                                ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.438     ; 1.495      ;
; -0.987 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.441     ; 1.488      ;
; -0.971 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.967      ; 4.630      ;
; -0.957 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.438     ; 1.461      ;
; -0.926 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]    ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[26]                                                ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.439     ; 1.429      ;
; -0.925 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.444     ; 1.423      ;
; -0.884 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.967      ; 4.543      ;
; -0.864 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.442     ; 1.364      ;
; -0.857 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]    ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[30]                                                ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.439     ; 1.360      ;
; -0.845 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.967      ; 4.504      ;
; -0.825 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.441     ; 1.326      ;
; -0.807 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.438     ; 1.311      ;
; -0.803 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]    ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[25]                                                ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.442     ; 1.303      ;
; -0.774 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.966      ; 4.432      ;
; -0.769 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.967      ; 4.928      ;
; -0.758 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.967      ; 4.417      ;
; -0.738 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.966      ; 4.396      ;
; -0.736 ; courseProject:inst5|inst8                                      ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.048      ; 2.726      ;
; -0.733 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.967      ; 4.892      ;
; -0.719 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.967      ; 4.378      ;
; -0.686 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.438     ; 1.190      ;
; -0.661 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.953      ; 4.306      ;
; -0.657 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]    ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[24]                                                ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.441     ; 1.158      ;
; -0.643 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.967      ; 4.802      ;
; -0.639 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.953      ; 4.284      ;
; -0.607 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.967      ; 4.766      ;
; -0.595 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.439     ; 1.098      ;
; -0.593 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.967      ; 4.252      ;
; -0.580 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.953      ; 4.225      ;
; -0.577 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.953      ; 4.222      ;
; -0.562 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.953      ; 4.207      ;
; -0.525 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.966      ; 4.183      ;
; -0.520 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.953      ; 4.665      ;
; -0.517 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.967      ; 4.676      ;
; -0.485 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                        ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.439     ; 0.988      ;
; -0.481 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.967      ; 4.640      ;
; -0.460 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.966      ; 4.108      ;
; -0.443 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.966      ; 4.091      ;
; -0.439 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.950      ; 4.081      ;
; -0.439 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.950      ; 4.081      ;
; -0.439 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.950      ; 4.081      ;
; -0.439 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.950      ; 4.081      ;
; -0.439 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.950      ; 4.081      ;
; -0.439 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.950      ; 4.081      ;
; -0.439 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.950      ; 4.081      ;
; -0.439 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.950      ; 4.081      ;
; -0.427 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.966      ; 4.075      ;
; -0.426 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.966      ; 4.084      ;
; -0.412 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.950      ; 4.554      ;
; -0.412 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.950      ; 4.554      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_25mhz'                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.812 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.990     ; 1.814      ;
; -1.744 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.583      ; 3.319      ;
; -1.714 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.602      ; 3.308      ;
; -1.687 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.672      ; 3.351      ;
; -1.687 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.672      ; 3.351      ;
; -1.667 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.590      ; 3.249      ;
; -1.667 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.590      ; 3.249      ;
; -1.667 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.590      ; 3.249      ;
; -1.667 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.590      ; 3.249      ;
; -1.667 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.590      ; 3.249      ;
; -1.667 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.590      ; 3.249      ;
; -1.667 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.590      ; 3.249      ;
; -1.667 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.590      ; 3.249      ;
; -1.667 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.590      ; 3.249      ;
; -1.667 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.590      ; 3.249      ;
; -1.601 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.991     ; 1.602      ;
; -1.578 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.991     ; 1.579      ;
; -1.572 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.991     ; 1.573      ;
; -1.516 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.990     ; 1.518      ;
; -1.469 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.990     ; 1.471      ;
; -1.413 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.998     ; 1.407      ;
; -1.413 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.991     ; 1.414      ;
; -1.399 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.908     ; 1.483      ;
; -1.382 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.991     ; 1.383      ;
; -1.378 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.909     ; 1.461      ;
; -1.373 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.990     ; 1.375      ;
; -1.361 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.607      ; 2.960      ;
; -1.351 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.991     ; 1.352      ;
; -1.331 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.626      ; 2.949      ;
; -1.304 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.696      ; 2.992      ;
; -1.304 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.696      ; 2.992      ;
; -1.284 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.614      ; 2.890      ;
; -1.284 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.614      ; 2.890      ;
; -1.284 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.614      ; 2.890      ;
; -1.284 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.614      ; 2.890      ;
; -1.284 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.614      ; 2.890      ;
; -1.284 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.614      ; 2.890      ;
; -1.284 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.614      ; 2.890      ;
; -1.284 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.614      ; 2.890      ;
; -1.284 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.614      ; 2.890      ;
; -1.284 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.614      ; 2.890      ;
; -1.252 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.978     ; 1.266      ;
; 19.722 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.349      ; 5.549      ;
; 19.724 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.368      ; 5.566      ;
; 19.785 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.438      ; 5.575      ;
; 19.785 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.438      ; 5.575      ;
; 19.810 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.356      ; 5.468      ;
; 19.810 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.356      ; 5.468      ;
; 19.810 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.356      ; 5.468      ;
; 19.810 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.356      ; 5.468      ;
; 19.810 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.356      ; 5.468      ;
; 19.810 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.356      ; 5.468      ;
; 19.810 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.356      ; 5.468      ;
; 19.810 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.356      ; 5.468      ;
; 19.810 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.356      ; 5.468      ;
; 19.810 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.356      ; 5.468      ;
; 39.343 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.349      ; 5.928      ;
; 39.373 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.368      ; 5.917      ;
; 39.400 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.438      ; 5.960      ;
; 39.400 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.438      ; 5.960      ;
; 39.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.356      ; 5.858      ;
; 39.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.356      ; 5.858      ;
; 39.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.356      ; 5.858      ;
; 39.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.356      ; 5.858      ;
; 39.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.356      ; 5.858      ;
; 39.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.356      ; 5.858      ;
; 39.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.356      ; 5.858      ;
; 39.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.356      ; 5.858      ;
; 39.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.356      ; 5.858      ;
; 39.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.356      ; 5.858      ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.619 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.198     ; 1.843      ;
; -1.385 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.195     ; 1.612      ;
; -1.356 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.195     ; 1.583      ;
; -1.311 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.192     ; 1.541      ;
; -1.220 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.192     ; 1.450      ;
; -1.217 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.192     ; 1.447      ;
; -1.191 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.191     ; 1.422      ;
; -1.009 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.196     ; 1.235      ;
; -1.005 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.196     ; 1.231      ;
; -0.993 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.195     ; 1.220      ;
; -0.990 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.193     ; 1.219      ;
; -0.955 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.195     ; 1.182      ;
; -0.941 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.195     ; 1.168      ;
; -0.940 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.193     ; 1.169      ;
; -0.939 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.196     ; 1.165      ;
; -0.932 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.193     ; 1.161      ;
; -0.827 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.196     ; 1.053      ;
; -0.826 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.196     ; 1.052      ;
; -0.764 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.195     ; 0.991      ;
; -0.747 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.182     ; 0.987      ;
; -0.591 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.195     ; 0.818      ;
; -0.591 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.195     ; 0.818      ;
; -0.591 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.195     ; 0.818      ;
; -0.590 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.195     ; 0.817      ;
; -0.590 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.195     ; 0.817      ;
; -0.580 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.182     ; 0.820      ;
; -0.579 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.182     ; 0.819      ;
; -0.579 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.182     ; 0.819      ;
; -0.578 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.182     ; 0.818      ;
; -0.578 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.182     ; 0.818      ;
; -0.577 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.182     ; 0.817      ;
; -0.576 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.182     ; 0.816      ;
+--------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                        ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.936 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.321     ; 1.617      ;
; -0.908 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.321     ; 1.589      ;
; -0.902 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.320     ; 1.584      ;
; -0.830 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.314     ; 1.518      ;
; -0.820 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.302     ; 1.520      ;
; -0.594 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.314     ; 1.282      ;
; -0.581 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.294     ; 1.289      ;
; -0.578 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.314     ; 1.266      ;
; -0.460 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.302     ; 1.160      ;
; -0.348 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.314     ; 1.036      ;
; -0.338 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.303     ; 1.037      ;
; -0.338 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.314     ; 1.026      ;
; -0.338 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.314     ; 1.026      ;
; -0.337 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.303     ; 1.036      ;
; -0.337 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.314     ; 1.025      ;
; -0.327 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.303     ; 1.026      ;
; -0.327 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.303     ; 1.026      ;
; -0.327 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.302     ; 1.027      ;
; -0.326 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.303     ; 1.025      ;
; -0.326 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.302     ; 1.026      ;
; -0.325 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.302     ; 1.025      ;
; -0.324 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.302     ; 1.024      ;
; -0.324 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.302     ; 1.024      ;
; -0.323 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.302     ; 1.023      ;
; 0.276  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.080      ; 3.546      ;
; 0.276  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.080      ; 3.546      ;
; 0.276  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.080      ; 3.546      ;
; 0.276  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.080      ; 3.546      ;
; 0.276  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.080      ; 3.546      ;
; 0.276  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.080      ; 3.546      ;
; 0.276  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.080      ; 3.546      ;
; 0.357  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.092      ; 3.477      ;
; 0.357  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.092      ; 3.477      ;
; 0.357  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.092      ; 3.477      ;
; 0.357  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.092      ; 3.477      ;
; 0.357  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.092      ; 3.477      ;
; 0.357  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.092      ; 3.477      ;
; 0.357  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.092      ; 3.477      ;
; 0.357  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.092      ; 3.477      ;
; 0.391  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.074      ; 3.425      ;
; 0.391  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.074      ; 3.425      ;
; 0.391  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.074      ; 3.425      ;
; 0.421  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.074      ; 3.895      ;
; 0.421  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.074      ; 3.895      ;
; 0.421  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.074      ; 3.895      ;
; 0.436  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.104      ; 3.410      ;
; 0.448  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.092      ; 3.886      ;
; 0.448  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.092      ; 3.886      ;
; 0.448  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.092      ; 3.886      ;
; 0.448  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.092      ; 3.886      ;
; 0.448  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.092      ; 3.886      ;
; 0.448  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.092      ; 3.886      ;
; 0.448  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.092      ; 3.886      ;
; 0.448  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.092      ; 3.886      ;
; 0.465  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.094      ; 3.871      ;
; 0.465  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.094      ; 3.871      ;
; 0.465  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.094      ; 3.871      ;
; 0.465  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.094      ; 3.871      ;
; 0.465  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.094      ; 3.871      ;
; 0.466  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.094      ; 3.370      ;
; 0.466  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.094      ; 3.370      ;
; 0.466  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.094      ; 3.370      ;
; 0.466  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.094      ; 3.370      ;
; 0.466  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 3.094      ; 3.370      ;
; 0.480  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.080      ; 3.842      ;
; 0.480  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.080      ; 3.842      ;
; 0.480  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.080      ; 3.842      ;
; 0.480  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.080      ; 3.842      ;
; 0.480  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.080      ; 3.842      ;
; 0.480  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.080      ; 3.842      ;
; 0.480  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.080      ; 3.842      ;
; 0.544  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 3.104      ; 3.802      ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                       ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -2.873 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.050      ; 5.452      ;
; -2.873 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.050      ; 5.452      ;
; -2.873 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.050      ; 5.452      ;
; -2.873 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.050      ; 5.452      ;
; -2.848 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.053      ; 5.480      ;
; -2.829 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.050      ; 5.496      ;
; -2.829 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.050      ; 5.496      ;
; -2.829 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.050      ; 5.496      ;
; -2.762 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.562      ;
; -2.762 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.562      ;
; -2.762 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.562      ;
; -2.762 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.562      ;
; -2.762 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.562      ;
; -2.762 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.562      ;
; -2.762 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.562      ;
; -2.762 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.562      ;
; -2.762 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.562      ;
; -2.762 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.562      ;
; -2.762 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.562      ;
; -2.762 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.562      ;
; -2.762 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.562      ;
; -2.762 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.562      ;
; -2.762 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.562      ;
; -2.762 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.562      ;
; -2.535 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.050      ; 5.790      ;
; -2.535 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.050      ; 5.790      ;
; -2.535 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.050      ; 5.790      ;
; -2.535 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.050      ; 5.790      ;
; -2.500 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.053      ; 5.828      ;
; -2.486 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.050      ; 5.839      ;
; -2.486 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.050      ; 5.839      ;
; -2.486 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.050      ; 5.839      ;
; -2.463 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.861      ;
; -2.463 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.861      ;
; -2.463 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.861      ;
; -2.463 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.861      ;
; -2.463 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.861      ;
; -2.463 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.861      ;
; -2.463 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.861      ;
; -2.463 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.861      ;
; -2.463 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.861      ;
; -2.463 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.861      ;
; -2.463 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.861      ;
; -2.463 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.861      ;
; -2.463 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.861      ;
; -2.463 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.861      ;
; -2.463 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.861      ;
; -2.463 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 8.049      ; 5.861      ;
; -0.778 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.882      ; 4.559      ;
; -0.778 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.882      ; 4.559      ;
; -0.777 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.882      ; 4.560      ;
; -0.743 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.184      ; 2.656      ;
; -0.743 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.184      ; 2.656      ;
; -0.743 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.184      ; 2.656      ;
; -0.743 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.184      ; 2.656      ;
; -0.739 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.883      ; 4.599      ;
; -0.723 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.883      ; 4.615      ;
; -0.719 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.883      ; 4.619      ;
; -0.718 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.187      ; 2.684      ;
; -0.712 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.883      ; 4.626      ;
; -0.701 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; -0.500       ; 4.882      ; 4.136      ;
; -0.700 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; -0.500       ; 4.882      ; 4.137      ;
; -0.699 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.184      ; 2.700      ;
; -0.699 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.184      ; 2.700      ;
; -0.699 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.184      ; 2.700      ;
; -0.699 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; -0.500       ; 4.882      ; 4.138      ;
; -0.689 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; -0.500       ; 4.883      ; 4.149      ;
; -0.683 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.883      ; 4.655      ;
; -0.674 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; -0.500       ; 4.883      ; 4.164      ;
; -0.669 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.883      ; 4.669      ;
; -0.669 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.883      ; 4.669      ;
; -0.669 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; -0.500       ; 4.883      ; 4.169      ;
; -0.658 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; -0.500       ; 4.883      ; 4.180      ;
; -0.657 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.886      ; 4.684      ;
; -0.649 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; -0.500       ; 4.883      ; 4.189      ;
; -0.640 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; -0.500       ; 4.883      ; 4.198      ;
; -0.636 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.397      ; 1.986      ;
; -0.636 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; -0.500       ; 4.883      ; 4.202      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.183      ; 2.766      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.183      ; 2.766      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.183      ; 2.766      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.183      ; 2.766      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.183      ; 2.766      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.183      ; 2.766      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.183      ; 2.766      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.183      ; 2.766      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.183      ; 2.766      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.183      ; 2.766      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.183      ; 2.766      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.183      ; 2.766      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.183      ; 2.766      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.183      ; 2.766      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.183      ; 2.766      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 3.183      ; 2.766      ;
; -0.626 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; -0.500       ; 4.886      ; 4.215      ;
; -0.611 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.882      ; 4.726      ;
; -0.610 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.882      ; 4.727      ;
; -0.607 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.882      ; 4.730      ;
; -0.607 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.882      ; 4.730      ;
; -0.596 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.882      ; 4.741      ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                  ; Launch Clock                               ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.416 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 2.595      ;
; -1.411 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 2.600      ;
; -1.275 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 2.736      ;
; -1.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 2.751      ;
; -1.250 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 2.761      ;
; -1.138 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 2.873      ;
; -1.041 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 2.470      ;
; -1.032 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 2.479      ;
; -1.031 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 2.980      ;
; -1.016 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 2.995      ;
; -0.955 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.056      ;
; -0.917 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.472      ; 3.080      ;
; -0.911 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.100      ;
; -0.909 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.102      ;
; -0.894 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.117      ;
; -0.882 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 2.629      ;
; -0.871 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.472      ; 3.126      ;
; -0.852 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 2.659      ;
; -0.840 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 2.671      ;
; -0.828 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.472      ; 3.169      ;
; -0.790 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.472      ; 3.207      ;
; -0.787 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.224      ;
; -0.772 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.239      ;
; -0.771 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.240      ;
; -0.692 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 2.819      ;
; -0.665 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.346      ;
; -0.650 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.361      ;
; -0.641 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.472      ; 3.356      ;
; -0.585 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 2.926      ;
; -0.572 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.448      ;
; -0.570 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.450      ;
; -0.570 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 2.941      ;
; -0.562 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.458      ;
; -0.543 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.468      ;
; -0.537 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.483      ;
; -0.535 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 2.976      ;
; -0.526 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.494      ;
; -0.522 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.489      ;
; -0.519 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.501      ;
; -0.495 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 3.016      ;
; -0.478 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.542      ;
; -0.463 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 3.048      ;
; -0.463 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.472      ; 3.034      ;
; -0.456 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.564      ;
; -0.448 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 3.063      ;
; -0.430 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.590      ;
; -0.428 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.592      ;
; -0.422 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.472      ; 3.075      ;
; -0.409 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.611      ;
; -0.407 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 3.104      ;
; -0.397 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.623      ;
; -0.394 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.455      ; 3.596      ;
; -0.386 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.472      ; 3.111      ;
; -0.385 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.472      ; 3.112      ;
; -0.341 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 3.170      ;
; -0.337 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.683      ;
; -0.333 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.455      ; 3.157      ;
; -0.327 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.693      ;
; -0.325 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 3.186      ;
; -0.298 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; USBBridge:isntx|DFFE_inst33                                                                                              ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.455      ; 3.692      ;
; -0.295 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.485      ; 3.225      ;
; -0.287 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.485      ; 3.233      ;
; -0.286 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.485      ; 3.234      ;
; -0.278 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.742      ;
; -0.265 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.485      ; 3.255      ;
; -0.262 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.758      ;
; -0.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.472      ; 3.747      ;
; -0.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.472      ; 3.747      ;
; -0.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.472      ; 3.747      ;
; -0.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.472      ; 3.747      ;
; -0.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.472      ; 3.747      ;
; -0.255 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.765      ;
; -0.249 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.771      ;
; -0.249 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.485      ; 3.271      ;
; -0.247 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.485      ; 3.273      ;
; -0.245 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.775      ;
; -0.234 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.472      ; 3.263      ;
; -0.224 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.796      ;
; -0.219 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 3.292      ;
; -0.208 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7]              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.469      ; 3.786      ;
; -0.208 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6]              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.469      ; 3.786      ;
; -0.208 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5]              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.469      ; 3.786      ;
; -0.208 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4]              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.469      ; 3.786      ;
; -0.208 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3]              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.469      ; 3.786      ;
; -0.208 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2]              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.469      ; 3.786      ;
; -0.208 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1]              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.469      ; 3.786      ;
; -0.208 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0]              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.469      ; 3.786      ;
; -0.204 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.816      ;
; -0.204 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.486      ; 3.307      ;
; -0.203 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.471      ; 3.793      ;
; -0.203 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.471      ; 3.793      ;
; -0.203 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.471      ; 3.793      ;
; -0.203 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.471      ; 3.793      ;
; -0.203 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.471      ; 3.793      ;
; -0.203 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.471      ; 3.793      ;
; -0.203 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.471      ; 3.793      ;
; -0.199 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.485      ; 3.821      ;
; -0.198 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.485      ; 3.322      ;
; -0.185 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; USBBridge:isntx|DFFE_inst33                                                                                              ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.455      ; 3.305      ;
; -0.182 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[30]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.478      ; 3.831      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_25mhz'                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.206 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.656      ; 5.725      ;
; -0.206 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.656      ; 5.725      ;
; -0.206 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.656      ; 5.725      ;
; -0.206 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.656      ; 5.725      ;
; -0.206 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.656      ; 5.725      ;
; -0.206 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.656      ; 5.725      ;
; -0.206 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.656      ; 5.725      ;
; -0.206 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.656      ; 5.725      ;
; -0.206 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.656      ; 5.725      ;
; -0.206 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.656      ; 5.725      ;
; -0.193 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.741      ; 5.823      ;
; -0.193 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.741      ; 5.823      ;
; -0.162 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.669      ; 5.782      ;
; -0.131 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.648      ; 5.792      ;
; 1.540  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.790      ; 2.555      ;
; 1.540  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.790      ; 2.555      ;
; 1.540  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.790      ; 2.555      ;
; 1.540  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.790      ; 2.555      ;
; 1.540  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.790      ; 2.555      ;
; 1.540  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.790      ; 2.555      ;
; 1.540  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.790      ; 2.555      ;
; 1.540  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.790      ; 2.555      ;
; 1.540  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.790      ; 2.555      ;
; 1.540  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.790      ; 2.555      ;
; 1.558  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.875      ; 2.658      ;
; 1.558  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.875      ; 2.658      ;
; 1.622  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.803      ; 2.650      ;
; 1.627  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.782      ; 2.634      ;
; 1.704  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.750     ; 1.179      ;
; 1.714  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.750     ; 1.189      ;
; 1.723  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.736     ; 1.212      ;
; 1.723  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.749     ; 1.199      ;
; 1.754  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.750     ; 1.229      ;
; 1.758  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.758     ; 1.225      ;
; 1.765  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.665     ; 1.325      ;
; 1.781  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.664     ; 1.342      ;
; 1.849  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.749     ; 1.325      ;
; 1.920  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.749     ; 1.396      ;
; 1.925  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.767      ; 2.917      ;
; 1.925  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.767      ; 2.917      ;
; 1.925  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.767      ; 2.917      ;
; 1.925  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.767      ; 2.917      ;
; 1.925  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.767      ; 2.917      ;
; 1.925  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.767      ; 2.917      ;
; 1.925  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.767      ; 2.917      ;
; 1.925  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.767      ; 2.917      ;
; 1.925  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.767      ; 2.917      ;
; 1.925  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.767      ; 2.917      ;
; 1.943  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.852      ; 3.020      ;
; 1.943  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.852      ; 3.020      ;
; 1.960  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.750     ; 1.435      ;
; 1.969  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.750     ; 1.444      ;
; 1.979  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.750     ; 1.454      ;
; 2.007  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.780      ; 3.012      ;
; 2.012  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.759      ; 2.996      ;
; 2.132  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.749     ; 1.608      ;
; 19.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.656      ; 5.351      ;
; 19.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.656      ; 5.351      ;
; 19.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.656      ; 5.351      ;
; 19.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.656      ; 5.351      ;
; 19.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.656      ; 5.351      ;
; 19.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.656      ; 5.351      ;
; 19.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.656      ; 5.351      ;
; 19.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.656      ; 5.351      ;
; 19.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.656      ; 5.351      ;
; 19.420 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.656      ; 5.351      ;
; 19.438 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.741      ; 5.454      ;
; 19.438 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.741      ; 5.454      ;
; 19.502 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.669      ; 5.446      ;
; 19.507 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.648      ; 5.430      ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:isntx|USBRDn'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                         ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.008 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.239      ; 3.506      ;
; -0.008 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.239      ; 3.506      ;
; -0.008 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.239      ; 3.506      ;
; -0.008 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.239      ; 3.506      ;
; -0.008 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.239      ; 3.506      ;
; -0.008 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.239      ; 3.506      ;
; -0.008 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.239      ; 3.506      ;
; 0.012  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.241      ; 3.528      ;
; 0.181  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.241      ; 3.697      ;
; 0.233  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.243      ; 3.751      ;
; 0.233  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.243      ; 3.751      ;
; 0.233  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.243      ; 3.751      ;
; 0.233  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.243      ; 3.751      ;
; 0.233  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.243      ; 3.751      ;
; 0.233  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.243      ; 3.751      ;
; 0.233  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.243      ; 3.751      ;
; 0.312  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.242      ; 3.829      ;
; 0.312  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.242      ; 3.829      ;
; 0.312  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.242      ; 3.829      ;
; 0.312  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.242      ; 3.829      ;
; 0.312  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.242      ; 3.829      ;
; 0.312  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.242      ; 3.829      ;
; 0.312  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.242      ; 3.829      ;
; 0.327  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[2]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.228      ; 3.830      ;
; 0.344  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[0]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.227      ; 3.846      ;
; 0.344  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[3]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.227      ; 3.846      ;
; 0.376  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.240      ; 3.891      ;
; 0.386  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.241      ; 3.902      ;
; 0.386  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.241      ; 3.902      ;
; 0.390  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 3.900      ;
; 0.390  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 3.900      ;
; 0.390  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 3.900      ;
; 0.390  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 3.900      ;
; 0.390  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 3.900      ;
; 0.390  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 3.900      ;
; 0.390  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 3.900      ;
; 0.390  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 3.900      ;
; 0.406  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.242      ; 3.923      ;
; 0.406  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.242      ; 3.923      ;
; 0.406  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.242      ; 3.923      ;
; 0.406  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.242      ; 3.923      ;
; 0.406  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.242      ; 3.923      ;
; 0.406  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.242      ; 3.923      ;
; 0.406  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.242      ; 3.923      ;
; 0.406  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.242      ; 3.923      ;
; 0.455  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.241      ; 3.971      ;
; 0.455  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.241      ; 3.971      ;
; 0.455  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.241      ; 3.971      ;
; 0.455  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.241      ; 3.971      ;
; 0.455  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.241      ; 3.971      ;
; 0.455  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.241      ; 3.971      ;
; 0.455  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.241      ; 3.971      ;
; 0.456  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.241      ; 3.972      ;
; 0.456  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.241      ; 3.972      ;
; 0.468  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 3.978      ;
; 0.468  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 3.978      ;
; 0.468  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 3.978      ;
; 0.468  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 3.978      ;
; 0.468  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 3.978      ;
; 0.468  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 3.978      ;
; 0.468  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 3.978      ;
; 0.468  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 3.978      ;
; 0.537  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 4.047      ;
; 0.537  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 4.047      ;
; 0.537  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 4.047      ;
; 0.537  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 4.047      ;
; 0.537  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 4.047      ;
; 0.537  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 4.047      ;
; 0.575  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 4.085      ;
; 0.575  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 4.085      ;
; 0.575  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 4.085      ;
; 0.575  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 4.085      ;
; 0.575  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 4.085      ;
; 0.575  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 4.085      ;
; 0.575  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 4.085      ;
; 0.575  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.235      ; 4.085      ;
; 0.589  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.239      ; 4.103      ;
; 0.589  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.239      ; 4.103      ;
; 0.589  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.239      ; 4.103      ;
; 0.589  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.239      ; 4.103      ;
; 0.589  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.239      ; 4.103      ;
; 0.589  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.239      ; 4.103      ;
; 0.645  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.236      ; 4.156      ;
; 0.645  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.236      ; 4.156      ;
; 0.720  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.236      ; 4.231      ;
; 0.720  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.236      ; 4.231      ;
; 0.720  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.236      ; 4.231      ;
; 0.720  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.236      ; 4.231      ;
; 0.720  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.236      ; 4.231      ;
; 0.720  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.236      ; 4.231      ;
; 0.720  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.236      ; 4.231      ;
; 0.720  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.236      ; 4.231      ;
; 0.756  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[1]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.655      ; 2.686      ;
; 0.757  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.243      ; 4.275      ;
; 0.757  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.243      ; 4.275      ;
; 0.757  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.243      ; 4.275      ;
; 0.757  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.243      ; 4.275      ;
; 0.757  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.243      ; 4.275      ;
; 0.757  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.243      ; 4.275      ;
; 0.757  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.243      ; 4.275      ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                        ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.080 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.253      ; 3.788      ;
; 0.143 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.228      ; 3.826      ;
; 0.143 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.228      ; 3.826      ;
; 0.143 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.228      ; 3.826      ;
; 0.143 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.228      ; 3.826      ;
; 0.143 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.228      ; 3.826      ;
; 0.143 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.228      ; 3.826      ;
; 0.143 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.228      ; 3.826      ;
; 0.157 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.243      ; 3.855      ;
; 0.157 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.243      ; 3.855      ;
; 0.157 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.243      ; 3.855      ;
; 0.157 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.243      ; 3.855      ;
; 0.157 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.243      ; 3.855      ;
; 0.174 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.240      ; 3.869      ;
; 0.174 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.240      ; 3.869      ;
; 0.174 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.240      ; 3.869      ;
; 0.174 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.240      ; 3.869      ;
; 0.174 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.240      ; 3.869      ;
; 0.174 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.240      ; 3.869      ;
; 0.174 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.240      ; 3.869      ;
; 0.174 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.240      ; 3.869      ;
; 0.177 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.243      ; 3.375      ;
; 0.177 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.243      ; 3.375      ;
; 0.177 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.243      ; 3.375      ;
; 0.177 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.243      ; 3.375      ;
; 0.177 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.243      ; 3.375      ;
; 0.202 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.221      ; 3.878      ;
; 0.202 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.221      ; 3.878      ;
; 0.202 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 3.221      ; 3.878      ;
; 0.206 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.253      ; 3.414      ;
; 0.252 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.221      ; 3.428      ;
; 0.252 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.221      ; 3.428      ;
; 0.252 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.221      ; 3.428      ;
; 0.282 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.240      ; 3.477      ;
; 0.282 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.240      ; 3.477      ;
; 0.282 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.240      ; 3.477      ;
; 0.282 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.240      ; 3.477      ;
; 0.282 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.240      ; 3.477      ;
; 0.282 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.240      ; 3.477      ;
; 0.282 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.240      ; 3.477      ;
; 0.282 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.240      ; 3.477      ;
; 0.361 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.228      ; 3.544      ;
; 0.361 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.228      ; 3.544      ;
; 0.361 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.228      ; 3.544      ;
; 0.361 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.228      ; 3.544      ;
; 0.361 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.228      ; 3.544      ;
; 0.361 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.228      ; 3.544      ;
; 0.361 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 3.228      ; 3.544      ;
; 0.717 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.002      ; 0.934      ;
; 0.717 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.002      ; 0.934      ;
; 0.717 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.002      ; 0.934      ;
; 0.718 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.002      ; 0.935      ;
; 0.718 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.002      ; 0.935      ;
; 0.718 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.002      ; 0.935      ;
; 0.719 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.002      ; 0.936      ;
; 0.719 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.002      ; 0.936      ;
; 0.719 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.002      ; 0.936      ;
; 0.726 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.002      ; 0.943      ;
; 0.727 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.002      ; 0.944      ;
; 0.730 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.010     ; 0.935      ;
; 0.730 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.010     ; 0.935      ;
; 0.731 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.010     ; 0.936      ;
; 0.738 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.010     ; 0.943      ;
; 0.890 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.011      ; 1.116      ;
; 0.904 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.002      ; 1.121      ;
; 1.008 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.010     ; 1.213      ;
; 1.027 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.010     ; 1.232      ;
; 1.177 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 0.002      ; 1.394      ;
; 1.184 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.010     ; 1.389      ;
; 1.263 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.018     ; 1.460      ;
; 1.283 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.017     ; 1.481      ;
; 1.286 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.018     ; 1.483      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.490 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.493      ; 0.758      ;
; 0.491 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.493      ; 0.759      ;
; 0.491 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.493      ; 0.759      ;
; 0.491 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.493      ; 0.759      ;
; 0.492 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.493      ; 0.760      ;
; 0.492 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.493      ; 0.760      ;
; 0.493 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.493      ; 0.761      ;
; 0.504 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.479      ; 0.758      ;
; 0.504 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.479      ; 0.758      ;
; 0.505 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.479      ; 0.759      ;
; 0.505 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.479      ; 0.759      ;
; 0.506 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.479      ; 0.760      ;
; 0.618 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.493      ; 0.886      ;
; 0.635 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.479      ; 0.889      ;
; 0.683 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.479      ; 0.937      ;
; 0.683 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.479      ; 0.937      ;
; 0.853 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.482      ; 1.110      ;
; 0.864 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.480      ; 1.119      ;
; 0.865 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.482      ; 1.122      ;
; 0.870 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.480      ; 1.125      ;
; 0.871 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.479      ; 1.125      ;
; 0.889 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.482      ; 1.146      ;
; 0.894 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.480      ; 1.149      ;
; 0.909 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.479      ; 1.163      ;
; 0.913 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.479      ; 1.167      ;
; 1.029 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.484      ; 1.288      ;
; 1.054 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.483      ; 1.312      ;
; 1.074 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.483      ; 1.332      ;
; 1.169 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.483      ; 1.427      ;
; 1.201 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.480      ; 1.456      ;
; 1.217 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.480      ; 1.472      ;
; 1.363 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.477      ; 1.615      ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                    ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.568 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; courseProject:inst5|inst48 ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.929     ; 1.854      ;
; 2.970 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[27]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.484     ; 1.751      ;
; 3.001 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[26]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.484     ; 1.782      ;
; 3.012 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[30]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.484     ; 1.793      ;
; 3.137 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[24]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.484     ; 1.918      ;
; 3.315 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.475     ; 2.105      ;
; 3.315 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[29]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.483     ; 2.097      ;
; 3.329 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.475     ; 2.119      ;
; 3.577 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[28]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.484     ; 2.358      ;
; 3.577 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.475     ; 2.367      ;
; 3.714 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.475     ; 2.504      ;
; 3.727 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[23]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.484     ; 2.508      ;
; 3.853 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.475     ; 2.643      ;
; 3.902 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.475     ; 2.692      ;
; 3.905 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.475     ; 2.695      ;
; 4.058 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.475     ; 2.848      ;
; 4.118 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[25]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.483     ; 2.900      ;
+-------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                    ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.604 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[6] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -1.555     ; 1.314      ;
; 2.696 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[5] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -1.555     ; 1.406      ;
; 2.722 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[4] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -1.555     ; 1.432      ;
; 2.822 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[3] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -1.555     ; 1.532      ;
; 2.843 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[2] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -1.555     ; 1.553      ;
; 2.943 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[1] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -1.555     ; 1.653      ;
; 2.966 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[0] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -1.555     ; 1.676      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'                                                                                                            ;
+--------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                    ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -2.163 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; courseProject:inst5|inst48 ; clk_25mhz    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -1.178     ; 1.987      ;
+--------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'                                                                                                           ;
+--------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                   ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -1.664 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; courseProject:inst5|inst8 ; clk_25mhz    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.763     ; 1.893      ;
+--------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.620  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.449     ; 2.113      ;
; -1.620  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.449     ; 2.113      ;
; -1.607  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.450     ; 2.099      ;
; -1.607  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.450     ; 2.099      ;
; 998.151 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.772      ;
; 998.151 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DFFE_inst33          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.772      ;
; 998.175 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DFFE_inst23          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 1.749      ;
; 998.175 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 1.749      ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'USBBridge:isntx|USBRDn'                                                                                                                                    ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -1.182 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 2.113      ;
; -1.168 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 2.099      ;
; -1.074 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -0.224     ; 1.772      ;
; -1.051 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -0.224     ; 1.749      ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'USBBridge:isntx|USBRDn'                                                                                                                                    ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; 0.929 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 0.450      ; 1.654      ;
; 0.952 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 0.450      ; 1.677      ;
; 1.676 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 0.071      ; 1.962      ;
; 1.721 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 0.072      ; 2.008      ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.361 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DFFE_inst23          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.654      ;
; 1.361 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.654      ;
; 1.383 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.677      ;
; 1.383 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DFFE_inst33          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.677      ;
; 1.443 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.962      ;
; 1.443 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.962      ;
; 1.489 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 2.008      ;
; 1.489 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 2.008      ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'                                                                                                           ;
+-------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                   ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 2.124 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; courseProject:inst5|inst8 ; clk_25mhz    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; -0.579     ; 1.770      ;
+-------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'                                                                                                            ;
+-------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                    ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 2.648 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; courseProject:inst5|inst48 ; clk_25mhz    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -1.011     ; 1.852      ;
+-------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'                                                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                  ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.341  ; 0.341        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.341  ; 0.341        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.471  ; 0.687        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.471  ; 0.687        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|inst8                                                     ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.013  ; 0.013        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst1~clkctrl|inclk[0]                                                  ;
; 0.013  ; 0.013        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst1~clkctrl|outclk                                                    ;
; 0.036  ; 0.036        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[0]|clk                                 ;
; 0.036  ; 0.036        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[1]|clk                                 ;
; 0.036  ; 0.036        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[21]|clk                                ;
; 0.036  ; 0.036        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[22]|clk                                ;
; 0.036  ; 0.036        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[23]|clk                                ;
; 0.036  ; 0.036        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[2]|clk                                 ;
; 0.036  ; 0.036        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[3]|clk                                 ;
; 0.036  ; 0.036        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[4]|clk                                 ;
; 0.037  ; 0.037        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[10]|clk                                ;
; 0.037  ; 0.037        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[11]|clk                                ;
; 0.037  ; 0.037        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[12]|clk                                ;
; 0.037  ; 0.037        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[13]|clk                                ;
; 0.037  ; 0.037        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[14]|clk                                ;
; 0.037  ; 0.037        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[15]|clk                                ;
; 0.037  ; 0.037        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[16]|clk                                ;
; 0.037  ; 0.037        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[17]|clk                                ;
; 0.037  ; 0.037        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[18]|clk                                ;
; 0.037  ; 0.037        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[19]|clk                                ;
; 0.037  ; 0.037        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[20]|clk                                ;
; 0.037  ; 0.037        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[5]|clk                                 ;
; 0.037  ; 0.037        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[6]|clk                                 ;
; 0.037  ; 0.037        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[7]|clk                                 ;
; 0.037  ; 0.037        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[8]|clk                                 ;
; 0.037  ; 0.037        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[9]|clk                                 ;
; 0.096  ; 0.312        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|inst8                                                     ;
; 0.239  ; 0.239        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst1|combout                                                           ;
; 0.261  ; 0.261        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst1|datac                                                             ;
; 0.366  ; 0.366        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst8|clk                                                               ;
; 0.495  ; 0.679        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|inst8                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst9|lpm_ff_component|dffs[2]|q                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst9|lpm_ff_component|dffs[2]|q                                              ;
; 0.628  ; 0.628        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst8|clk                                                               ;
; 0.730  ; 0.730        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst1|datac                                                             ;
; 0.750  ; 0.750        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst1|combout                                                           ;
; 0.812  ; 0.996        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; 0.812  ; 0.996        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; 0.812  ; 0.996        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ;
; 0.377  ; 0.377        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst9|lpm_ff_component|dffs[1]~clkctrl|inclk[0]                ;
; 0.377  ; 0.377        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst9|lpm_ff_component|dffs[1]~clkctrl|outclk                  ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[0]|clk                       ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[23]|clk                      ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[2]|clk                       ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[3]|clk                       ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[4]|clk                       ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[5]|clk                       ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[6]|clk                       ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[7]|clk                       ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[10]|clk                      ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[11]|clk                      ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[12]|clk                      ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[13]|clk                      ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[14]|clk                      ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[15]|clk                      ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[16]|clk                      ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[17]|clk                      ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[18]|clk                      ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[19]|clk                      ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[1]|clk                       ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[20]|clk                      ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[21]|clk                      ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[22]|clk                      ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[8]|clk                       ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[9]|clk                       ;
; 0.463  ; 0.647        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ;
; 0.463  ; 0.647        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ;
; 0.463  ; 0.647        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ;
; 0.463  ; 0.647        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ;
; 0.463  ; 0.647        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ;
; 0.463  ; 0.647        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ;
; 0.463  ; 0.647        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ;
; 0.463  ; 0.647        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ;
; 0.463  ; 0.647        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ;
; 0.463  ; 0.647        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ;
; 0.463  ; 0.647        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ;
; 0.463  ; 0.647        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ;
; 0.463  ; 0.647        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ;
; 0.464  ; 0.648        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ;
; 0.464  ; 0.648        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ;
; 0.464  ; 0.648        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ;
; 0.465  ; 0.649        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ;
; 0.465  ; 0.649        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ;
; 0.465  ; 0.649        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ;
; 0.465  ; 0.649        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ;
; 0.465  ; 0.649        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ;
; 0.465  ; 0.649        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ;
; 0.465  ; 0.649        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ;
; 0.465  ; 0.649        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst9|lpm_ff_component|dffs[1]|q                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst9|lpm_ff_component|dffs[1]|q                               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; courseProject:inst5|inst39       ;
; 0.145  ; 0.361        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; courseProject:inst5|inst39       ;
; 0.415  ; 0.415        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; inst5|inst39|clk                 ;
; 0.449  ; 0.633        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; courseProject:inst5|inst39       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; inst9|lpm_ff_component|dffs[7]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; inst9|lpm_ff_component|dffs[7]|q ;
; 0.582  ; 0.582        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; inst5|inst39|clk                 ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; courseProject:inst5|inst48       ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; courseProject:inst5|inst48       ;
; 0.427  ; 0.427        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; inst5|inst48|clk                 ;
; 0.437  ; 0.621        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; courseProject:inst5|inst48       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; inst9|lpm_ff_component|dffs[8]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; inst9|lpm_ff_component|dffs[8]|q ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; inst5|inst48|clk                 ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.574 ; 19.758       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 19.574 ; 19.758       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 19.704 ; 19.704       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[10]|clk                         ;
; 19.704 ; 19.704       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[3]|clk                          ;
; 19.734 ; 19.918       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 19.735 ; 19.919       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 19.735 ; 19.919       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11]                 ;
; 19.735 ; 19.919       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 19.735 ; 19.919       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 19.735 ; 19.919       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 19.735 ; 19.919       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 19.735 ; 19.919       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 19.735 ; 19.919       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 19.735 ; 19.919       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 19.735 ; 19.919       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
; 19.737 ; 19.921       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 19.836 ; 19.836       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.836 ; 19.836       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.861 ; 20.077       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 19.863 ; 20.079       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 19.863 ; 20.079       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11]                 ;
; 19.863 ; 20.079       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 19.863 ; 20.079       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 19.863 ; 20.079       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 19.863 ; 20.079       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 19.863 ; 20.079       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 19.863 ; 20.079       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 19.863 ; 20.079       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 19.863 ; 20.079       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
; 19.865 ; 20.081       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 19.865 ; 19.865       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[7]|clk                          ;
; 19.867 ; 19.867       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[0]|clk                          ;
; 19.867 ; 19.867       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[11]|clk                         ;
; 19.867 ; 19.867       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[13]|clk                         ;
; 19.867 ; 19.867       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[1]|clk                          ;
; 19.867 ; 19.867       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[2]|clk                          ;
; 19.867 ; 19.867       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[4]|clk                          ;
; 19.867 ; 19.867       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[5]|clk                          ;
; 19.867 ; 19.867       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[6]|clk                          ;
; 19.867 ; 19.867       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[8]|clk                          ;
; 19.867 ; 19.867       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[9]|clk                          ;
; 19.869 ; 19.869       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[12]|clk                         ;
; 19.885 ; 19.885       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.889 ; 19.889       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 19.889 ; 19.889       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 19.902 ; 19.902       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.021 ; 20.237       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 20.021 ; 20.237       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 20.098 ; 20.098       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.111 ; 20.111       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 20.111 ; 20.111       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 20.115 ; 20.115       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.130 ; 20.130       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[12]|clk                         ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[0]|clk                          ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[11]|clk                         ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[13]|clk                         ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[1]|clk                          ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[2]|clk                          ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[4]|clk                          ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[5]|clk                          ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[6]|clk                          ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[8]|clk                          ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[9]|clk                          ;
; 20.133 ; 20.133       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[7]|clk                          ;
; 20.163 ; 20.163       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.163 ; 20.163       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.288 ; 20.288       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[10]|clk                         ;
; 20.288 ; 20.288       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[3]|clk                          ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11]                 ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                         ;
+---------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 499.492 ; 499.676      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ;
; 499.492 ; 499.676      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ;
; 499.492 ; 499.676      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ;
; 499.492 ; 499.676      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ;
; 499.492 ; 499.676      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ;
; 499.492 ; 499.676      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; inst7                                                                                                          ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                    ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                    ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                    ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                    ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                    ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                    ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                    ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                    ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                        ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                         ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                         ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                         ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|DFFE_inst23                                                                                    ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                           ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[0]    ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[1]    ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[2]    ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[3]    ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[4]    ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[5]    ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                        ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                         ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                         ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                         ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|DFFE_inst33                                                                                    ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                           ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                 ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                 ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                 ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[3]                                                 ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                 ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                 ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                 ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[23]                                                ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[24]                                                ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[25]                                                ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[26]                                                ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[27]                                                ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[28]                                                ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[29]                                                ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[30]                                                ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                     ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                    ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                    ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                     ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                    ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                    ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                    ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                     ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                     ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                     ;
+---------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; 3.952 ; 3.966 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; 3.655 ; 3.831 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; 3.570 ; 3.524 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; 3.191 ; 3.051 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; 3.952 ; 3.966 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; 2.441 ; 2.634 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; 2.564 ; 2.588 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; 2.551 ; 2.580 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; 2.779 ; 2.771 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; 6.537 ; 6.854 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; 6.487 ; 6.759 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; -1.007 ; -1.170 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; -1.057 ; -1.262 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; -1.154 ; -1.267 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; -1.255 ; -1.419 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; -1.570 ; -1.757 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; -1.040 ; -1.170 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; -1.007 ; -1.209 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; -1.053 ; -1.250 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; -1.352 ; -1.505 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; -5.878 ; -6.164 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; -5.813 ; -6.065 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                       ;
+-------------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ;        ; 5.225  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  led[1]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ;        ; 5.225  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 10.520 ; 9.736  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  usb_d[4]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 10.520 ; 9.736  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 4.763  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  led[1]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 4.763  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ;        ; 6.018  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  led[2]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ;        ; 6.018  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 14.058 ; 13.165 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  usb_d[1]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 14.058 ; 13.165 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  usb_d[5]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 12.797 ; 12.172 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 5.524  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  led[2]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 5.524  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ;        ; 4.781  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  led[7]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ;        ; 4.781  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 10.824 ; 9.795  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  usb_d[6]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 10.824 ; 9.795  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 4.607  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  led[7]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 4.607  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 11.610 ; 10.404 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[2]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 10.213 ; 9.385  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 9.110  ; 8.613  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[6]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 11.610 ; 10.404 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
; usb_d[*]    ; USBBridge:isntx|USBRDn                     ; 19.120 ; 17.629 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0]   ; USBBridge:isntx|USBRDn                     ; 17.537 ; 16.001 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1]   ; USBBridge:isntx|USBRDn                     ; 17.601 ; 16.536 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2]   ; USBBridge:isntx|USBRDn                     ; 17.198 ; 15.918 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3]   ; USBBridge:isntx|USBRDn                     ; 17.980 ; 16.205 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4]   ; USBBridge:isntx|USBRDn                     ; 15.486 ; 14.606 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5]   ; USBBridge:isntx|USBRDn                     ; 16.846 ; 16.122 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6]   ; USBBridge:isntx|USBRDn                     ; 15.304 ; 14.450 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7]   ; USBBridge:isntx|USBRDn                     ; 19.120 ; 17.629 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn                     ; 5.140  ;        ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn                     ;        ; 4.723  ; Fall       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 16.342 ; 15.059 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 12.592 ; 11.798 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 13.899 ; 12.777 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 16.342 ; 15.059 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 11.746 ; 10.862 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 11.974 ; 11.156 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 12.130 ; 11.210 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 13.944 ; 13.034 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 16.035 ; 14.503 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]      ; clk_25mhz                                  ; 7.500  ; 7.959  ; Rise       ; clk_25mhz                                         ;
;  led[0]     ; clk_25mhz                                  ; 6.450  ; 6.806  ; Rise       ; clk_25mhz                                         ;
;  led[3]     ; clk_25mhz                                  ; 6.666  ; 6.974  ; Rise       ; clk_25mhz                                         ;
;  led[4]     ; clk_25mhz                                  ; 7.500  ; 7.959  ; Rise       ; clk_25mhz                                         ;
;  led[5]     ; clk_25mhz                                  ; 6.626  ; 6.924  ; Rise       ; clk_25mhz                                         ;
;  led[6]     ; clk_25mhz                                  ; 6.837  ; 7.259  ; Rise       ; clk_25mhz                                         ;
; usb_d[*]    ; clk_25mhz                                  ; 15.606 ; 14.846 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                                  ; 12.843 ; 12.318 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                                  ; 13.386 ; 12.956 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                                  ; 12.147 ; 11.497 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                                  ; 12.831 ; 12.224 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                                  ; 12.640 ; 11.747 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                                  ; 11.647 ; 11.100 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                                  ; 12.736 ; 12.343 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                                  ; 15.606 ; 14.846 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; BusOut[*]   ; clk_25mhz                                  ; 9.301  ; 9.169  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[0]  ; clk_25mhz                                  ; 8.288  ; 7.941  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[1]  ; clk_25mhz                                  ; 8.142  ; 7.761  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[2]  ; clk_25mhz                                  ; 8.584  ; 8.198  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[3]  ; clk_25mhz                                  ; 7.911  ; 7.635  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[4]  ; clk_25mhz                                  ; 8.050  ; 7.811  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[5]  ; clk_25mhz                                  ; 8.351  ; 8.055  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[6]  ; clk_25mhz                                  ; 8.123  ; 7.742  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[7]  ; clk_25mhz                                  ; 8.002  ; 7.764  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[8]  ; clk_25mhz                                  ; 8.275  ; 7.950  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[9]  ; clk_25mhz                                  ; 7.919  ; 7.606  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[10] ; clk_25mhz                                  ; 8.642  ; 8.306  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[11] ; clk_25mhz                                  ; 8.005  ; 7.778  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[12] ; clk_25mhz                                  ; 8.702  ; 8.686  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[13] ; clk_25mhz                                  ; 7.877  ; 7.590  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[14] ; clk_25mhz                                  ; 8.638  ; 8.278  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[15] ; clk_25mhz                                  ; 7.571  ; 7.317  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[16] ; clk_25mhz                                  ; 8.185  ; 7.860  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[17] ; clk_25mhz                                  ; 7.890  ; 7.545  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[18] ; clk_25mhz                                  ; 8.222  ; 7.925  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[19] ; clk_25mhz                                  ; 7.242  ; 7.093  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[20] ; clk_25mhz                                  ; 7.962  ; 7.680  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[21] ; clk_25mhz                                  ; 7.932  ; 7.729  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[22] ; clk_25mhz                                  ; 8.237  ; 7.955  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[23] ; clk_25mhz                                  ; 7.729  ; 7.587  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[24] ; clk_25mhz                                  ; 8.102  ; 7.827  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[25] ; clk_25mhz                                  ; 7.509  ; 7.279  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[26] ; clk_25mhz                                  ; 7.941  ; 7.682  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[27] ; clk_25mhz                                  ; 8.103  ; 7.745  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[28] ; clk_25mhz                                  ; 8.270  ; 7.951  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[29] ; clk_25mhz                                  ; 8.290  ; 7.996  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[30] ; clk_25mhz                                  ; 9.301  ; 9.169  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[31] ; clk_25mhz                                  ; 8.847  ; 8.343  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                                  ; 16.297 ; 14.853 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                                  ; 12.931 ; 12.199 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                                  ; 13.727 ; 12.934 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                                  ; 11.557 ; 10.984 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                                  ; 12.032 ; 11.139 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                                  ; 6.439  ; 6.439  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                                  ; 15.577 ; 14.853 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                                  ; 14.481 ; 13.147 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                                  ; 16.297 ; 14.582 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr      ; clk_25mhz                                  ; 5.589  ; 5.336  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                               ;
+-------------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ;        ; 5.108  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  led[1]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ;        ; 5.108  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 10.165 ; 9.406  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  usb_d[4]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 10.165 ; 9.406  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 4.660  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  led[1]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 4.660  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ;        ; 5.869  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  led[2]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ;        ; 5.869  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 12.344 ; 11.711 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  usb_d[1]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 13.494 ; 12.570 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  usb_d[5]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 12.344 ; 11.711 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 5.390  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  led[2]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 5.390  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ;        ; 4.681  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  led[7]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ;        ; 4.681  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 10.371 ; 9.328  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  usb_d[6]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 10.371 ; 9.328  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 4.509  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  led[7]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 4.509  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 8.826  ; 8.346  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[2]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 9.887  ; 9.086  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 8.826  ; 8.346  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[6]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 11.204 ; 10.010 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
; usb_d[*]    ; USBBridge:isntx|USBRDn                     ; 9.046  ; 8.633  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0]   ; USBBridge:isntx|USBRDn                     ; 10.750 ; 10.055 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1]   ; USBBridge:isntx|USBRDn                     ; 10.161 ; 9.351  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2]   ; USBBridge:isntx|USBRDn                     ; 9.356  ; 8.861  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3]   ; USBBridge:isntx|USBRDn                     ; 9.889  ; 9.147  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4]   ; USBBridge:isntx|USBRDn                     ; 9.305  ; 8.752  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5]   ; USBBridge:isntx|USBRDn                     ; 9.471  ; 8.982  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6]   ; USBBridge:isntx|USBRDn                     ; 9.046  ; 8.633  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7]   ; USBBridge:isntx|USBRDn                     ; 10.925 ; 9.993  ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn                     ; 5.027  ;        ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn                     ;        ; 4.621  ; Fall       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.275 ; 9.508  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.874 ; 10.133 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 12.179 ; 11.061 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 13.675 ; 12.462 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.431 ; 9.639  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.275 ; 9.508  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 10.783 ; 9.920  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 11.845 ; 10.956 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 14.284 ; 12.858 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]      ; clk_25mhz                                  ; 6.303  ; 6.649  ; Rise       ; clk_25mhz                                         ;
;  led[0]     ; clk_25mhz                                  ; 6.303  ; 6.649  ; Rise       ; clk_25mhz                                         ;
;  led[3]     ; clk_25mhz                                  ; 6.511  ; 6.811  ; Rise       ; clk_25mhz                                         ;
;  led[4]     ; clk_25mhz                                  ; 7.311  ; 7.756  ; Rise       ; clk_25mhz                                         ;
;  led[5]     ; clk_25mhz                                  ; 6.471  ; 6.763  ; Rise       ; clk_25mhz                                         ;
;  led[6]     ; clk_25mhz                                  ; 6.675  ; 7.084  ; Rise       ; clk_25mhz                                         ;
; usb_d[*]    ; clk_25mhz                                  ; 7.875  ; 7.532  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                                  ; 8.298  ; 7.566  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                                  ; 9.170  ; 8.418  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                                  ; 8.211  ; 7.868  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                                  ; 9.192  ; 8.312  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                                  ; 8.463  ; 7.584  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                                  ; 8.611  ; 7.896  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                                  ; 7.875  ; 7.532  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                                  ; 10.863 ; 9.968  ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; BusOut[*]   ; clk_25mhz                                  ; 6.676  ; 6.533  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[0]  ; clk_25mhz                                  ; 7.684  ; 7.350  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[1]  ; clk_25mhz                                  ; 7.540  ; 7.173  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[2]  ; clk_25mhz                                  ; 7.964  ; 7.593  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[3]  ; clk_25mhz                                  ; 7.319  ; 7.052  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[4]  ; clk_25mhz                                  ; 7.452  ; 7.221  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[5]  ; clk_25mhz                                  ; 7.742  ; 7.456  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[6]  ; clk_25mhz                                  ; 7.523  ; 7.156  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[7]  ; clk_25mhz                                  ; 7.408  ; 7.180  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[8]  ; clk_25mhz                                  ; 7.671  ; 7.359  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[9]  ; clk_25mhz                                  ; 7.328  ; 7.026  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[10] ; clk_25mhz                                  ; 8.021  ; 7.698  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[11] ; clk_25mhz                                  ; 7.409  ; 7.190  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[12] ; clk_25mhz                                  ; 8.136  ; 8.124  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[13] ; clk_25mhz                                  ; 7.286  ; 7.010  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[14] ; clk_25mhz                                  ; 8.018  ; 7.670  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[15] ; clk_25mhz                                  ; 6.993  ; 6.748  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[16] ; clk_25mhz                                  ; 7.581  ; 7.269  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[17] ; clk_25mhz                                  ; 7.299  ; 6.967  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[18] ; clk_25mhz                                  ; 7.619  ; 7.335  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[19] ; clk_25mhz                                  ; 6.676  ; 6.533  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[20] ; clk_25mhz                                  ; 7.369  ; 7.096  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[21] ; clk_25mhz                                  ; 7.339  ; 7.142  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[22] ; clk_25mhz                                  ; 7.633  ; 7.360  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[23] ; clk_25mhz                                  ; 7.147  ; 7.011  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[24] ; clk_25mhz                                  ; 7.502  ; 7.236  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[25] ; clk_25mhz                                  ; 6.933  ; 6.711  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[26] ; clk_25mhz                                  ; 7.347  ; 7.097  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[27] ; clk_25mhz                                  ; 7.504  ; 7.159  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[28] ; clk_25mhz                                  ; 7.664  ; 7.356  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[29] ; clk_25mhz                                  ; 7.685  ; 7.402  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[30] ; clk_25mhz                                  ; 8.710  ; 8.587  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[31] ; clk_25mhz                                  ; 8.217  ; 7.733  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                                  ; 5.248  ; 5.112  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                                  ; 5.827  ; 5.696  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                                  ; 5.723  ; 5.587  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                                  ; 5.723  ; 5.587  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                                  ; 5.476  ; 5.345  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                                  ; 5.266  ; 5.135  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                                  ; 5.248  ; 5.112  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                                  ; 6.098  ; 5.962  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                                  ; 6.043  ; 5.907  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr      ; clk_25mhz                                  ; 5.120  ; 4.873  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 7.529 ; 7.430 ; 8.362 ; 8.362 ;
; mode_usb_n ; usb_d[1]    ; 7.393 ; 7.322 ; 8.293 ; 8.293 ;
; mode_usb_n ; usb_d[2]    ; 7.393 ; 7.322 ; 8.293 ; 8.293 ;
; mode_usb_n ; usb_d[3]    ; 7.164 ; 7.065 ; 8.000 ; 8.000 ;
; mode_usb_n ; usb_d[4]    ; 6.946 ; 6.847 ; 7.694 ; 7.694 ;
; mode_usb_n ; usb_d[5]    ; 6.898 ; 6.827 ; 7.669 ; 7.669 ;
; mode_usb_n ; usb_d[6]    ; 7.784 ; 7.713 ; 8.736 ; 8.736 ;
; mode_usb_n ; usb_d[7]    ; 7.726 ; 7.655 ; 8.698 ; 8.698 ;
; mode_usb_n ; usb_rdn     ; 4.576 ; 4.576 ; 4.956 ; 4.857 ;
; mode_usb_n ; usb_wr      ; 4.672 ; 4.672 ; 5.042 ; 4.971 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 7.143 ; 7.012 ; 7.800 ; 7.800 ;
; mode_usb_n ; usb_d[1]    ; 7.039 ; 6.903 ; 7.755 ; 7.755 ;
; mode_usb_n ; usb_d[2]    ; 7.039 ; 6.903 ; 7.755 ; 7.755 ;
; mode_usb_n ; usb_d[3]    ; 6.792 ; 6.661 ; 7.452 ; 7.452 ;
; mode_usb_n ; usb_d[4]    ; 6.582 ; 6.451 ; 7.158 ; 7.158 ;
; mode_usb_n ; usb_d[5]    ; 6.564 ; 6.428 ; 7.156 ; 7.156 ;
; mode_usb_n ; usb_d[6]    ; 7.414 ; 7.278 ; 8.180 ; 8.180 ;
; mode_usb_n ; usb_d[7]    ; 7.359 ; 7.223 ; 8.144 ; 8.144 ;
; mode_usb_n ; usb_rdn     ; 4.194 ; 4.194 ; 4.694 ; 4.563 ;
; mode_usb_n ; usb_wr      ; 4.307 ; 4.307 ; 4.804 ; 4.668 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; -2.023 ; -17.298       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; -1.780 ; -1.780        ;
; USBBridge:isntx|USBRDn                            ; -1.531 ; -133.097      ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ; -1.091 ; -1.091        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.780 ; -30.272       ;
; clk_25mhz                                         ; -0.381 ; -3.394        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -0.238 ; -0.783        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; 0.065  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; -1.536 ; -35.756       ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.772 ; -27.214       ;
; clk_25mhz                                         ; -0.567 ; -7.532        ;
; USBBridge:isntx|USBRDn                            ; -0.325 ; -15.762       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; -0.142 ; -2.153        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; 0.099  ; 0.000         ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ; 1.143  ; 0.000         ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; 1.175  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; -0.589 ; -0.589        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -0.402 ; -1.596        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; -0.377 ; -0.377        ;
; USBBridge:isntx|USBRDn                            ; -0.065 ; -0.125        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; USBBridge:isntx|USBRDn                            ; 0.276 ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.601 ; 0.000         ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; 1.052 ; 0.000         ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; 1.269 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:isntx|USBRDn                            ; -1.000  ; -116.000      ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -1.000  ; -32.000       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; -1.000  ; -25.000       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; -1.000  ; -24.000       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ; -1.000  ; -1.000        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; -1.000  ; -1.000        ;
; clk_25mhz                                         ; 19.261  ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 499.646 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -2.023 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.374     ; 1.636      ;
; -1.981 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.374     ; 1.594      ;
; -1.967 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.374     ; 1.580      ;
; -1.962 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.375     ; 1.574      ;
; -1.904 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.375     ; 1.516      ;
; -1.902 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.374     ; 1.515      ;
; -1.891 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.374     ; 1.504      ;
; -1.886 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.738     ; 2.135      ;
; -1.883 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.375     ; 1.495      ;
; -1.851 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.375     ; 1.463      ;
; -1.846 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.374     ; 1.459      ;
; -1.838 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.375     ; 1.450      ;
; -1.830 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.738     ; 2.079      ;
; -1.748 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.738     ; 1.997      ;
; -1.729 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.374     ; 1.342      ;
; -1.709 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.745     ; 1.951      ;
; -1.700 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.738     ; 1.949      ;
; -1.683 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.738     ; 1.932      ;
; -1.682 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.374     ; 1.295      ;
; -1.675 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                                    ; courseProject:inst5|inst8                                                     ; clk_25mhz                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.341     ; 2.311      ;
; -1.647 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.374     ; 1.260      ;
; -1.643 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.374     ; 1.256      ;
; -1.639 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.738     ; 1.888      ;
; -1.626 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.374     ; 1.239      ;
; -1.562 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.738     ; 1.811      ;
; -1.553 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.736     ; 1.804      ;
; -1.547 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.745     ; 1.789      ;
; -1.540 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.745     ; 1.782      ;
; -1.505 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.745     ; 1.747      ;
; -1.496 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]                 ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.745     ; 1.738      ;
; -1.494 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.374     ; 1.107      ;
; -1.479 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.374     ; 1.092      ;
; -1.464 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.374     ; 1.077      ;
; -1.450 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.374     ; 1.063      ;
; -1.434 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.745     ; 1.676      ;
; -1.369 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.745     ; 1.611      ;
; -1.330 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.374     ; 0.943      ;
; -1.322 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.745     ; 1.564      ;
; -1.227 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.375     ; 0.839      ;
; -1.209 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.736     ; 1.460      ;
; -1.171 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -1.375     ; 0.783      ;
; -1.159 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.749     ; 1.397      ;
; -1.146 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.736     ; 1.397      ;
; -1.080 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.749     ; 1.318      ;
; -1.069 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.755     ; 1.301      ;
; -1.049 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.749     ; 1.287      ;
; -1.043 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.749     ; 1.281      ;
; -0.997 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.948      ;
; -0.980 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21]                ; courseProject:inst5|inst8                                                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.749     ; 1.218      ;
; -0.957 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.035     ; 1.909      ;
; -0.955 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.906      ;
; -0.941 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.892      ;
; -0.936 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.037     ; 1.886      ;
; -0.921 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]                 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; 0.539      ; 2.447      ;
; -0.919 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.870      ;
; -0.918 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.869      ;
; -0.916 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.035     ; 1.868      ;
; -0.901 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.035     ; 1.853      ;
; -0.896 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.847      ;
; -0.881 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]                 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; 0.540      ; 2.408      ;
; -0.878 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.037     ; 1.828      ;
; -0.878 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.829      ;
; -0.876 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.827      ;
; -0.876 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.827      ;
; -0.865 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; 0.539      ; 2.391      ;
; -0.865 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.816      ;
; -0.863 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.814      ;
; -0.862 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.813      ;
; -0.858 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.037     ; 1.808      ;
; -0.857 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.037     ; 1.807      ;
; -0.857 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.037     ; 1.807      ;
; -0.853 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.035     ; 1.805      ;
; -0.843 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]                 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; 0.539      ; 2.369      ;
; -0.842 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]                 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; 0.539      ; 2.368      ;
; -0.842 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.035     ; 1.794      ;
; -0.838 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.789      ;
; -0.838 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.789      ;
; -0.837 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.788      ;
; -0.825 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; 0.540      ; 2.352      ;
; -0.825 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.035     ; 1.777      ;
; -0.825 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.037     ; 1.775      ;
; -0.820 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.771      ;
; -0.816 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.767      ;
; -0.816 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.767      ;
; -0.816 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.767      ;
; -0.812 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.037     ; 1.762      ;
; -0.811 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.035     ; 1.763      ;
; -0.804 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.755      ;
; -0.800 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.037     ; 1.750      ;
; -0.800 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.037     ; 1.750      ;
; -0.799 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.037     ; 1.749      ;
; -0.798 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.749      ;
; -0.797 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.748      ;
; -0.797 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.035     ; 1.749      ;
; -0.796 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.747      ;
; -0.792 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.743      ;
; -0.787 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; 0.539      ; 2.313      ;
; -0.787 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.738      ;
; -0.786 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; 0.539      ; 2.312      ;
; -0.786 ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.036     ; 1.737      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                    ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.780 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.990     ; 1.707      ;
; -1.778 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[25]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.996     ; 1.699      ;
; -1.685 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.990     ; 1.612      ;
; -1.678 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.990     ; 1.605      ;
; -1.623 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[30]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.997     ; 1.543      ;
; -1.586 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.990     ; 1.513      ;
; -1.535 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[23]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.997     ; 1.455      ;
; -1.508 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.990     ; 1.435      ;
; -1.469 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.990     ; 1.396      ;
; -1.468 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[28]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.997     ; 1.388      ;
; -1.416 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.990     ; 1.343      ;
; -1.346 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.990     ; 1.273      ;
; -1.327 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[29]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.996     ; 1.248      ;
; -1.200 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[24]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.997     ; 1.120      ;
; -1.131 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[26]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.997     ; 1.051      ;
; -1.130 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[27]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.997     ; 1.050      ;
; -1.039 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; courseProject:inst5|inst48 ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.516     ; 1.510      ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:isntx|USBRDn'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -1.531 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.481      ;
; -1.531 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.481      ;
; -1.531 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.481      ;
; -1.531 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.481      ;
; -1.531 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.481      ;
; -1.531 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.481      ;
; -1.516 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.463      ;
; -1.516 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.463      ;
; -1.516 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.463      ;
; -1.516 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.463      ;
; -1.516 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.463      ;
; -1.516 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.463      ;
; -1.516 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.463      ;
; -1.516 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.463      ;
; -1.489 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.041     ; 2.435      ;
; -1.489 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.041     ; 2.435      ;
; -1.489 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.041     ; 2.435      ;
; -1.489 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.041     ; 2.435      ;
; -1.489 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.041     ; 2.435      ;
; -1.489 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.041     ; 2.435      ;
; -1.489 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.041     ; 2.435      ;
; -1.489 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.041     ; 2.435      ;
; -1.463 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.413      ;
; -1.463 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.413      ;
; -1.463 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.413      ;
; -1.463 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.413      ;
; -1.463 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.413      ;
; -1.463 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.413      ;
; -1.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.038     ; 2.406      ;
; -1.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.407      ;
; -1.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.038     ; 2.406      ;
; -1.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.407      ;
; -1.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.038     ; 2.406      ;
; -1.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.407      ;
; -1.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.038     ; 2.406      ;
; -1.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.407      ;
; -1.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.038     ; 2.406      ;
; -1.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.407      ;
; -1.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.038     ; 2.406      ;
; -1.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.407      ;
; -1.450 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.400      ;
; -1.450 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.400      ;
; -1.450 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.400      ;
; -1.450 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.400      ;
; -1.450 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.400      ;
; -1.450 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.400      ;
; -1.443 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 2.394      ;
; -1.443 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 2.394      ;
; -1.443 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 2.394      ;
; -1.443 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 2.394      ;
; -1.443 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 2.394      ;
; -1.443 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 2.394      ;
; -1.442 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.392      ;
; -1.442 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.392      ;
; -1.442 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.392      ;
; -1.442 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.392      ;
; -1.442 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.392      ;
; -1.442 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.392      ;
; -1.367 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 2.318      ;
; -1.367 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 2.318      ;
; -1.362 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 2.313      ;
; -1.362 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 2.313      ;
; -1.362 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 2.313      ;
; -1.362 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 2.313      ;
; -1.362 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 2.313      ;
; -1.362 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 2.313      ;
; -1.343 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.033     ; 2.297      ;
; -1.343 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.033     ; 2.297      ;
; -1.343 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.033     ; 2.297      ;
; -1.343 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.033     ; 2.297      ;
; -1.343 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.033     ; 2.297      ;
; -1.343 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.033     ; 2.297      ;
; -1.343 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.033     ; 2.297      ;
; -1.318 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.035     ; 2.270      ;
; -1.308 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.255      ;
; -1.308 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.255      ;
; -1.308 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.255      ;
; -1.308 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.255      ;
; -1.308 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.255      ;
; -1.308 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.255      ;
; -1.308 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.255      ;
; -1.308 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.255      ;
; -1.302 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.041     ; 2.248      ;
; -1.302 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.249      ;
; -1.302 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.041     ; 2.248      ;
; -1.302 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.249      ;
; -1.302 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.041     ; 2.248      ;
; -1.302 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.249      ;
; -1.302 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.041     ; 2.248      ;
; -1.302 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.249      ;
; -1.302 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.041     ; 2.248      ;
; -1.302 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.249      ;
; -1.302 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.041     ; 2.248      ;
; -1.302 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.249      ;
; -1.302 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.041     ; 2.248      ;
; -1.302 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.249      ;
; -1.302 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.041     ; 2.248      ;
; -1.302 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.040     ; 2.249      ;
; -1.286 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 2.237      ;
; -1.286 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 2.237      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                    ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.091 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[1] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -1.033     ; 0.975      ;
; -1.072 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[0] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -1.033     ; 0.956      ;
; -1.024 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[3] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -1.033     ; 0.908      ;
; -1.005 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[2] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -1.033     ; 0.889      ;
; -0.953 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[5] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -1.033     ; 0.837      ;
; -0.937 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[4] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -1.033     ; 0.821      ;
; -0.869 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[6] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 1.000        ; -1.033     ; 0.753      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                              ; Launch Clock                               ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.780 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.297     ; 1.410      ;
; -0.660 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.297     ; 1.290      ;
; -0.646 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.519      ;
; -0.632 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.301     ; 1.258      ;
; -0.620 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.301     ; 1.246      ;
; -0.612 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.307     ; 1.232      ;
; -0.606 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.297     ; 1.236      ;
; -0.601 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.298     ; 1.230      ;
; -0.582 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.455      ;
; -0.578 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.451      ;
; -0.574 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.297     ; 1.204      ;
; -0.569 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.298     ; 1.198      ;
; -0.545 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.297     ; 1.175      ;
; -0.545 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.297     ; 1.175      ;
; -0.524 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.297     ; 1.154      ;
; -0.516 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.309     ; 1.134      ;
; -0.514 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.387      ;
; -0.513 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.307     ; 1.133      ;
; -0.511 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.301     ; 1.137      ;
; -0.510 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.383      ;
; -0.500 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.297     ; 1.130      ;
; -0.496 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.297     ; 1.126      ;
; -0.494 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.297     ; 1.124      ;
; -0.489 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.297     ; 1.119      ;
; -0.486 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.301     ; 1.112      ;
; -0.480 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.297     ; 1.110      ;
; -0.475 ; USBBridge:isntx|DOStrobes[0]                                   ; inst7                                                                                                                ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.301     ; 1.101      ;
; -0.472 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.297     ; 1.102      ;
; -0.472 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.297     ; 1.102      ;
; -0.455 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.307     ; 1.075      ;
; -0.453 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.301     ; 1.079      ;
; -0.447 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.297     ; 1.077      ;
; -0.430 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.307     ; 1.050      ;
; -0.419 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.305     ; 1.041      ;
; -0.414 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.297     ; 1.044      ;
; -0.410 ; USBBridge:isntx|DOStrobes[0]                                   ; inst6                                                                                                                ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.302     ; 1.035      ;
; -0.407 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.280      ;
; -0.403 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.276      ;
; -0.400 ; USBBridge:isntx|DOStrobes[3]                                   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                 ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.312     ; 1.015      ;
; -0.376 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.309     ; 0.994      ;
; -0.368 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.307     ; 0.988      ;
; -0.343 ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31]       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.221     ; 1.049      ;
; -0.339 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.212      ;
; -0.338 ; USBBridge:isntx|DOStrobes[0]                                   ; inst8                                                                                                                ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.302     ; 0.963      ;
; -0.335 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.208      ;
; -0.252 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]    ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.302     ; 0.877      ;
; -0.251 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.124      ;
; -0.251 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.124      ;
; -0.251 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.124      ;
; -0.251 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.124      ;
; -0.251 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.124      ;
; -0.251 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.124      ;
; -0.251 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.124      ;
; -0.251 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.124      ;
; -0.251 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.124      ;
; -0.228 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7]          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.319      ; 2.089      ;
; -0.228 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6]          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.319      ; 2.089      ;
; -0.228 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5]          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.319      ; 2.089      ;
; -0.228 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4]          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.319      ; 2.089      ;
; -0.228 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3]          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.319      ; 2.089      ;
; -0.228 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2]          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.319      ; 2.089      ;
; -0.228 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1]          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.319      ; 2.089      ;
; -0.228 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0]          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.319      ; 2.089      ;
; -0.215 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.324      ; 2.081      ;
; -0.196 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.324      ; 2.062      ;
; -0.194 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.324      ; 2.060      ;
; -0.186 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.309     ; 0.804      ;
; -0.176 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.305     ; 0.798      ;
; -0.166 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.039      ;
; -0.165 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.330      ; 2.027      ;
; -0.157 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.307     ; 0.777      ;
; -0.157 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 2.030      ;
; -0.155 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.324      ; 2.021      ;
; -0.153 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.324      ; 2.009      ;
; -0.153 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.324      ; 2.009      ;
; -0.153 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.324      ; 2.009      ;
; -0.153 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.324      ; 2.009      ;
; -0.153 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.324      ; 2.009      ;
; -0.152 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]    ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                              ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.305     ; 0.774      ;
; -0.138 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                     ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.330      ; 2.000      ;
; -0.132 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.307     ; 0.752      ;
; -0.126 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]     ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                               ; USBBridge:isntx|USBRDn                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.307     ; 0.746      ;
; -0.122 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.985      ;
; -0.122 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.985      ;
; -0.122 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.985      ;
; -0.122 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.985      ;
; -0.122 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.985      ;
; -0.122 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.985      ;
; -0.122 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.985      ;
; -0.122 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.985      ;
; -0.122 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.985      ;
; -0.122 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.985      ;
; -0.122 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.985      ;
; -0.122 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.985      ;
; -0.122 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.985      ;
; -0.121 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                              ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.984      ;
; -0.121 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.984      ;
; -0.121 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.984      ;
; -0.121 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.984      ;
; -0.121 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                     ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                               ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.331      ; 1.984      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_25mhz'                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.381 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.540     ; 0.818      ;
; -0.290 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.541     ; 0.726      ;
; -0.287 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.541     ; 0.723      ;
; -0.276 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.541     ; 0.712      ;
; -0.265 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.540     ; 0.702      ;
; -0.255 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.540     ; 0.692      ;
; -0.241 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.286      ; 1.504      ;
; -0.235 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.298      ; 1.510      ;
; -0.229 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.541     ; 0.665      ;
; -0.227 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.544     ; 0.660      ;
; -0.205 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.540     ; 0.642      ;
; -0.203 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.541     ; 0.639      ;
; -0.195 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.541     ; 0.631      ;
; -0.180 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.289      ; 1.446      ;
; -0.180 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.289      ; 1.446      ;
; -0.180 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.289      ; 1.446      ;
; -0.180 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.289      ; 1.446      ;
; -0.180 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.289      ; 1.446      ;
; -0.180 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.289      ; 1.446      ;
; -0.180 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.289      ; 1.446      ;
; -0.180 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.289      ; 1.446      ;
; -0.180 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.289      ; 1.446      ;
; -0.180 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.289      ; 1.446      ;
; -0.166 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.365      ; 1.508      ;
; -0.166 ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.365      ; 1.508      ;
; -0.148 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.531     ; 0.594      ;
; -0.145 ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.464     ; 0.658      ;
; -0.142 ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; -0.465     ; 0.654      ;
; -0.058 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.299      ; 1.334      ;
; -0.052 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.311      ; 1.340      ;
; 0.003  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.302      ; 1.276      ;
; 0.003  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.302      ; 1.276      ;
; 0.003  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.302      ; 1.276      ;
; 0.003  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.302      ; 1.276      ;
; 0.003  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.302      ; 1.276      ;
; 0.003  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.302      ; 1.276      ;
; 0.003  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.302      ; 1.276      ;
; 0.003  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.302      ; 1.276      ;
; 0.003  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.302      ; 1.276      ;
; 0.003  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.302      ; 1.276      ;
; 0.017  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.378      ; 1.338      ;
; 0.017  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 1.000        ; 0.378      ; 1.338      ;
; 19.876 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.963      ; 2.994      ;
; 19.882 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.975      ; 3.000      ;
; 19.937 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.966      ; 2.936      ;
; 19.937 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.966      ; 2.936      ;
; 19.937 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.966      ; 2.936      ;
; 19.937 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.966      ; 2.936      ;
; 19.937 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.966      ; 2.936      ;
; 19.937 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.966      ; 2.936      ;
; 19.937 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.966      ; 2.936      ;
; 19.937 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.966      ; 2.936      ;
; 19.937 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.966      ; 2.936      ;
; 19.937 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.966      ; 2.936      ;
; 19.951 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 3.042      ; 2.998      ;
; 19.951 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 3.042      ; 2.998      ;
; 40.026 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.963      ; 2.844      ;
; 40.027 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.975      ; 2.855      ;
; 40.056 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.966      ; 2.817      ;
; 40.056 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.966      ; 2.817      ;
; 40.056 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.966      ; 2.817      ;
; 40.056 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.966      ; 2.817      ;
; 40.056 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.966      ; 2.817      ;
; 40.056 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.966      ; 2.817      ;
; 40.056 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.966      ; 2.817      ;
; 40.056 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.966      ; 2.817      ;
; 40.056 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.966      ; 2.817      ;
; 40.056 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.966      ; 2.817      ;
; 40.079 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 3.042      ; 2.870      ;
; 40.079 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 3.042      ; 2.870      ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.238 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.182      ; 0.827      ;
; -0.153 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.183      ; 0.743      ;
; -0.139 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.183      ; 0.729      ;
; -0.118 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.184      ; 0.709      ;
; -0.055 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.184      ; 0.646      ;
; -0.043 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.184      ; 0.634      ;
; -0.037 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.185      ; 0.629      ;
; 0.037  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.182      ; 0.552      ;
; 0.043  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.182      ; 0.546      ;
; 0.049  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.183      ; 0.541      ;
; 0.050  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.183      ; 0.540      ;
; 0.062  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.182      ; 0.527      ;
; 0.065  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.183      ; 0.525      ;
; 0.066  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.183      ; 0.524      ;
; 0.068  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.183      ; 0.522      ;
; 0.070  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.183      ; 0.520      ;
; 0.108  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.182      ; 0.481      ;
; 0.110  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.182      ; 0.479      ;
; 0.128  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.182      ; 0.461      ;
; 0.140  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.189      ; 0.456      ;
; 0.204  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.182      ; 0.385      ;
; 0.204  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.182      ; 0.385      ;
; 0.205  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.182      ; 0.384      ;
; 0.205  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.182      ; 0.384      ;
; 0.205  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.182      ; 0.384      ;
; 0.209  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.189      ; 0.387      ;
; 0.210  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.189      ; 0.386      ;
; 0.210  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.189      ; 0.386      ;
; 0.211  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.189      ; 0.385      ;
; 0.212  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.189      ; 0.384      ;
; 0.213  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.189      ; 0.383      ;
; 0.213  ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.189      ; 0.383      ;
+--------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                        ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.065 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.174     ; 0.748      ;
; 0.078 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.174     ; 0.735      ;
; 0.079 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.173     ; 0.735      ;
; 0.146 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.171     ; 0.670      ;
; 0.150 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.164     ; 0.673      ;
; 0.168 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.463      ; 1.887      ;
; 0.168 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.463      ; 1.887      ;
; 0.168 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.463      ; 1.887      ;
; 0.168 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.463      ; 1.887      ;
; 0.168 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.463      ; 1.887      ;
; 0.168 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.463      ; 1.887      ;
; 0.168 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.463      ; 1.887      ;
; 0.168 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.463      ; 1.887      ;
; 0.169 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.456      ; 1.879      ;
; 0.169 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.456      ; 1.879      ;
; 0.169 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.456      ; 1.879      ;
; 0.169 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.456      ; 1.879      ;
; 0.169 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.456      ; 1.879      ;
; 0.169 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.456      ; 1.879      ;
; 0.169 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.456      ; 1.879      ;
; 0.212 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.171     ; 0.604      ;
; 0.217 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.472      ; 1.847      ;
; 0.218 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.171     ; 0.598      ;
; 0.230 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.454      ; 1.816      ;
; 0.230 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.454      ; 1.816      ;
; 0.230 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.454      ; 1.816      ;
; 0.233 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.160     ; 0.594      ;
; 0.264 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.467      ; 1.795      ;
; 0.264 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.467      ; 1.795      ;
; 0.264 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.467      ; 1.795      ;
; 0.264 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.467      ; 1.795      ;
; 0.264 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.500        ; 1.467      ; 1.795      ;
; 0.297 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.164     ; 0.526      ;
; 0.358 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.171     ; 0.458      ;
; 0.365 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.164     ; 0.458      ;
; 0.365 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.171     ; 0.451      ;
; 0.365 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.171     ; 0.451      ;
; 0.366 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.164     ; 0.457      ;
; 0.366 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.171     ; 0.450      ;
; 0.370 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.164     ; 0.453      ;
; 0.371 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.164     ; 0.452      ;
; 0.371 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.164     ; 0.452      ;
; 0.373 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.164     ; 0.450      ;
; 0.373 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.164     ; 0.450      ;
; 0.374 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.164     ; 0.449      ;
; 0.374 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.164     ; 0.449      ;
; 0.374 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.164     ; 0.449      ;
; 0.374 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; -0.164     ; 0.449      ;
; 0.875 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.456      ; 1.673      ;
; 0.875 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.456      ; 1.673      ;
; 0.875 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.456      ; 1.673      ;
; 0.875 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.456      ; 1.673      ;
; 0.875 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.456      ; 1.673      ;
; 0.875 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.456      ; 1.673      ;
; 0.875 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.456      ; 1.673      ;
; 0.880 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.463      ; 1.675      ;
; 0.880 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.463      ; 1.675      ;
; 0.880 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.463      ; 1.675      ;
; 0.880 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.463      ; 1.675      ;
; 0.880 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.463      ; 1.675      ;
; 0.880 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.463      ; 1.675      ;
; 0.880 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.463      ; 1.675      ;
; 0.880 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.463      ; 1.675      ;
; 0.904 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.454      ; 1.642      ;
; 0.904 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.454      ; 1.642      ;
; 0.904 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.454      ; 1.642      ;
; 0.912 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.472      ; 1.652      ;
; 0.952 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.467      ; 1.607      ;
; 0.952 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.467      ; 1.607      ;
; 0.952 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.467      ; 1.607      ;
; 0.952 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.467      ; 1.607      ;
; 0.952 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 1.000        ; 1.467      ; 1.607      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                       ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.536 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.164      ; 2.792      ;
; -1.536 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.164      ; 2.792      ;
; -1.536 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.164      ; 2.792      ;
; -1.536 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.164      ; 2.792      ;
; -1.523 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.164      ; 2.805      ;
; -1.523 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.164      ; 2.805      ;
; -1.523 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.164      ; 2.805      ;
; -1.523 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.164      ; 2.805      ;
; -1.470 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.857      ;
; -1.470 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.857      ;
; -1.470 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.857      ;
; -1.470 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.857      ;
; -1.470 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.857      ;
; -1.470 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.857      ;
; -1.470 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.857      ;
; -1.470 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.857      ;
; -1.470 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.857      ;
; -1.470 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.857      ;
; -1.470 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.857      ;
; -1.470 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.857      ;
; -1.470 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.857      ;
; -1.470 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.857      ;
; -1.470 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.857      ;
; -1.470 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.857      ;
; -1.412 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.164      ; 2.916      ;
; -1.412 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.164      ; 2.916      ;
; -1.412 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.164      ; 2.916      ;
; -1.412 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.164      ; 2.916      ;
; -1.395 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.164      ; 2.933      ;
; -1.380 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.164      ; 2.948      ;
; -1.380 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.164      ; 2.948      ;
; -1.380 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.164      ; 2.948      ;
; -1.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.991      ;
; -1.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.991      ;
; -1.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.991      ;
; -1.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.991      ;
; -1.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.991      ;
; -1.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.991      ;
; -1.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.991      ;
; -1.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.991      ;
; -1.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.991      ;
; -1.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.991      ;
; -1.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.991      ;
; -1.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.991      ;
; -1.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.991      ;
; -1.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.991      ;
; -1.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.991      ;
; -1.336 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 4.163      ; 2.991      ;
; -0.350 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.165      ; 2.024      ;
; -0.350 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.164      ; 2.023      ;
; -0.350 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.164      ; 2.023      ;
; -0.349 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.164      ; 2.024      ;
; -0.329 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.165      ; 2.045      ;
; -0.329 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.165      ; 2.045      ;
; -0.319 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.165      ; 2.055      ;
; -0.319 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.165      ; 2.055      ;
; -0.308 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.165      ; 2.066      ;
; -0.298 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.165      ; 2.076      ;
; -0.293 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.165      ; 2.081      ;
; -0.285 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.422      ; 1.241      ;
; -0.285 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.422      ; 1.241      ;
; -0.285 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.422      ; 1.241      ;
; -0.285 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.422      ; 1.241      ;
; -0.285 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.164      ; 2.088      ;
; -0.285 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.164      ; 2.088      ;
; -0.281 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.164      ; 2.092      ;
; -0.280 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.164      ; 2.093      ;
; -0.273 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.164      ; 2.100      ;
; -0.272 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.422      ; 1.254      ;
; -0.272 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.422      ; 1.254      ;
; -0.272 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.422      ; 1.254      ;
; -0.272 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.422      ; 1.254      ;
; -0.272 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.164      ; 2.101      ;
; -0.271 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.164      ; 2.102      ;
; -0.268 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.164      ; 2.105      ;
; -0.261 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.164      ; 2.112      ;
; -0.261 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.164      ; 2.112      ;
; -0.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.164      ; 2.113      ;
; -0.258 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.164      ; 2.115      ;
; -0.257 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                   ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 2.164      ; 2.116      ;
; -0.219 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.421      ; 1.306      ;
; -0.219 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.421      ; 1.306      ;
; -0.219 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.421      ; 1.306      ;
; -0.219 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.421      ; 1.306      ;
; -0.219 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.421      ; 1.306      ;
; -0.219 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.421      ; 1.306      ;
; -0.219 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.421      ; 1.306      ;
; -0.219 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.421      ; 1.306      ;
; -0.219 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.421      ; 1.306      ;
; -0.219 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.421      ; 1.306      ;
; -0.219 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.421      ; 1.306      ;
; -0.219 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.421      ; 1.306      ;
; -0.219 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.421      ; 1.306      ;
; -0.219 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.421      ; 1.306      ;
; -0.219 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.421      ; 1.306      ;
; -0.219 ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.421      ; 1.306      ;
; -0.196 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.002      ; 0.920      ;
; -0.172 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.002      ; 0.944      ;
; -0.159 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.002      ; 0.957      ;
; -0.159 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                  ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; 1.002      ; 0.957      ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                  ; Launch Clock                               ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.772 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.124      ;
; -0.764 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.132      ;
; -0.680 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.216      ;
; -0.672 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.224      ;
; -0.656 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.240      ;
; -0.551 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.345      ;
; -0.548 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.348      ;
; -0.537 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.359      ;
; -0.510 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.386      ;
; -0.485 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.411      ;
; -0.482 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.414      ;
; -0.478 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.610      ; 1.411      ;
; -0.464 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.610      ; 1.425      ;
; -0.454 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.442      ;
; -0.451 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.610      ; 1.438      ;
; -0.447 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.610      ; 1.442      ;
; -0.444 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.452      ;
; -0.419 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.477      ;
; -0.416 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.480      ;
; -0.400 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.597      ; 1.486      ;
; -0.393 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.616      ; 1.512      ;
; -0.389 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.616      ; 1.516      ;
; -0.383 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.616      ; 1.522      ;
; -0.383 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.610      ; 1.506      ;
; -0.381 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.616      ; 1.524      ;
; -0.376 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.616      ; 1.529      ;
; -0.364 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; USBBridge:isntx|DFFE_inst33                                                                                              ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.597      ; 1.522      ;
; -0.362 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.616      ; 1.543      ;
; -0.356 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.540      ;
; -0.350 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.546      ;
; -0.348 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.610      ; 1.551      ;
; -0.348 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.610      ; 1.551      ;
; -0.348 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.610      ; 1.551      ;
; -0.348 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.610      ; 1.551      ;
; -0.348 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.610      ; 1.551      ;
; -0.346 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.560      ;
; -0.335 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.571      ;
; -0.311 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.595      ;
; -0.305 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.616      ; 1.600      ;
; -0.294 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.616      ; 1.611      ;
; -0.293 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.613      ;
; -0.293 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.613      ;
; -0.293 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.613      ;
; -0.293 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.613      ;
; -0.293 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.613      ;
; -0.293 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.613      ;
; -0.289 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.616      ; 1.616      ;
; -0.287 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.609      ;
; -0.285 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.616      ; 1.620      ;
; -0.284 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.612      ;
; -0.272 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.634      ;
; -0.270 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.636      ;
; -0.270 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.636      ;
; -0.270 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.636      ;
; -0.270 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.636      ;
; -0.270 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.636      ;
; -0.270 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.636      ;
; -0.270 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.636      ;
; -0.270 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.636      ;
; -0.270 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.636      ;
; -0.270 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.636      ;
; -0.270 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.636      ;
; -0.270 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.636      ;
; -0.270 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.636      ;
; -0.261 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.610      ; 1.628      ;
; -0.261 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.610      ; 1.628      ;
; -0.261 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.610      ; 1.628      ;
; -0.261 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.610      ; 1.628      ;
; -0.261 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_shiftreg234:inst66|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.610      ; 1.628      ;
; -0.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.646      ;
; -0.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.646      ;
; -0.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.646      ;
; -0.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.646      ;
; -0.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.646      ;
; -0.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.646      ;
; -0.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.646      ;
; -0.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.646      ;
; -0.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.646      ;
; -0.260 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.617      ; 1.646      ;
; -0.252 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.608      ; 1.635      ;
; -0.252 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.608      ; 1.635      ;
; -0.252 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.608      ; 1.635      ;
; -0.252 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.608      ; 1.635      ;
; -0.252 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.608      ; 1.635      ;
; -0.252 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.608      ; 1.635      ;
; -0.252 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.608      ; 1.635      ;
; -0.250 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[30]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.612      ; 1.651      ;
; -0.250 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[28]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.612      ; 1.651      ;
; -0.250 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[27]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.612      ; 1.651      ;
; -0.250 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[26]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.612      ; 1.651      ;
; -0.250 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[24]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.612      ; 1.651      ;
; -0.250 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[23]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.612      ; 1.651      ;
; -0.248 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[29]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.611      ; 1.652      ;
; -0.248 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[25]                                                          ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.611      ; 1.652      ;
; -0.217 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                           ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.611      ; 1.683      ;
; -0.217 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                           ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.611      ; 1.683      ;
; -0.217 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                           ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.611      ; 1.683      ;
; -0.217 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[3]                                                           ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.611      ; 1.683      ;
; -0.217 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                           ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.611      ; 1.683      ;
; -0.217 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                           ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.611      ; 1.683      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_25mhz'                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.567 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.210      ; 2.807      ;
; -0.567 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.210      ; 2.807      ;
; -0.538 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.130      ; 2.756      ;
; -0.538 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.130      ; 2.756      ;
; -0.538 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.130      ; 2.756      ;
; -0.538 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.130      ; 2.756      ;
; -0.538 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.130      ; 2.756      ;
; -0.538 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.130      ; 2.756      ;
; -0.538 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.130      ; 2.756      ;
; -0.538 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.130      ; 2.756      ;
; -0.538 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.130      ; 2.756      ;
; -0.538 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.130      ; 2.756      ;
; -0.510 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.139      ; 2.793      ;
; -0.508 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.126      ; 2.782      ;
; 0.674  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.468      ; 1.256      ;
; 0.674  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.468      ; 1.256      ;
; 0.703  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.388      ; 1.205      ;
; 0.703  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.388      ; 1.205      ;
; 0.703  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.388      ; 1.205      ;
; 0.703  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.388      ; 1.205      ;
; 0.703  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.388      ; 1.205      ;
; 0.703  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.388      ; 1.205      ;
; 0.703  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.388      ; 1.205      ;
; 0.703  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.388      ; 1.205      ;
; 0.703  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.388      ; 1.205      ;
; 0.703  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.388      ; 1.205      ;
; 0.731  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.397      ; 1.242      ;
; 0.733  ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.384      ; 1.231      ;
; 0.801  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.341     ; 0.574      ;
; 0.802  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.340     ; 0.576      ;
; 0.811  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.411     ; 0.514      ;
; 0.826  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.455      ; 1.395      ;
; 0.826  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.455      ; 1.395      ;
; 0.846  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.421     ; 0.539      ;
; 0.847  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.421     ; 0.540      ;
; 0.854  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.420     ; 0.548      ;
; 0.855  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.375      ; 1.344      ;
; 0.855  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.375      ; 1.344      ;
; 0.855  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.375      ; 1.344      ;
; 0.855  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.375      ; 1.344      ;
; 0.855  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.375      ; 1.344      ;
; 0.855  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.375      ; 1.344      ;
; 0.855  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.375      ; 1.344      ;
; 0.855  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.375      ; 1.344      ;
; 0.855  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.375      ; 1.344      ;
; 0.855  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.375      ; 1.344      ;
; 0.867  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.421     ; 0.560      ;
; 0.870  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.425     ; 0.559      ;
; 0.883  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.384      ; 1.381      ;
; 0.885  ; USBBridge:isntx|DOStrobes[1]                                 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; 0.371      ; 1.370      ;
; 0.900  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.420     ; 0.594      ;
; 0.921  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.420     ; 0.615      ;
; 0.938  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.421     ; 0.631      ;
; 0.940  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.421     ; 0.633      ;
; 0.943  ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.421     ; 0.636      ;
; 1.024  ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                            ; clk_25mhz   ; 0.000        ; -0.420     ; 0.718      ;
; 19.547 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.210      ; 2.921      ;
; 19.547 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.210      ; 2.921      ;
; 19.567 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.130      ; 2.861      ;
; 19.567 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.130      ; 2.861      ;
; 19.567 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.130      ; 2.861      ;
; 19.567 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.130      ; 2.861      ;
; 19.567 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.130      ; 2.861      ;
; 19.567 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.130      ; 2.861      ;
; 19.567 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.130      ; 2.861      ;
; 19.567 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.130      ; 2.861      ;
; 19.567 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.130      ; 2.861      ;
; 19.567 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.130      ; 2.861      ;
; 19.619 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.139      ; 2.922      ;
; 19.627 ; inst3|altpll_component|auto_generated|pll1|clk[0]            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.126      ; 2.917      ;
+--------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:isntx|USBRDn'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                         ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.325 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.688      ;
; -0.325 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.688      ;
; -0.325 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.688      ;
; -0.325 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.688      ;
; -0.325 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.688      ;
; -0.325 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.688      ;
; -0.325 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.688      ;
; -0.319 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.695      ;
; -0.305 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.709      ;
; -0.281 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.852      ; 1.735      ;
; -0.281 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.852      ; 1.735      ;
; -0.281 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.852      ; 1.735      ;
; -0.281 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.852      ; 1.735      ;
; -0.281 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.852      ; 1.735      ;
; -0.281 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.852      ; 1.735      ;
; -0.281 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.852      ; 1.735      ;
; -0.246 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[2]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.842      ; 1.760      ;
; -0.236 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[0]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.841      ; 1.769      ;
; -0.236 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[3]                                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.841      ; 1.769      ;
; -0.218 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.796      ;
; -0.218 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.796      ;
; -0.218 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.796      ;
; -0.218 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.796      ;
; -0.218 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.796      ;
; -0.218 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.796      ;
; -0.218 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.796      ;
; -0.199 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.809      ;
; -0.199 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.809      ;
; -0.199 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.809      ;
; -0.199 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.809      ;
; -0.199 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.809      ;
; -0.199 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.809      ;
; -0.199 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.809      ;
; -0.199 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.809      ;
; -0.199 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.814      ;
; -0.191 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.823      ;
; -0.191 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.823      ;
; -0.191 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.823      ;
; -0.191 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.823      ;
; -0.191 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.823      ;
; -0.191 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.823      ;
; -0.191 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.823      ;
; -0.191 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.850      ; 1.823      ;
; -0.188 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.825      ;
; -0.188 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.825      ;
; -0.182 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.851      ; 1.833      ;
; -0.182 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.851      ; 1.833      ;
; -0.141 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.872      ;
; -0.141 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.872      ;
; -0.141 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.872      ;
; -0.141 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.872      ;
; -0.141 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.872      ;
; -0.141 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.872      ;
; -0.141 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.872      ;
; -0.125 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.883      ;
; -0.125 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.883      ;
; -0.125 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.883      ;
; -0.125 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.883      ;
; -0.125 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.883      ;
; -0.125 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.883      ;
; -0.125 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.883      ;
; -0.125 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.883      ;
; -0.116 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.897      ;
; -0.116 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.897      ;
; -0.116 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.897      ;
; -0.116 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.897      ;
; -0.116 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.897      ;
; -0.116 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.849      ; 1.897      ;
; -0.112 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.896      ;
; -0.112 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.896      ;
; -0.112 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.896      ;
; -0.112 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.896      ;
; -0.112 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.896      ;
; -0.112 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.896      ;
; -0.101 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.907      ;
; -0.101 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.907      ;
; -0.101 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.907      ;
; -0.101 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.907      ;
; -0.101 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.907      ;
; -0.101 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.907      ;
; -0.101 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.907      ;
; -0.101 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.844      ; 1.907      ;
; -0.067 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.845      ; 1.942      ;
; -0.067 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.845      ; 1.942      ;
; -0.037 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.845      ; 1.972      ;
; -0.037 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.845      ; 1.972      ;
; -0.037 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.845      ; 1.972      ;
; -0.037 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.845      ; 1.972      ;
; -0.037 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.845      ; 1.972      ;
; -0.037 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.845      ; 1.972      ;
; -0.037 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.845      ; 1.972      ;
; -0.037 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.845      ; 1.972      ;
; 0.000  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.852      ; 2.016      ;
; 0.000  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.852      ; 2.016      ;
; 0.000  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.852      ; 2.016      ;
; 0.000  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.852      ; 2.016      ;
; 0.000  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.852      ; 2.016      ;
; 0.000  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.852      ; 2.016      ;
; 0.000  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.852      ; 2.016      ;
; 0.000  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.852      ; 2.016      ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                        ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.142 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.539      ; 1.606      ;
; -0.142 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.539      ; 1.606      ;
; -0.142 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.539      ; 1.606      ;
; -0.142 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.539      ; 1.606      ;
; -0.142 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.539      ; 1.606      ;
; -0.105 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.545      ; 1.649      ;
; -0.095 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.526      ; 1.640      ;
; -0.095 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.526      ; 1.640      ;
; -0.095 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.526      ; 1.640      ;
; -0.073 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.535      ; 1.671      ;
; -0.073 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.535      ; 1.671      ;
; -0.073 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.535      ; 1.671      ;
; -0.073 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.535      ; 1.671      ;
; -0.073 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.535      ; 1.671      ;
; -0.073 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.535      ; 1.671      ;
; -0.073 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.535      ; 1.671      ;
; -0.073 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.535      ; 1.671      ;
; -0.067 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.528      ; 1.670      ;
; -0.067 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.528      ; 1.670      ;
; -0.067 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.528      ; 1.670      ;
; -0.067 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.528      ; 1.670      ;
; -0.067 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.528      ; 1.670      ;
; -0.067 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.528      ; 1.670      ;
; -0.067 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; 1.528      ; 1.670      ;
; 0.310  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.016     ; 0.398      ;
; 0.310  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.016     ; 0.398      ;
; 0.310  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.016     ; 0.398      ;
; 0.310  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.016     ; 0.398      ;
; 0.311  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.016     ; 0.399      ;
; 0.311  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.016     ; 0.399      ;
; 0.311  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.016     ; 0.399      ;
; 0.313  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.016     ; 0.401      ;
; 0.313  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.016     ; 0.401      ;
; 0.315  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.016     ; 0.403      ;
; 0.317  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.016     ; 0.405      ;
; 0.317  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.023     ; 0.398      ;
; 0.319  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.023     ; 0.400      ;
; 0.319  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.023     ; 0.400      ;
; 0.325  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.023     ; 0.406      ;
; 0.372  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.016     ; 0.460      ;
; 0.404  ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.011     ; 0.497      ;
; 0.436  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.023     ; 0.517      ;
; 0.436  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.023     ; 0.517      ;
; 0.501  ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.016     ; 0.589      ;
; 0.506  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.023     ; 0.587      ;
; 0.537  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.539      ; 1.785      ;
; 0.537  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.539      ; 1.785      ;
; 0.537  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.539      ; 1.785      ;
; 0.537  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.539      ; 1.785      ;
; 0.537  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.539      ; 1.785      ;
; 0.564  ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.025     ; 0.643      ;
; 0.565  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.026     ; 0.643      ;
; 0.571  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.526      ; 1.806      ;
; 0.571  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.526      ; 1.806      ;
; 0.571  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.526      ; 1.806      ;
; 0.573  ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ; USBBridge:isntx|USBRDn                     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 0.000        ; -0.026     ; 0.651      ;
; 0.582  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.545      ; 1.836      ;
; 0.629  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.535      ; 1.873      ;
; 0.629  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.535      ; 1.873      ;
; 0.629  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.535      ; 1.873      ;
; 0.629  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.535      ; 1.873      ;
; 0.629  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.535      ; 1.873      ;
; 0.629  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.535      ; 1.873      ;
; 0.629  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.535      ; 1.873      ;
; 0.629  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.535      ; 1.873      ;
; 0.629  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.528      ; 1.866      ;
; 0.629  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.528      ; 1.866      ;
; 0.629  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.528      ; 1.866      ;
; 0.629  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.528      ; 1.866      ;
; 0.629  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.528      ; 1.866      ;
; 0.629  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.528      ; 1.866      ;
; 0.629  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; -0.500       ; 1.528      ; 1.866      ;
+--------+-------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.099 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.562      ; 0.325      ;
; 0.099 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.562      ; 0.325      ;
; 0.099 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.562      ; 0.325      ;
; 0.100 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.562      ; 0.326      ;
; 0.100 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.562      ; 0.326      ;
; 0.101 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.562      ; 0.327      ;
; 0.102 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.562      ; 0.328      ;
; 0.106 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.555      ; 0.325      ;
; 0.106 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.555      ; 0.325      ;
; 0.106 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.555      ; 0.325      ;
; 0.106 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.555      ; 0.325      ;
; 0.106 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.555      ; 0.325      ;
; 0.157 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.562      ; 0.383      ;
; 0.168 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.555      ; 0.387      ;
; 0.187 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.554      ; 0.405      ;
; 0.188 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.554      ; 0.406      ;
; 0.240 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.555      ; 0.459      ;
; 0.242 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.556      ; 0.462      ;
; 0.243 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.554      ; 0.461      ;
; 0.244 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.555      ; 0.463      ;
; 0.247 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.556      ; 0.467      ;
; 0.257 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.555      ; 0.476      ;
; 0.257 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.556      ; 0.477      ;
; 0.262 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.554      ; 0.480      ;
; 0.266 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.554      ; 0.484      ;
; 0.332 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.558      ; 0.554      ;
; 0.347 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.557      ; 0.568      ;
; 0.352 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.557      ; 0.573      ;
; 0.408 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.557      ; 0.629      ;
; 0.415 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.556      ; 0.635      ;
; 0.423 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.556      ; 0.643      ;
; 0.506 ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.555      ; 0.725      ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                    ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.143 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[6] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -0.712     ; 0.585      ;
; 1.195 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[5] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -0.712     ; 0.637      ;
; 1.208 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[4] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -0.712     ; 0.650      ;
; 1.263 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[3] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -0.712     ; 0.705      ;
; 1.274 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[2] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -0.712     ; 0.716      ;
; 1.328 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[1] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -0.712     ; 0.770      ;
; 1.340 ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[0] ; courseProject:inst5|inst39 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 0.000        ; -0.712     ; 0.782      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                    ; Launch Clock                                      ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.175 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; courseProject:inst5|inst48 ; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.435     ; 0.844      ;
; 1.357 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[27]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.674     ; 0.837      ;
; 1.361 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[30]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.674     ; 0.841      ;
; 1.371 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[26]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.674     ; 0.851      ;
; 1.437 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[24]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.674     ; 0.917      ;
; 1.477 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[29]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.673     ; 0.958      ;
; 1.510 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.667     ; 0.997      ;
; 1.524 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.667     ; 1.011      ;
; 1.597 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[28]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.674     ; 1.077      ;
; 1.662 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.667     ; 1.149      ;
; 1.681 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[23]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.674     ; 1.161      ;
; 1.720 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.667     ; 1.207      ;
; 1.791 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.667     ; 1.278      ;
; 1.815 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.667     ; 1.302      ;
; 1.823 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.667     ; 1.310      ;
; 1.900 ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[25]                                             ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.673     ; 1.381      ;
; 1.902 ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0] ; courseProject:inst5|inst48 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.667     ; 1.389      ;
+-------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'                                                                                                            ;
+--------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                    ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -0.589 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; courseProject:inst5|inst48 ; clk_25mhz    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 1.000        ; -0.596     ; 0.980      ;
+--------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.402  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.312     ; 1.017      ;
; -0.402  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.312     ; 1.017      ;
; -0.396  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.312     ; 1.011      ;
; -0.396  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.312     ; 1.011      ;
; 999.084 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.856      ;
; 999.084 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DFFE_inst33          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.856      ;
; 999.095 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DFFE_inst23          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.844      ;
; 999.095 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.844      ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'                                                                                                           ;
+--------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                   ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -0.377 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; courseProject:inst5|inst8 ; clk_25mhz    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 1.000        ; -0.421     ; 0.933      ;
+--------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'USBBridge:isntx|USBRDn'                                                                                                                                    ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.065 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; -0.035     ; 1.017      ;
; -0.060 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; -0.036     ; 1.011      ;
; 0.002  ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -0.049     ; 0.856      ;
; 0.014  ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -0.049     ; 0.844      ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'USBBridge:isntx|USBRDn'                                                                                                                                    ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; 0.276 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 0.313      ; 0.753      ;
; 0.289 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 0.312      ; 0.765      ;
; 0.754 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 0.036      ; 0.894      ;
; 0.760 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 0.037      ; 0.901      ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.601 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DFFE_inst23          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.753      ;
; 0.601 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.753      ;
; 0.614 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.765      ;
; 0.614 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DFFE_inst33          ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.765      ;
; 0.661 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.894      ;
; 0.661 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.894      ;
; 0.667 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.901      ;
; 0.667 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.901      ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'                                                                                                           ;
+-------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                   ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 1.052 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; courseProject:inst5|inst8 ; clk_25mhz    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 0.000        ; -0.329     ; 0.837      ;
+-------+---------------------------------------------+---------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'                                                                                                            ;
+-------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                    ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 1.269 ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10] ; courseProject:inst5|inst48 ; clk_25mhz    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 0.000        ; -0.511     ; 0.862      ;
+-------+---------------------------------------------+----------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'                                                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                  ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.472  ; 0.656        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.472  ; 0.656        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]'                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|inst8                                                     ;
; 0.128  ; 0.312        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; 0.129  ; 0.313        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.225  ; 0.409        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|inst8                                                     ;
; 0.308  ; 0.308        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[3]|clk                                 ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[0]|clk                                 ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[10]|clk                                ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[11]|clk                                ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[12]|clk                                ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[13]|clk                                ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[14]|clk                                ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[15]|clk                                ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[16]|clk                                ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[17]|clk                                ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[18]|clk                                ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[19]|clk                                ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[1]|clk                                 ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[20]|clk                                ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[21]|clk                                ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[22]|clk                                ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[23]|clk                                ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[2]|clk                                 ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[4]|clk                                 ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[5]|clk                                 ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[6]|clk                                 ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[7]|clk                                 ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[8]|clk                                 ;
; 0.309  ; 0.309        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst|lpm_shiftreg_component|dffs[9]|clk                                 ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst1~clkctrl|inclk[0]                                                  ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst1~clkctrl|outclk                                                    ;
; 0.369  ; 0.585        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|inst8                                                     ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst1|combout                                                           ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst1|datac                                                             ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; inst5|inst8|clk                                                               ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; 0.462  ; 0.678        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; Rise       ; courseProject:inst5|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]'                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[0]|clk                       ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[10]|clk                      ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[11]|clk                      ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[12]|clk                      ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[13]|clk                      ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[14]|clk                      ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[15]|clk                      ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[18]|clk                      ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[19]|clk                      ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[20]|clk                      ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[21]|clk                      ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[22]|clk                      ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[2]|clk                       ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[3]|clk                       ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[4]|clk                       ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[5]|clk                       ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[6]|clk                       ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[7]|clk                       ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[8]|clk                       ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[9]|clk                       ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[16]|clk                      ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[17]|clk                      ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[1]|clk                       ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst5|inst7|lpm_ff_component|dffs[23]|clk                      ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]  ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[11] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17] ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]  ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]  ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]  ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]  ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]  ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]  ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]  ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[8]  ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; courseProject:inst5|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]  ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst9|lpm_ff_component|dffs[1]~clkctrl|inclk[0]                ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst9|lpm_ff_component|dffs[1]~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst9|lpm_ff_component|dffs[1]|q                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; Rise       ; inst9|lpm_ff_component|dffs[1]|q                               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]'                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; courseProject:inst5|inst39       ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; courseProject:inst5|inst39       ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; courseProject:inst5|inst39       ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; inst5|inst39|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; inst9|lpm_ff_component|dffs[7]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; inst9|lpm_ff_component|dffs[7]|q ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; Rise       ; inst5|inst39|clk                 ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]'                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; courseProject:inst5|inst48       ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; courseProject:inst5|inst48       ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; courseProject:inst5|inst48       ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; inst5|inst48|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; inst9|lpm_ff_component|dffs[8]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; inst9|lpm_ff_component|dffs[8]|q ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; Rise       ; inst5|inst48|clk                 ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.261 ; 19.445       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11]                 ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 19.262 ; 19.446       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
; 19.341 ; 19.525       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 19.341 ; 19.525       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 19.422 ; 19.422       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.422 ; 19.422       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.441 ; 19.441       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[7]|clk                          ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[0]|clk                          ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[11]|clk                         ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[12]|clk                         ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[13]|clk                         ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[1]|clk                          ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[2]|clk                          ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[4]|clk                          ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[5]|clk                          ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[6]|clk                          ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[8]|clk                          ;
; 19.442 ; 19.442       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[9]|clk                          ;
; 19.447 ; 19.447       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.449 ; 19.449       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.466 ; 19.466       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 19.466 ; 19.466       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 19.519 ; 19.519       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[10]|clk                         ;
; 19.519 ; 19.519       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[3]|clk                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.257 ; 20.473       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 20.257 ; 20.473       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11]                 ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 20.335 ; 20.551       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
; 20.477 ; 20.477       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[10]|clk                         ;
; 20.477 ; 20.477       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[3]|clk                          ;
; 20.534 ; 20.534       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 20.534 ; 20.534       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 20.550 ; 20.550       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.553 ; 20.553       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[0]|clk                          ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[11]|clk                         ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[12]|clk                         ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[13]|clk                         ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[1]|clk                          ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[2]|clk                          ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[4]|clk                          ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[5]|clk                          ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[6]|clk                          ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[7]|clk                          ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[8]|clk                          ;
; 20.557 ; 20.557       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst9|lpm_ff_component|dffs[9]|clk                          ;
; 20.577 ; 20.577       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.577 ; 20.577       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[0]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[10]                 ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[11]                 ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[12]                 ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[13]                 ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[3]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[4]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[5]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[6]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[9]                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                   ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0]              ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1]              ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2]              ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3]              ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4]              ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5]              ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6]              ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7]              ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                   ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                   ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst65|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                  ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                  ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                  ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                  ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                  ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                  ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                  ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_shiftreg234:inst72|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; inst36                                                                                                                   ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; inst6                                                                                                                    ;
; 499.646 ; 499.862      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; inst8                                                                                                                    ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|DFFE_inst23                                                                                              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|DFFE_inst33                                                                                              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                     ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                     ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[0]              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[1]              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[2]              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[3]              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[4]              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|CT2:inst34|lpm_counter:lpm_counter_component|cntr_52k:auto_generated|counter_reg_bit[5]              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                           ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                           ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                           ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[3]                                                           ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                           ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                           ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG1:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                           ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[23]                                                          ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[24]                                                          ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[25]                                                          ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[26]                                                          ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[27]                                                          ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[28]                                                          ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[29]                                                          ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG2:inst53|lpm_ff:lpm_ff_component|dffs[30]                                                          ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                               ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                               ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[0]     ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[1]     ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[2]     ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[3]     ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[4]     ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[5]     ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[6]     ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_sij:auto_generated|counter_reg_bit[7]     ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[0] ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[1] ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[2] ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[3] ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[4] ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[5] ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_counterShift:inst76|lpm_counter:lpm_counter_component|cntr_3rj:auto_generated|counter_reg_bit[6] ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]            ;
; 499.647 ; 499.863      ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; courseProject:inst5|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10]           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; 1.911 ; 2.893 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; 1.871 ; 2.718 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; 1.743 ; 2.560 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; 1.441 ; 2.310 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; 1.911 ; 2.893 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; 1.241 ; 2.130 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; 1.193 ; 2.019 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; 1.238 ; 2.091 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; 1.360 ; 2.255 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; 3.496 ; 4.313 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; 3.554 ; 4.199 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; -0.538 ; -1.300 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; -0.596 ; -1.407 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; -0.589 ; -1.377 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; -0.630 ; -1.414 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; -0.780 ; -1.627 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; -0.544 ; -1.340 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; -0.538 ; -1.300 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; -0.551 ; -1.320 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; -0.682 ; -1.465 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; -3.140 ; -3.944 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; -3.193 ; -3.825 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                     ;
+-------------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ;       ; 2.576 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  led[1]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ;       ; 2.576 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 4.988 ; 5.172 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  usb_d[4]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 4.988 ; 5.172 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 2.707 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  led[1]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 2.707 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ;       ; 2.993 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  led[2]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ;       ; 2.993 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 6.356 ; 6.667 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  usb_d[1]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 6.356 ; 6.667 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  usb_d[5]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 5.947 ; 6.039 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 3.171 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  led[2]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 3.171 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ;       ; 2.603 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  led[7]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ;       ; 2.603 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 4.876 ; 5.161 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  usb_d[6]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 4.876 ; 5.161 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 2.765 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  led[7]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 2.765 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 5.200 ; 5.515 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[2]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 4.681 ; 5.001 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 4.346 ; 4.396 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[6]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 5.200 ; 5.515 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
; usb_d[*]    ; USBBridge:isntx|USBRDn                     ; 9.369 ; 9.378 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0]   ; USBBridge:isntx|USBRDn                     ; 8.161 ; 8.553 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1]   ; USBBridge:isntx|USBRDn                     ; 8.361 ; 8.610 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2]   ; USBBridge:isntx|USBRDn                     ; 7.948 ; 8.310 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3]   ; USBBridge:isntx|USBRDn                     ; 8.197 ; 8.712 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4]   ; USBBridge:isntx|USBRDn                     ; 7.365 ; 7.588 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5]   ; USBBridge:isntx|USBRDn                     ; 7.868 ; 8.033 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6]   ; USBBridge:isntx|USBRDn                     ; 7.212 ; 7.505 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7]   ; USBBridge:isntx|USBRDn                     ; 9.369 ; 9.378 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn                     ; 2.642 ;       ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn                     ;       ; 2.787 ; Fall       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 8.059 ; 8.205 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 6.212 ; 6.441 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 6.653 ; 6.924 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 7.713 ; 8.075 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.690 ; 5.980 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.889 ; 6.057 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.912 ; 6.093 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 6.806 ; 7.099 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 8.059 ; 8.205 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]      ; clk_25mhz                                  ; 3.968 ; 3.862 ; Rise       ; clk_25mhz                                         ;
;  led[0]     ; clk_25mhz                                  ; 3.378 ; 3.318 ; Rise       ; clk_25mhz                                         ;
;  led[3]     ; clk_25mhz                                  ; 3.509 ; 3.459 ; Rise       ; clk_25mhz                                         ;
;  led[4]     ; clk_25mhz                                  ; 3.968 ; 3.862 ; Rise       ; clk_25mhz                                         ;
;  led[5]     ; clk_25mhz                                  ; 3.465 ; 3.409 ; Rise       ; clk_25mhz                                         ;
;  led[6]     ; clk_25mhz                                  ; 3.586 ; 3.491 ; Rise       ; clk_25mhz                                         ;
; usb_d[*]    ; clk_25mhz                                  ; 7.735 ; 7.558 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                                  ; 6.024 ; 6.241 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                                  ; 6.212 ; 6.255 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                                  ; 5.563 ; 5.697 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                                  ; 5.953 ; 6.060 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                                  ; 5.731 ; 5.879 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                                  ; 5.373 ; 5.418 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                                  ; 5.999 ; 6.017 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                                  ; 7.735 ; 7.558 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; BusOut[*]   ; clk_25mhz                                  ; 4.664 ; 4.831 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[0]  ; clk_25mhz                                  ; 3.899 ; 4.042 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[1]  ; clk_25mhz                                  ; 3.808 ; 3.925 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[2]  ; clk_25mhz                                  ; 4.044 ; 4.195 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[3]  ; clk_25mhz                                  ; 3.738 ; 3.862 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[4]  ; clk_25mhz                                  ; 3.822 ; 3.961 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[5]  ; clk_25mhz                                  ; 3.970 ; 4.122 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[6]  ; clk_25mhz                                  ; 3.803 ; 3.915 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[7]  ; clk_25mhz                                  ; 3.826 ; 3.955 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[8]  ; clk_25mhz                                  ; 3.917 ; 4.061 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[9]  ; clk_25mhz                                  ; 3.764 ; 3.855 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[10] ; clk_25mhz                                  ; 4.099 ; 4.243 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[11] ; clk_25mhz                                  ; 3.800 ; 3.935 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[12] ; clk_25mhz                                  ; 4.421 ; 4.561 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[13] ; clk_25mhz                                  ; 3.746 ; 3.851 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[14] ; clk_25mhz                                  ; 4.099 ; 4.254 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[15] ; clk_25mhz                                  ; 3.606 ; 3.683 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[16] ; clk_25mhz                                  ; 3.883 ; 4.019 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[17] ; clk_25mhz                                  ; 3.726 ; 3.816 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[18] ; clk_25mhz                                  ; 3.898 ; 4.036 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[19] ; clk_25mhz                                  ; 3.481 ; 3.567 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[20] ; clk_25mhz                                  ; 3.785 ; 3.896 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[21] ; clk_25mhz                                  ; 3.794 ; 3.905 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[22] ; clk_25mhz                                  ; 3.898 ; 4.034 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[23] ; clk_25mhz                                  ; 3.712 ; 3.856 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[24] ; clk_25mhz                                  ; 3.855 ; 3.979 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[25] ; clk_25mhz                                  ; 3.569 ; 3.654 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[26] ; clk_25mhz                                  ; 3.773 ; 3.897 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[27] ; clk_25mhz                                  ; 3.832 ; 3.953 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[28] ; clk_25mhz                                  ; 3.919 ; 4.066 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[29] ; clk_25mhz                                  ; 3.924 ; 4.088 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[30] ; clk_25mhz                                  ; 4.664 ; 4.831 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[31] ; clk_25mhz                                  ; 4.126 ; 4.285 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                                  ; 7.851 ; 7.971 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                                  ; 6.052 ; 6.389 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                                  ; 6.355 ; 6.528 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                                  ; 5.464 ; 5.691 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                                  ; 5.547 ; 5.821 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                                  ; 3.955 ; 3.955 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                                  ; 7.220 ; 7.385 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                                  ; 6.533 ; 6.877 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                                  ; 7.851 ; 7.971 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr      ; clk_25mhz                                  ; 2.613 ; 2.750 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+-------------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ;       ; 2.527 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  led[1]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ;       ; 2.527 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 4.825 ; 4.997 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  usb_d[4]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 4.825 ; 4.997 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 2.650 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  led[1]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 2.650 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ;       ; 2.927 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  led[2]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ;       ; 2.927 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 5.752 ; 5.821 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  usb_d[1]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 6.114 ; 6.379 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  usb_d[5]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 5.752 ; 5.821 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 3.095 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  led[2]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 3.095 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ;       ; 2.551 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  led[7]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ;       ; 2.551 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 4.689 ; 4.929 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  usb_d[6]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 4.689 ; 4.929 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 2.705 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  led[7]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 2.705 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 4.221 ; 4.265 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[2]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 4.540 ; 4.846 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 4.221 ; 4.265 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[6]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 5.035 ; 5.318 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
; usb_d[*]    ; USBBridge:isntx|USBRDn                     ; 4.435 ; 4.554 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0]   ; USBBridge:isntx|USBRDn                     ; 5.176 ; 5.422 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1]   ; USBBridge:isntx|USBRDn                     ; 4.699 ; 4.971 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2]   ; USBBridge:isntx|USBRDn                     ; 4.521 ; 4.674 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3]   ; USBBridge:isntx|USBRDn                     ; 4.678 ; 4.858 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4]   ; USBBridge:isntx|USBRDn                     ; 4.504 ; 4.627 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5]   ; USBBridge:isntx|USBRDn                     ; 4.625 ; 4.731 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6]   ; USBBridge:isntx|USBRDn                     ; 4.435 ; 4.554 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7]   ; USBBridge:isntx|USBRDn                     ; 5.741 ; 5.605 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn                     ; 2.591 ;       ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn                     ;       ; 2.727 ; Fall       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.095 ; 5.258 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.416 ; 5.614 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.827 ; 6.068 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 6.520 ; 6.870 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.144 ; 5.321 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.095 ; 5.258 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.298 ; 5.458 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.785 ; 6.034 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 7.329 ; 7.323 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]      ; clk_25mhz                                  ; 3.300 ; 3.244 ; Rise       ; clk_25mhz                                         ;
;  led[0]     ; clk_25mhz                                  ; 3.300 ; 3.244 ; Rise       ; clk_25mhz                                         ;
;  led[3]     ; clk_25mhz                                  ; 3.424 ; 3.379 ; Rise       ; clk_25mhz                                         ;
;  led[4]     ; clk_25mhz                                  ; 3.865 ; 3.766 ; Rise       ; clk_25mhz                                         ;
;  led[5]     ; clk_25mhz                                  ; 3.383 ; 3.331 ; Rise       ; clk_25mhz                                         ;
;  led[6]     ; clk_25mhz                                  ; 3.499 ; 3.409 ; Rise       ; clk_25mhz                                         ;
; usb_d[*]    ; clk_25mhz                                  ; 3.621 ; 3.557 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                                  ; 3.631 ; 3.898 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                                  ; 4.000 ; 4.279 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                                  ; 3.734 ; 3.811 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                                  ; 3.977 ; 4.267 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                                  ; 3.649 ; 3.910 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                                  ; 3.800 ; 3.896 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                                  ; 3.621 ; 3.557 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                                  ; 5.452 ; 5.203 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; BusOut[*]   ; clk_25mhz                                  ; 3.175 ; 3.258 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[0]  ; clk_25mhz                                  ; 3.578 ; 3.717 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[1]  ; clk_25mhz                                  ; 3.489 ; 3.601 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[2]  ; clk_25mhz                                  ; 3.716 ; 3.861 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[3]  ; clk_25mhz                                  ; 3.422 ; 3.541 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[4]  ; clk_25mhz                                  ; 3.502 ; 3.637 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[5]  ; clk_25mhz                                  ; 3.645 ; 3.791 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[6]  ; clk_25mhz                                  ; 3.485 ; 3.592 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[7]  ; clk_25mhz                                  ; 3.508 ; 3.633 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[8]  ; clk_25mhz                                  ; 3.595 ; 3.735 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[9]  ; clk_25mhz                                  ; 3.448 ; 3.535 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[10] ; clk_25mhz                                  ; 3.769 ; 3.908 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[11] ; clk_25mhz                                  ; 3.481 ; 3.612 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[12] ; clk_25mhz                                  ; 4.114 ; 4.252 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[13] ; clk_25mhz                                  ; 3.430 ; 3.531 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[14] ; clk_25mhz                                  ; 3.769 ; 3.919 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[15] ; clk_25mhz                                  ; 3.296 ; 3.370 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[16] ; clk_25mhz                                  ; 3.562 ; 3.693 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[17] ; clk_25mhz                                  ; 3.411 ; 3.498 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[18] ; clk_25mhz                                  ; 3.577 ; 3.711 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[19] ; clk_25mhz                                  ; 3.175 ; 3.258 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[20] ; clk_25mhz                                  ; 3.468 ; 3.575 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[21] ; clk_25mhz                                  ; 3.475 ; 3.583 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[22] ; clk_25mhz                                  ; 3.576 ; 3.707 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[23] ; clk_25mhz                                  ; 3.399 ; 3.539 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[24] ; clk_25mhz                                  ; 3.534 ; 3.654 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[25] ; clk_25mhz                                  ; 3.260 ; 3.342 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[26] ; clk_25mhz                                  ; 3.455 ; 3.575 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[27] ; clk_25mhz                                  ; 3.513 ; 3.629 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[28] ; clk_25mhz                                  ; 3.596 ; 3.737 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[29] ; clk_25mhz                                  ; 3.602 ; 3.760 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[30] ; clk_25mhz                                  ; 4.348 ; 4.511 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[31] ; clk_25mhz                                  ; 3.795 ; 3.948 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                                  ; 2.588 ; 2.588 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                                  ; 2.897 ; 2.897 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                                  ; 2.835 ; 2.835 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                                  ; 2.835 ; 2.835 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                                  ; 2.706 ; 2.706 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                                  ; 2.609 ; 2.609 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                                  ; 2.588 ; 2.588 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                                  ; 3.016 ; 3.016 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                                  ; 2.995 ; 2.995 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr      ; clk_25mhz                                  ; 2.362 ; 2.491 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 4.949 ; 4.949 ; 5.245 ; 5.226 ;
; mode_usb_n ; usb_d[1]    ; 4.916 ; 4.916 ; 5.206 ; 5.179 ;
; mode_usb_n ; usb_d[2]    ; 4.916 ; 4.916 ; 5.206 ; 5.179 ;
; mode_usb_n ; usb_d[3]    ; 4.730 ; 4.730 ; 5.046 ; 5.027 ;
; mode_usb_n ; usb_d[4]    ; 4.612 ; 4.612 ; 4.946 ; 4.927 ;
; mode_usb_n ; usb_d[5]    ; 4.625 ; 4.625 ; 4.950 ; 4.923 ;
; mode_usb_n ; usb_d[6]    ; 5.133 ; 5.133 ; 5.396 ; 5.369 ;
; mode_usb_n ; usb_d[7]    ; 5.101 ; 5.101 ; 5.373 ; 5.346 ;
; mode_usb_n ; usb_rdn     ; 3.313 ; 3.294 ; 3.777 ; 3.777 ;
; mode_usb_n ; usb_wr      ; 3.392 ; 3.365 ; 3.831 ; 3.831 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 4.099 ; 3.967 ; 4.262 ; 4.262 ;
; mode_usb_n ; usb_d[1]    ; 4.027 ; 3.910 ; 4.200 ; 4.200 ;
; mode_usb_n ; usb_d[2]    ; 4.027 ; 3.910 ; 4.200 ; 4.200 ;
; mode_usb_n ; usb_d[3]    ; 3.888 ; 3.756 ; 4.071 ; 4.071 ;
; mode_usb_n ; usb_d[4]    ; 3.774 ; 3.642 ; 3.974 ; 3.974 ;
; mode_usb_n ; usb_d[5]    ; 3.747 ; 3.630 ; 3.953 ; 3.953 ;
; mode_usb_n ; usb_d[6]    ; 4.235 ; 4.118 ; 4.381 ; 4.381 ;
; mode_usb_n ; usb_d[7]    ; 4.204 ; 4.087 ; 4.360 ; 4.360 ;
; mode_usb_n ; usb_rdn     ; 2.408 ; 2.408 ; 3.009 ; 2.877 ;
; mode_usb_n ; usb_wr      ; 2.459 ; 2.459 ; 3.020 ; 2.903 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+----------------------------------------------------+----------+----------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+----------+----------+---------+---------------------+
; Worst-case Slack                                   ; -5.926   ; -3.098   ; -2.414   ; 0.276   ; -1.487              ;
;  RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; -1.048   ; -0.142   ; N/A      ; N/A     ; -1.487              ;
;  RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; -5.926   ; -3.098   ; -1.902   ; 1.052   ; -1.487              ;
;  RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ; -3.694   ; 1.143    ; N/A      ; N/A     ; -1.487              ;
;  RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; -5.220   ; 1.175    ; -2.414   ; 1.269   ; -1.487              ;
;  USBBridge:isntx|USBRDn                            ; -4.891   ; -0.325   ; -1.400   ; 0.276   ; -1.487              ;
;  USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -1.619   ; 0.099    ; N/A      ; N/A     ; -1.487              ;
;  clk_25mhz                                         ; -1.991   ; -0.567   ; N/A      ; N/A     ; 19.261              ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.664   ; -1.507   ; -1.902   ; 0.601   ; 499.492             ;
; Design-wide TNS                                    ; -736.59  ; -122.284 ; -14.715  ; 0.0     ; -301.513            ;
;  RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; -14.097  ; -2.153   ; N/A      ; N/A     ; -35.688             ;
;  RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; -71.619  ; -72.777  ; -1.902   ; 0.000   ; -42.775             ;
;  RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ; -3.694   ; 0.000    ; N/A      ; N/A     ; -1.487              ;
;  RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; -5.220   ; 0.000    ; -2.414   ; 0.000   ; -1.487              ;
;  USBBridge:isntx|USBRDn                            ; -456.586 ; -15.762  ; -2.797   ; 0.000   ; -172.492            ;
;  USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -28.167  ; 0.000    ; N/A      ; N/A     ; -47.584             ;
;  clk_25mhz                                         ; -24.928  ; -7.532   ; N/A      ; N/A     ; 0.000               ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; -132.652 ; -42.094  ; -7.602   ; 0.000   ; 0.000               ;
+----------------------------------------------------+----------+----------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; 4.291 ; 4.525 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; 4.051 ; 4.390 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; 3.855 ; 4.079 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; 3.457 ; 3.568 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; 4.291 ; 4.525 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; 2.709 ; 3.062 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; 2.836 ; 3.022 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; 2.829 ; 3.013 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; 3.040 ; 3.206 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; 7.319 ; 7.747 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; 7.275 ; 7.660 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; -0.538 ; -1.170 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; -0.596 ; -1.262 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; -0.589 ; -1.267 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; -0.630 ; -1.414 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; -0.780 ; -1.627 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; -0.544 ; -1.170 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; -0.538 ; -1.209 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; -0.551 ; -1.250 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; -0.682 ; -1.465 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; -3.140 ; -3.944 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; -3.193 ; -3.825 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                       ;
+-------------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ;        ; 5.336  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  led[1]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ;        ; 5.336  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 11.017 ; 10.501 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  usb_d[4]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 11.017 ; 10.501 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 5.067  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  led[1]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 5.067  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ;        ; 6.188  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  led[2]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ;        ; 6.188  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 14.647 ; 14.167 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  usb_d[1]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 14.647 ; 14.167 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  usb_d[5]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 13.395 ; 13.000 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 5.867  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  led[2]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 5.867  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ;        ; 4.966  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  led[7]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ;        ; 4.966  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 11.167 ; 10.595 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  usb_d[6]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 11.167 ; 10.595 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 4.827  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  led[7]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 4.827  ;        ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 11.978 ; 11.272 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[2]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 10.570 ; 10.160 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 9.497  ; 9.194  ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[6]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 11.978 ; 11.272 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
; usb_d[*]    ; USBBridge:isntx|USBRDn                     ; 19.780 ; 18.699 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0]   ; USBBridge:isntx|USBRDn                     ; 18.266 ; 17.216 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1]   ; USBBridge:isntx|USBRDn                     ; 18.334 ; 17.698 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2]   ; USBBridge:isntx|USBRDn                     ; 17.909 ; 17.191 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3]   ; USBBridge:isntx|USBRDn                     ; 18.709 ; 17.689 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4]   ; USBBridge:isntx|USBRDn                     ; 16.151 ; 15.590 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5]   ; USBBridge:isntx|USBRDn                     ; 17.536 ; 17.066 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6]   ; USBBridge:isntx|USBRDn                     ; 15.988 ; 15.518 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7]   ; USBBridge:isntx|USBRDn                     ; 19.780 ; 18.699 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn                     ; 5.247  ;        ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn                     ;        ; 4.989  ; Fall       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 17.133 ; 16.385 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 13.271 ; 12.782 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 14.626 ; 14.020 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 17.133 ; 16.385 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 12.358 ; 11.877 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 12.625 ; 12.088 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 12.761 ; 12.214 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 14.693 ; 14.229 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 16.747 ; 15.722 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]      ; clk_25mhz                                  ; 7.972  ; 8.307  ; Rise       ; clk_25mhz                                         ;
;  led[0]     ; clk_25mhz                                  ; 6.838  ; 7.082  ; Rise       ; clk_25mhz                                         ;
;  led[3]     ; clk_25mhz                                  ; 7.029  ; 7.275  ; Rise       ; clk_25mhz                                         ;
;  led[4]     ; clk_25mhz                                  ; 7.972  ; 8.307  ; Rise       ; clk_25mhz                                         ;
;  led[5]     ; clk_25mhz                                  ; 7.005  ; 7.243  ; Rise       ; clk_25mhz                                         ;
;  led[6]     ; clk_25mhz                                  ; 7.244  ; 7.551  ; Rise       ; clk_25mhz                                         ;
; usb_d[*]    ; clk_25mhz                                  ; 16.173 ; 15.593 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                                  ; 13.331 ; 13.040 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                                  ; 13.931 ; 13.699 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                                  ; 12.545 ; 12.224 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                                  ; 13.309 ; 12.934 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                                  ; 13.065 ; 12.475 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                                  ; 11.864 ; 11.598 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                                  ; 13.240 ; 12.984 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                                  ; 16.173 ; 15.593 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; BusOut[*]   ; clk_25mhz                                  ; 9.649  ; 9.650  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[0]  ; clk_25mhz                                  ; 8.636  ; 8.450  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[1]  ; clk_25mhz                                  ; 8.495  ; 8.241  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[2]  ; clk_25mhz                                  ; 8.970  ; 8.745  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[3]  ; clk_25mhz                                  ; 8.261  ; 8.129  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[4]  ; clk_25mhz                                  ; 8.425  ; 8.303  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[5]  ; clk_25mhz                                  ; 8.724  ; 8.546  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[6]  ; clk_25mhz                                  ; 8.470  ; 8.220  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[7]  ; clk_25mhz                                  ; 8.365  ; 8.221  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[8]  ; clk_25mhz                                  ; 8.646  ; 8.431  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[9]  ; clk_25mhz                                  ; 8.267  ; 8.070  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[10] ; clk_25mhz                                  ; 9.041  ; 8.839  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[11] ; clk_25mhz                                  ; 8.374  ; 8.270  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[12] ; clk_25mhz                                  ; 9.050  ; 9.068  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[13] ; clk_25mhz                                  ; 8.236  ; 8.035  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[14] ; clk_25mhz                                  ; 9.028  ; 8.816  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[15] ; clk_25mhz                                  ; 7.902  ; 7.754  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[16] ; clk_25mhz                                  ; 8.549  ; 8.358  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[17] ; clk_25mhz                                  ; 8.222  ; 8.013  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[18] ; clk_25mhz                                  ; 8.583  ; 8.395  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[19] ; clk_25mhz                                  ; 7.586  ; 7.486  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[20] ; clk_25mhz                                  ; 8.326  ; 8.118  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[21] ; clk_25mhz                                  ; 8.295  ; 8.215  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[22] ; clk_25mhz                                  ; 8.598  ; 8.440  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[23] ; clk_25mhz                                  ; 8.087  ; 8.035  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[24] ; clk_25mhz                                  ; 8.489  ; 8.292  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[25] ; clk_25mhz                                  ; 7.848  ; 7.706  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[26] ; clk_25mhz                                  ; 8.299  ; 8.148  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[27] ; clk_25mhz                                  ; 8.474  ; 8.247  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[28] ; clk_25mhz                                  ; 8.629  ; 8.426  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[29] ; clk_25mhz                                  ; 8.664  ; 8.466  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[30] ; clk_25mhz                                  ; 9.649  ; 9.650  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[31] ; clk_25mhz                                  ; 9.226  ; 8.919  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                                  ; 16.867 ; 15.753 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                                  ; 13.560 ; 13.182 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                                  ; 14.275 ; 13.787 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                                  ; 12.080 ; 11.823 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                                  ; 12.546 ; 12.040 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                                  ; 6.870  ; 6.870  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                                  ; 16.223 ; 15.753 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                                  ; 15.043 ; 14.261 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                                  ; 16.867 ; 15.706 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr      ; clk_25mhz                                  ; 5.616  ; 5.524  ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+--------------------------------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+-------------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ;       ; 2.527 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  led[1]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ;       ; 2.527 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 4.825 ; 4.997 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  usb_d[4]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 4.825 ; 4.997 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 2.650 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
;  led[1]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] ; 2.650 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ;       ; 2.927 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  led[2]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ;       ; 2.927 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 5.752 ; 5.821 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  usb_d[1]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 6.114 ; 6.379 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  usb_d[5]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 5.752 ; 5.821 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 3.095 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
;  led[2]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] ; 3.095 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ;       ; 2.551 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  led[7]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ;       ; 2.551 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 4.689 ; 4.929 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  usb_d[6]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 4.689 ; 4.929 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; led[*]      ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 2.705 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
;  led[7]     ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] ; 2.705 ;       ; Fall       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ;
; usb_d[*]    ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 4.221 ; 4.265 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[2]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 4.540 ; 4.846 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[3]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 4.221 ; 4.265 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
;  usb_d[6]   ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] ; 5.035 ; 5.318 ; Rise       ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ;
; usb_d[*]    ; USBBridge:isntx|USBRDn                     ; 4.435 ; 4.554 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0]   ; USBBridge:isntx|USBRDn                     ; 5.176 ; 5.422 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1]   ; USBBridge:isntx|USBRDn                     ; 4.699 ; 4.971 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2]   ; USBBridge:isntx|USBRDn                     ; 4.521 ; 4.674 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3]   ; USBBridge:isntx|USBRDn                     ; 4.678 ; 4.858 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4]   ; USBBridge:isntx|USBRDn                     ; 4.504 ; 4.627 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5]   ; USBBridge:isntx|USBRDn                     ; 4.625 ; 4.731 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6]   ; USBBridge:isntx|USBRDn                     ; 4.435 ; 4.554 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7]   ; USBBridge:isntx|USBRDn                     ; 5.741 ; 5.605 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn                     ; 2.591 ;       ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn                     ;       ; 2.727 ; Fall       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.095 ; 5.258 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.416 ; 5.614 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.827 ; 6.068 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 6.520 ; 6.870 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.144 ; 5.321 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.095 ; 5.258 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.298 ; 5.458 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 5.785 ; 6.034 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED       ; 7.329 ; 7.323 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]      ; clk_25mhz                                  ; 3.300 ; 3.244 ; Rise       ; clk_25mhz                                         ;
;  led[0]     ; clk_25mhz                                  ; 3.300 ; 3.244 ; Rise       ; clk_25mhz                                         ;
;  led[3]     ; clk_25mhz                                  ; 3.424 ; 3.379 ; Rise       ; clk_25mhz                                         ;
;  led[4]     ; clk_25mhz                                  ; 3.865 ; 3.766 ; Rise       ; clk_25mhz                                         ;
;  led[5]     ; clk_25mhz                                  ; 3.383 ; 3.331 ; Rise       ; clk_25mhz                                         ;
;  led[6]     ; clk_25mhz                                  ; 3.499 ; 3.409 ; Rise       ; clk_25mhz                                         ;
; usb_d[*]    ; clk_25mhz                                  ; 3.621 ; 3.557 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                                  ; 3.631 ; 3.898 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                                  ; 4.000 ; 4.279 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                                  ; 3.734 ; 3.811 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                                  ; 3.977 ; 4.267 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                                  ; 3.649 ; 3.910 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                                  ; 3.800 ; 3.896 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                                  ; 3.621 ; 3.557 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                                  ; 5.452 ; 5.203 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; BusOut[*]   ; clk_25mhz                                  ; 3.175 ; 3.258 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[0]  ; clk_25mhz                                  ; 3.578 ; 3.717 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[1]  ; clk_25mhz                                  ; 3.489 ; 3.601 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[2]  ; clk_25mhz                                  ; 3.716 ; 3.861 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[3]  ; clk_25mhz                                  ; 3.422 ; 3.541 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[4]  ; clk_25mhz                                  ; 3.502 ; 3.637 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[5]  ; clk_25mhz                                  ; 3.645 ; 3.791 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[6]  ; clk_25mhz                                  ; 3.485 ; 3.592 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[7]  ; clk_25mhz                                  ; 3.508 ; 3.633 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[8]  ; clk_25mhz                                  ; 3.595 ; 3.735 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[9]  ; clk_25mhz                                  ; 3.448 ; 3.535 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[10] ; clk_25mhz                                  ; 3.769 ; 3.908 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[11] ; clk_25mhz                                  ; 3.481 ; 3.612 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[12] ; clk_25mhz                                  ; 4.114 ; 4.252 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[13] ; clk_25mhz                                  ; 3.430 ; 3.531 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[14] ; clk_25mhz                                  ; 3.769 ; 3.919 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[15] ; clk_25mhz                                  ; 3.296 ; 3.370 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[16] ; clk_25mhz                                  ; 3.562 ; 3.693 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[17] ; clk_25mhz                                  ; 3.411 ; 3.498 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[18] ; clk_25mhz                                  ; 3.577 ; 3.711 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[19] ; clk_25mhz                                  ; 3.175 ; 3.258 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[20] ; clk_25mhz                                  ; 3.468 ; 3.575 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[21] ; clk_25mhz                                  ; 3.475 ; 3.583 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[22] ; clk_25mhz                                  ; 3.576 ; 3.707 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[23] ; clk_25mhz                                  ; 3.399 ; 3.539 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[24] ; clk_25mhz                                  ; 3.534 ; 3.654 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[25] ; clk_25mhz                                  ; 3.260 ; 3.342 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[26] ; clk_25mhz                                  ; 3.455 ; 3.575 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[27] ; clk_25mhz                                  ; 3.513 ; 3.629 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[28] ; clk_25mhz                                  ; 3.596 ; 3.737 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[29] ; clk_25mhz                                  ; 3.602 ; 3.760 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[30] ; clk_25mhz                                  ; 4.348 ; 4.511 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[31] ; clk_25mhz                                  ; 3.795 ; 3.948 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                                  ; 2.588 ; 2.588 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                                  ; 2.897 ; 2.897 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                                  ; 2.835 ; 2.835 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                                  ; 2.835 ; 2.835 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                                  ; 2.706 ; 2.706 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                                  ; 2.609 ; 2.609 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                                  ; 2.588 ; 2.588 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                                  ; 3.016 ; 3.016 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                                  ; 2.995 ; 2.995 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr      ; clk_25mhz                                  ; 2.362 ; 2.491 ; Fall       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+--------------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 8.414 ; 8.154 ; 8.946 ; 8.946 ;
; mode_usb_n ; usb_d[1]    ; 8.281 ; 8.041 ; 8.851 ; 8.851 ;
; mode_usb_n ; usb_d[2]    ; 8.281 ; 8.041 ; 8.851 ; 8.851 ;
; mode_usb_n ; usb_d[3]    ; 8.037 ; 7.777 ; 8.550 ; 8.550 ;
; mode_usb_n ; usb_d[4]    ; 7.740 ; 7.480 ; 8.255 ; 8.255 ;
; mode_usb_n ; usb_d[5]    ; 7.738 ; 7.498 ; 8.218 ; 8.218 ;
; mode_usb_n ; usb_d[6]    ; 8.700 ; 8.460 ; 9.313 ; 9.313 ;
; mode_usb_n ; usb_d[7]    ; 8.655 ; 8.415 ; 9.283 ; 9.283 ;
; mode_usb_n ; usb_rdn     ; 5.117 ; 5.117 ; 5.411 ; 5.151 ;
; mode_usb_n ; usb_wr      ; 5.265 ; 5.265 ; 5.478 ; 5.238 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 4.099 ; 3.967 ; 4.262 ; 4.262 ;
; mode_usb_n ; usb_d[1]    ; 4.027 ; 3.910 ; 4.200 ; 4.200 ;
; mode_usb_n ; usb_d[2]    ; 4.027 ; 3.910 ; 4.200 ; 4.200 ;
; mode_usb_n ; usb_d[3]    ; 3.888 ; 3.756 ; 4.071 ; 4.071 ;
; mode_usb_n ; usb_d[4]    ; 3.774 ; 3.642 ; 3.974 ; 3.974 ;
; mode_usb_n ; usb_d[5]    ; 3.747 ; 3.630 ; 3.953 ; 3.953 ;
; mode_usb_n ; usb_d[6]    ; 4.235 ; 4.118 ; 4.381 ; 4.381 ;
; mode_usb_n ; usb_d[7]    ; 4.204 ; 4.087 ; 4.360 ; 4.360 ;
; mode_usb_n ; usb_rdn     ; 2.408 ; 2.408 ; 3.009 ; 2.877 ;
; mode_usb_n ; usb_wr      ; 2.459 ; 2.459 ; 3.020 ; 2.903 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; usb_wr        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[31]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[30]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[29]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[28]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[27]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[26]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[25]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[24]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[23]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[22]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[21]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[20]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[19]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[18]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[17]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[16]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_rdn       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; usb_d[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; mode_usb_n              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_25mhz               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_txen                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_rxfn                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.193 V                              ; 0.217 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.193 V                             ; 0.217 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; Yes                       ; No                        ;
; BusOut[31]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; BusOut[30]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-009 s                 ; 3.48e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-009 s                ; 3.48e-009 s                ; Yes                       ; Yes                       ;
; BusOut[29]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; BusOut[28]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[27]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[26]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; BusOut[25]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[24]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[23]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; BusOut[22]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[21]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; BusOut[20]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[19]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[18]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; BusOut[17]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[16]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; BusOut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.33 V              ; -0.00215 V          ; 0.091 V                              ; 0.057 V                              ; 3.77e-009 s                 ; 3.49e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.33 V             ; -0.00215 V         ; 0.091 V                             ; 0.057 V                             ; 3.77e-009 s                ; 3.49e-009 s                ; Yes                       ; Yes                       ;
; BusOut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; BusOut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; BusOut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; BusOut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; usb_rdn       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; usb_d[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.08 V              ; -0.00512 V          ; 0.234 V                              ; 0.291 V                              ; 5.77e-009 s                 ; 4.44e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-007 V                 ; 3.08 V             ; -0.00512 V         ; 0.234 V                             ; 0.291 V                             ; 5.77e-009 s                ; 4.44e-009 s                ; Yes                       ; Yes                       ;
; usb_d[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.193 V                              ; 0.217 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.193 V                             ; 0.217 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; Yes                       ; No                        ;
; usb_d[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.193 V                              ; 0.217 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.193 V                             ; 0.217 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; Yes                       ; No                        ;
; usb_d[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; usb_d[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; usb_d[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-010 s                 ; 6.31e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-010 s                ; 6.31e-010 s                ; Yes                       ; No                        ;
; usb_d[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-010 s                 ; 6.31e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-010 s                ; 6.31e-010 s                ; Yes                       ; No                        ;
; usb_d[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.193 V                              ; 0.217 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.193 V                             ; 0.217 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; BusOut[31]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; BusOut[30]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; BusOut[29]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; BusOut[28]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[27]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[26]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; BusOut[25]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[24]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[23]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; BusOut[22]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[21]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; BusOut[20]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[19]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[18]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; BusOut[17]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[16]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; BusOut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; BusOut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; BusOut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; BusOut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; BusOut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_rdn       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; usb_d[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.48 V              ; -0.0167 V           ; 0.353 V                              ; 0.313 V                              ; 3.88e-009 s                 ; 3.06e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.48 V             ; -0.0167 V          ; 0.353 V                             ; 0.313 V                             ; 3.88e-009 s                ; 3.06e-009 s                ; No                        ; No                        ;
; usb_d[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; usb_d[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; usb_d[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; usb_d[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; usb_d[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.6 V               ; -0.128 V            ; 0.303 V                              ; 0.206 V                              ; 4.54e-010 s                 ; 4.1e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.6 V              ; -0.128 V           ; 0.303 V                             ; 0.206 V                             ; 4.54e-010 s                ; 4.1e-010 s                 ; No                        ; No                        ;
; usb_d[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.6 V               ; -0.128 V            ; 0.303 V                              ; 0.206 V                              ; 4.54e-010 s                 ; 4.1e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.6 V              ; -0.128 V           ; 0.303 V                             ; 0.206 V                             ; 4.54e-010 s                ; 4.1e-010 s                 ; No                        ; No                        ;
; usb_d[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz                                         ; 14       ; 14       ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; clk_25mhz                                         ; 42       ; 0        ; 0        ; 0        ;
; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 740      ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 4        ; 2817     ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 57       ; 56       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 56       ; 55       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 39       ; 39       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 356      ; 356      ;
; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 61       ; 0        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 2        ; 2        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; 24       ; 24       ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; 24       ; 0        ; 0        ; 0        ;
; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; 373      ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; 24       ; 24       ; 0        ; 0        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; 324      ; 0        ; 0        ; 0        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; 371      ; 24       ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; 48       ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ; 0        ; 7        ; 0        ; 0        ;
; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; 10       ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; 0        ; 26       ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn                            ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn                            ; 864      ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; 0        ; 0        ; 0        ; 32       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz                                         ; 14       ; 14       ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; clk_25mhz                                         ; 42       ; 0        ; 0        ; 0        ;
; clk_25mhz                                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 740      ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 4        ; 2817     ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 57       ; 56       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 56       ; 55       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 39       ; 39       ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 356      ; 356      ;
; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 61       ; 0        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 2        ; 2        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; 24       ; 24       ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; 24       ; 0        ; 0        ; 0        ;
; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; 373      ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; 24       ; 24       ; 0        ; 0        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; 324      ; 0        ; 0        ; 0        ;
; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; 371      ; 24       ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; 48       ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]        ; 0        ; 7        ; 0        ; 0        ;
; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; 10       ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; 0        ; 26       ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn                            ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn                            ; 864      ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; 0        ; 0        ; 0        ; 32       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 4        ;
; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; 1        ; 0        ; 0        ; 0        ;
; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; 1        ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn                            ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn                            ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 4        ;
; USBBridge:isntx|USBRDn                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]        ; 1        ; 0        ; 0        ; 0        ;
; clk_25mhz                                         ; RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]        ; 1        ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn                            ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn                            ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 141   ; 141  ;
; Unconstrained Output Ports      ; 50    ; 50   ;
; Unconstrained Output Port Paths ; 300   ; 300  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jan 14 06:10:51 2022
Info: Command: quartus_sta Laba3_3oper -c Laba3_3oper
Info: qsta_default_script.tcl version: #1
Warning: Ignored assignments for entity "test3" -- entity does not exist in design
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top was ignored
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'Laba3_3oper.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25mhz clk_25mhz
    Info: create_generated_clock -source {inst3|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst3|altpll_component|auto_generated|pll1|clk[0]} {inst3|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]
    Info: create_clock -period 1.000 -name USBBridge:isntx|USBRDn USBBridge:isntx|USBRDn
    Info: create_clock -period 1.000 -name RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]
    Info: create_clock -period 1.000 -name USBBridge:isntx|Z_ALTERA_SYNTHESIZED USBBridge:isntx|Z_ALTERA_SYNTHESIZED
    Info: create_clock -period 1.000 -name RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]
    Info: create_clock -period 1.000 -name RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.926
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.926       -71.619 RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] 
    Info:    -5.220        -5.220 RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] 
    Info:    -4.891      -456.586 USBBridge:isntx|USBRDn 
    Info:    -3.694        -3.694 RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] 
    Info:    -2.664      -132.652 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.991       -24.928 clk_25mhz 
    Info:    -1.615       -27.794 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:    -1.048       -14.097 RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] 
Info: Worst-case hold slack is -3.098
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.098       -72.777 RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] 
    Info:    -1.507       -42.094 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.467        -6.403 clk_25mhz 
    Info:    -0.122        -0.962 USBBridge:isntx|USBRDn 
    Info:    -0.048        -0.048 RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] 
    Info:     0.335         0.000 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:     2.814         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] 
    Info:     2.839         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] 
Info: Worst-case recovery slack is -2.414
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.414        -2.414 RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] 
    Info:    -1.902        -7.602 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.902        -1.902 RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] 
    Info:    -1.400        -2.797 USBBridge:isntx|USBRDn 
Info: Worst-case removal slack is 0.980
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.980         0.000 USBBridge:isntx|USBRDn 
    Info:     1.474         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:     2.359         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] 
    Info:     2.910         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.492 USBBridge:isntx|USBRDn 
    Info:    -1.487       -47.584 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:    -1.487       -37.991 RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] 
    Info:    -1.487       -35.688 RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] 
    Info:    -1.487        -1.487 RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] 
    Info:    -1.487        -1.487 RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] 
    Info:    19.653         0.000 clk_25mhz 
    Info:   499.640         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.312
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.312       -63.501 RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] 
    Info:    -4.794        -4.794 RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] 
    Info:    -4.566      -425.397 USBBridge:isntx|USBRDn 
    Info:    -3.285        -3.285 RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] 
    Info:    -2.432      -113.677 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.812       -23.647 clk_25mhz 
    Info:    -1.619       -28.167 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:    -0.936       -11.574 RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] 
Info: Worst-case hold slack is -2.873
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.873       -67.019 RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] 
    Info:    -1.416       -37.259 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.206        -2.739 clk_25mhz 
    Info:    -0.008        -0.056 USBBridge:isntx|USBRDn 
    Info:     0.080         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] 
    Info:     0.490         0.000 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:     2.568         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] 
    Info:     2.604         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] 
Info: Worst-case recovery slack is -2.163
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.163        -2.163 RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] 
    Info:    -1.664        -1.664 RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] 
    Info:    -1.620        -6.454 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.182        -2.350 USBBridge:isntx|USBRDn 
Info: Worst-case removal slack is 0.929
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.929         0.000 USBBridge:isntx|USBRDn 
    Info:     1.361         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:     2.124         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] 
    Info:     2.648         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.492 USBBridge:isntx|USBRDn 
    Info:    -1.487       -47.584 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:    -1.487       -42.775 RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] 
    Info:    -1.487       -35.688 RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] 
    Info:    -1.487        -1.487 RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] 
    Info:    -1.487        -1.487 RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] 
    Info:    19.574         0.000 clk_25mhz 
    Info:   499.492         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[7]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[1]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[8]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {RegA:inst9|lpm_ff:lpm_ff_component|dffs[2]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.023
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.023       -17.298 RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] 
    Info:    -1.780        -1.780 RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] 
    Info:    -1.531      -133.097 USBBridge:isntx|USBRDn 
    Info:    -1.091        -1.091 RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] 
    Info:    -0.780       -30.272 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.381        -3.394 clk_25mhz 
    Info:    -0.238        -0.783 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:     0.065         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] 
Info: Worst-case hold slack is -1.536
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.536       -35.756 RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] 
    Info:    -0.772       -27.214 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.567        -7.532 clk_25mhz 
    Info:    -0.325       -15.762 USBBridge:isntx|USBRDn 
    Info:    -0.142        -2.153 RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] 
    Info:     0.099         0.000 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:     1.143         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] 
    Info:     1.175         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] 
Info: Worst-case recovery slack is -0.589
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.589        -0.589 RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] 
    Info:    -0.402        -1.596 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.377        -0.377 RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] 
    Info:    -0.065        -0.125 USBBridge:isntx|USBRDn 
Info: Worst-case removal slack is 0.276
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.276         0.000 USBBridge:isntx|USBRDn 
    Info:     0.601         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.052         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] 
    Info:     1.269         0.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] 
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000      -116.000 USBBridge:isntx|USBRDn 
    Info:    -1.000       -32.000 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:    -1.000       -25.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[2] 
    Info:    -1.000       -24.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[1] 
    Info:    -1.000        -1.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[7] 
    Info:    -1.000        -1.000 RegA:inst9|lpm_ff:lpm_ff_component|dffs[8] 
    Info:    19.261         0.000 clk_25mhz 
    Info:   499.646         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 267 megabytes
    Info: Processing ended: Fri Jan 14 06:10:59 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


