{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475707830144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475707830146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 06 11:50:29 2016 " "Processing started: Thu Oct 06 11:50:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475707830146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475707830146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3vhdl -c lab3vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3vhdl -c lab3vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475707830147 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1475707830796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegment_decoder-behaviour " "Found design unit 1: sevensegment_decoder-behaviour" {  } { { "sevensegment_decoder.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/sevensegment_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831281 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevensegment_decoder " "Found entity 1: sevensegment_decoder" {  } { { "sevensegment_decoder.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/sevensegment_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475707831281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-behaviour " "Found design unit 1: fsm-behaviour" {  } { { "lab3vhdl.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/lab3vhdl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831285 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "lab3vhdl.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/lab3vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475707831285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scounter-behaviour " "Found design unit 1: scounter-behaviour" {  } { { "scounter.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/scounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831288 ""} { "Info" "ISGN_ENTITY_NAME" "1 scounter " "Found entity 1: scounter" {  } { { "scounter.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/scounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475707831288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcounter-behaviour " "Found design unit 1: bcounter-behaviour" {  } { { "bcounter.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/bcounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831291 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcounter " "Found entity 1: bcounter" {  } { { "bcounter.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/bcounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475707831291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare7s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare7s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare7s-behaviour " "Found design unit 1: compare7s-behaviour" {  } { { "compare7s.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/compare7s.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831294 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare7s " "Found entity 1: compare7s" {  } { { "compare7s.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/compare7s.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475707831294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare7n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare7n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare7n-behaviour " "Found design unit 1: compare7n-behaviour" {  } { { "compare7n.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/compare7n.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831297 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare7n " "Found entity 1: compare7n" {  } { { "compare7n.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/compare7n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475707831297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare15s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare15s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare15s-behaviour " "Found design unit 1: compare15s-behaviour" {  } { { "compare15s.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/compare15s.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831300 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare15s " "Found entity 1: compare15s" {  } { { "compare15s.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/compare15s.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475707831300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg-behaviour " "Found design unit 1: shiftreg-behaviour" {  } { { "shiftreg.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/shiftreg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831303 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/shiftreg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475707831303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplex_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplex_7seg-behaviour " "Found design unit 1: multiplex_7seg-behaviour" {  } { { "multiplex_7seg.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/multiplex_7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831306 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplex_7seg " "Found entity 1: multiplex_7seg" {  } { { "multiplex_7seg.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/multiplex_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475707831306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_register-Behaviour " "Found design unit 1: disp_register-Behaviour" {  } { { "disp_register.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/disp_register.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831310 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_register " "Found entity 1: disp_register" {  } { { "disp_register.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/disp_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475707831310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3vhdl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3vhdl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3vhdl " "Found entity 1: lab3vhdl" {  } { { "lab3vhdl.bdf" "" { Schematic "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/lab3vhdl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475707831315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475707831315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3vhdl " "Elaborating entity \"lab3vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1475707831416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex_7seg multiplex_7seg:inst10 " "Elaborating entity \"multiplex_7seg\" for hierarchy \"multiplex_7seg:inst10\"" {  } { { "lab3vhdl.bdf" "inst10" { Schematic "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/lab3vhdl.bdf" { { 272 1104 1304 352 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475707831469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_register disp_register:inst8 " "Elaborating entity \"disp_register\" for hierarchy \"disp_register:inst8\"" {  } { { "lab3vhdl.bdf" "inst8" { Schematic "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/lab3vhdl.bdf" { { 184 856 1016 296 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475707831502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst\"" {  } { { "lab3vhdl.bdf" "inst" { Schematic "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/lab3vhdl.bdf" { { -48 456 624 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475707831519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare7n compare7n:inst3 " "Elaborating entity \"compare7n\" for hierarchy \"compare7n:inst3\"" {  } { { "lab3vhdl.bdf" "inst3" { Schematic "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/lab3vhdl.bdf" { { -72 880 1064 8 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475707831540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcounter bcounter:inst6 " "Elaborating entity \"bcounter\" for hierarchy \"bcounter:inst6\"" {  } { { "lab3vhdl.bdf" "inst6" { Schematic "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/lab3vhdl.bdf" { { 208 168 352 320 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475707831561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare7s compare7s:inst4 " "Elaborating entity \"compare7s\" for hierarchy \"compare7s:inst4\"" {  } { { "lab3vhdl.bdf" "inst4" { Schematic "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/lab3vhdl.bdf" { { 8 880 1064 88 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475707831586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scounter scounter:inst5 " "Elaborating entity \"scounter\" for hierarchy \"scounter:inst5\"" {  } { { "lab3vhdl.bdf" "inst5" { Schematic "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/lab3vhdl.bdf" { { 88 168 352 200 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475707831611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare15s compare15s:inst2 " "Elaborating entity \"compare15s\" for hierarchy \"compare15s:inst2\"" {  } { { "lab3vhdl.bdf" "inst2" { Schematic "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/lab3vhdl.bdf" { { 88 880 1072 168 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475707831638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg shiftreg:inst7 " "Elaborating entity \"shiftreg\" for hierarchy \"shiftreg:inst7\"" {  } { { "lab3vhdl.bdf" "inst7" { Schematic "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/lab3vhdl.bdf" { { 160 480 688 272 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475707831664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment_decoder sevensegment_decoder:inst1 " "Elaborating entity \"sevensegment_decoder\" for hierarchy \"sevensegment_decoder:inst1\"" {  } { { "lab3vhdl.bdf" "inst1" { Schematic "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/lab3vhdl.bdf" { { 184 1088 1280 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475707831738 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk sevensegment_decoder.vhd(19) " "VHDL Process Statement warning at sevensegment_decoder.vhd(19): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegment_decoder.vhd" "" { Text "C:/Users/mark_/Documents/ELECTENG 209/209/VHDL/Lab 2 vhdl/sevensegment_decoder.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1475707831740 "|lab3vhdl|sevensegment_decoder:inst1"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "scounter:inst5\|s_count_temp_rtl_0 4 " "Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"scounter:inst5\|s_count_temp_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475707832145 ""} { "Info" "IOPT_LPM_COUNTER_INFERRED" "bcounter:inst6\|b_count_temp_rtl_0 4 " "Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"bcounter:inst6\|b_count_temp_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475707832145 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1475707832145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scounter:inst5\|lpm_counter:s_count_temp_rtl_0 " "Elaborated megafunction instantiation \"scounter:inst5\|lpm_counter:s_count_temp_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475707832321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scounter:inst5\|lpm_counter:s_count_temp_rtl_0 " "Instantiated megafunction \"scounter:inst5\|lpm_counter:s_count_temp_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475707832323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475707832323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475707832323 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475707832323 ""}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clk " "Promoted clock signal driven by pin \"clk\" to global clock signal" {  } {  } 0 280014 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "Quartus II" 0 -1 1475707832752 ""}  } {  } 0 280013 "Promoted pin-driven signal(s) to global signal" 0 0 "Quartus II" 0 -1 1475707832752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1475707833041 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1475707833041 ""} { "Info" "ICUT_CUT_TM_MCELLS" "42 " "Implemented 42 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1475707833041 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1475707833041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475707833463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 06 11:50:33 2016 " "Processing ended: Thu Oct 06 11:50:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475707833463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475707833463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475707833463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475707833463 ""}
