    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC_cy_psoc4_sar
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

; ADC_intClock
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
ADC_intClock__DIV_ID EQU 0x00000040
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
ADC_intClock__PA_DIV_ID EQU 0x000000FF

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x8000
ADC_IRQ__INTC_NUMBER EQU 15
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2C_SCB
I2C_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
I2C_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
I2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
I2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
I2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
I2C_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
I2C_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
I2C_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
I2C_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
I2C_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
I2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; I2C_SCB_IRQ
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x200
I2C_SCB_IRQ__INTC_NUMBER EQU 9
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2C_SCBCLK
I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
I2C_SCBCLK__DIV_ID EQU 0x00000041
I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF

; I2C_scl
I2C_scl__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x000000F0
I2C_scl__0__HSIOM_SHIFT EQU 4
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_TX EQU 9
I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_scl__0__MASK EQU 0x02
I2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_scl__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_scl__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_scl__0__PORT EQU 3
I2C_scl__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_scl__0__SHIFT EQU 1
I2C_scl__DR EQU CYREG_GPIO_PRT3_DR
I2C_scl__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_scl__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_scl__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_scl__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_scl__MASK EQU 0x02
I2C_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_scl__PC EQU CYREG_GPIO_PRT3_PC
I2C_scl__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_scl__PORT EQU 3
I2C_scl__PS EQU CYREG_GPIO_PRT3_PS
I2C_scl__SHIFT EQU 1

; I2C_sda
I2C_sda__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x0000000F
I2C_sda__0__HSIOM_SHIFT EQU 0
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_RX EQU 9
I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_sda__0__MASK EQU 0x01
I2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_sda__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_sda__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_sda__0__PORT EQU 3
I2C_sda__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_sda__0__SHIFT EQU 0
I2C_sda__DR EQU CYREG_GPIO_PRT3_DR
I2C_sda__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_sda__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_sda__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_sda__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_sda__MASK EQU 0x01
I2C_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_sda__PC EQU CYREG_GPIO_PRT3_PC
I2C_sda__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_sda__PORT EQU 3
I2C_sda__PS EQU CYREG_GPIO_PRT3_PS
I2C_sda__SHIFT EQU 0

; LCD_LCDPort
LCD_LCDPort__0__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_LCDPort__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__0__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__0__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__0__PORT EQU 1
LCD_LCDPort__0__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_LCDPort__1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__1__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__1__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__1__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__1__PORT EQU 1
LCD_LCDPort__1__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_LCDPort__2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__2__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__2__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__2__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__2__PORT EQU 1
LCD_LCDPort__2__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_LCDPort__3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__3__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__3__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__3__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__3__PORT EQU 1
LCD_LCDPort__3__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_LCDPort__4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__4__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__4__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__4__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__4__PORT EQU 1
LCD_LCDPort__4__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_LCDPort__5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__5__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__5__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__5__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__5__PORT EQU 1
LCD_LCDPort__5__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_LCDPort__6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__6__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__6__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__6__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__6__PORT EQU 1
LCD_LCDPort__6__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__PORT EQU 1
LCD_LCDPort__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__SHIFT EQU 0

; ble_bless_isr
ble_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ble_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ble_bless_isr__INTC_MASK EQU 0x1000
ble_bless_isr__INTC_NUMBER EQU 12
ble_bless_isr__INTC_PRIOR_MASK EQU 0xC0
ble_bless_isr__INTC_PRIOR_NUM EQU 3
ble_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ble_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ble_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ble_cy_m0s8_ble
ble_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
ble_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
ble_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
ble_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
ble_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
ble_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
ble_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
ble_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
ble_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
ble_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
ble_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
ble_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
ble_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
ble_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
ble_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
ble_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
ble_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
ble_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
ble_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
ble_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
ble_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
ble_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
ble_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
ble_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
ble_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
ble_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
ble_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
ble_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
ble_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
ble_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
ble_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
ble_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
ble_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
ble_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
ble_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
ble_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
ble_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
ble_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
ble_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
ble_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
ble_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
ble_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
ble_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
ble_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
ble_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
ble_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
ble_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
ble_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
ble_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
ble_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
ble_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
ble_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
ble_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
ble_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
ble_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
ble_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
ble_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
ble_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
ble_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
ble_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
ble_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
ble_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
ble_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
ble_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
ble_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
ble_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
ble_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
ble_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
ble_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
ble_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
ble_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
ble_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
ble_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
ble_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
ble_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
ble_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
ble_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
ble_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
ble_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
ble_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
ble_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
ble_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
ble_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
ble_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
ble_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
ble_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
ble_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
ble_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
ble_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
ble_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
ble_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
ble_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
ble_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
ble_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
ble_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
ble_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
ble_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
ble_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
ble_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
ble_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
ble_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
ble_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
ble_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
ble_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
ble_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
ble_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
ble_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
ble_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
ble_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
ble_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
ble_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
ble_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
ble_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
ble_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
ble_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
ble_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
ble_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
ble_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
ble_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
ble_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
ble_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
ble_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
ble_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
ble_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
ble_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
ble_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
ble_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
ble_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
ble_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
ble_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
ble_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
ble_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
ble_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
ble_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
ble_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
ble_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
ble_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
ble_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
ble_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
ble_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
ble_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
ble_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
ble_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
ble_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
ble_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
ble_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
ble_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
ble_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
ble_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
ble_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
ble_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
ble_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
ble_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
ble_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
ble_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
ble_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
ble_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
ble_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
ble_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
ble_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
ble_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
ble_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
ble_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
ble_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
ble_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
ble_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
ble_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
ble_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
ble_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
ble_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
ble_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
ble_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
ble_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
ble_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
ble_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
ble_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
ble_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
ble_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
ble_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
ble_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
ble_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
ble_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
ble_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
ble_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
ble_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
ble_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
ble_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
ble_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
ble_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
ble_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
ble_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
ble_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
ble_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
ble_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
ble_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
ble_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
ble_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
ble_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
ble_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
ble_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
ble_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
ble_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
ble_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
ble_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
ble_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
ble_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
ble_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
ble_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
ble_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
ble_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
ble_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
ble_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
ble_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
ble_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
ble_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
ble_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
ble_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
ble_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
ble_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
ble_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
ble_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
ble_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

; pwm_PWMUDB
pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
pwm_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
pwm_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
pwm_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
pwm_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
pwm_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
pwm_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
pwm_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
pwm_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
pwm_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
pwm_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
pwm_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
pwm_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
pwm_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
pwm_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL0
pwm_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
pwm_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
pwm_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
pwm_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
pwm_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK0
pwm_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
pwm_PWMUDB_genblk8_stsreg__0__POS EQU 0
pwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
pwm_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST0
pwm_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
pwm_PWMUDB_genblk8_stsreg__2__POS EQU 2
pwm_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
pwm_PWMUDB_genblk8_stsreg__3__POS EQU 3
pwm_PWMUDB_genblk8_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK
pwm_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
pwm_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST
pwm_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
pwm_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK0
pwm_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
pwm_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
pwm_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
pwm_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST0
pwm_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST0
pwm_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST0
pwm_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A3
pwm_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A03
pwm_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A13
pwm_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D3
pwm_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D03
pwm_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D13
pwm_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
pwm_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F3
pwm_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F03
pwm_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F13
pwm_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
pwm_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3

; blue
blue__0__DR EQU CYREG_GPIO_PRT3_DR
blue__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
blue__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
blue__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
blue__0__HSIOM_MASK EQU 0xF0000000
blue__0__HSIOM_SHIFT EQU 28
blue__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
blue__0__INTR EQU CYREG_GPIO_PRT3_INTR
blue__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
blue__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
blue__0__MASK EQU 0x80
blue__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
blue__0__OUT_SEL_SHIFT EQU 14
blue__0__OUT_SEL_VAL EQU 1
blue__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
blue__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
blue__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
blue__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
blue__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
blue__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
blue__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
blue__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
blue__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
blue__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
blue__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
blue__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
blue__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
blue__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
blue__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
blue__0__PC EQU CYREG_GPIO_PRT3_PC
blue__0__PC2 EQU CYREG_GPIO_PRT3_PC2
blue__0__PORT EQU 3
blue__0__PS EQU CYREG_GPIO_PRT3_PS
blue__0__SHIFT EQU 7
blue__DR EQU CYREG_GPIO_PRT3_DR
blue__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
blue__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
blue__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
blue__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
blue__INTR EQU CYREG_GPIO_PRT3_INTR
blue__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
blue__INTSTAT EQU CYREG_GPIO_PRT3_INTR
blue__MASK EQU 0x80
blue__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
blue__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
blue__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
blue__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
blue__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
blue__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
blue__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
blue__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
blue__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
blue__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
blue__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
blue__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
blue__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
blue__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
blue__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
blue__PC EQU CYREG_GPIO_PRT3_PC
blue__PC2 EQU CYREG_GPIO_PRT3_PC2
blue__PORT EQU 3
blue__PS EQU CYREG_GPIO_PRT3_PS
blue__SHIFT EQU 7

; debug
debug__0__DR EQU CYREG_GPIO_PRT0_DR
debug__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
debug__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
debug__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
debug__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
debug__0__HSIOM_MASK EQU 0x0000F000
debug__0__HSIOM_SHIFT EQU 12
debug__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
debug__0__INTR EQU CYREG_GPIO_PRT0_INTR
debug__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
debug__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
debug__0__MASK EQU 0x08
debug__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
debug__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
debug__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
debug__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
debug__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
debug__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
debug__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
debug__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
debug__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
debug__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
debug__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
debug__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
debug__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
debug__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
debug__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
debug__0__PC EQU CYREG_GPIO_PRT0_PC
debug__0__PC2 EQU CYREG_GPIO_PRT0_PC2
debug__0__PORT EQU 0
debug__0__PS EQU CYREG_GPIO_PRT0_PS
debug__0__SHIFT EQU 3
debug__DR EQU CYREG_GPIO_PRT0_DR
debug__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
debug__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
debug__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
debug__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
debug__INTR EQU CYREG_GPIO_PRT0_INTR
debug__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
debug__INTSTAT EQU CYREG_GPIO_PRT0_INTR
debug__MASK EQU 0x08
debug__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
debug__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
debug__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
debug__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
debug__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
debug__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
debug__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
debug__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
debug__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
debug__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
debug__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
debug__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
debug__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
debug__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
debug__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
debug__PC EQU CYREG_GPIO_PRT0_PC
debug__PC2 EQU CYREG_GPIO_PRT0_PC2
debug__PORT EQU 0
debug__PS EQU CYREG_GPIO_PRT0_PS
debug__SHIFT EQU 3

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_1__DIV_ID EQU 0x00000044
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
Clock_1__PA_DIV_ID EQU 0x000000FF

; GatePin
GatePin__0__DR EQU CYREG_GPIO_PRT0_DR
GatePin__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
GatePin__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
GatePin__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
GatePin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
GatePin__0__HSIOM_MASK EQU 0x00000F00
GatePin__0__HSIOM_SHIFT EQU 8
GatePin__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
GatePin__0__INTR EQU CYREG_GPIO_PRT0_INTR
GatePin__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
GatePin__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
GatePin__0__MASK EQU 0x04
GatePin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GatePin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GatePin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GatePin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GatePin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GatePin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GatePin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GatePin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GatePin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GatePin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GatePin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GatePin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GatePin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GatePin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GatePin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GatePin__0__PC EQU CYREG_GPIO_PRT0_PC
GatePin__0__PC2 EQU CYREG_GPIO_PRT0_PC2
GatePin__0__PORT EQU 0
GatePin__0__PS EQU CYREG_GPIO_PRT0_PS
GatePin__0__SHIFT EQU 2
GatePin__DR EQU CYREG_GPIO_PRT0_DR
GatePin__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
GatePin__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
GatePin__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
GatePin__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
GatePin__INTR EQU CYREG_GPIO_PRT0_INTR
GatePin__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
GatePin__INTSTAT EQU CYREG_GPIO_PRT0_INTR
GatePin__MASK EQU 0x04
GatePin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GatePin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GatePin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GatePin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GatePin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GatePin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GatePin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GatePin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GatePin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GatePin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GatePin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GatePin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GatePin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GatePin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GatePin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GatePin__PC EQU CYREG_GPIO_PRT0_PC
GatePin__PC2 EQU CYREG_GPIO_PRT0_PC2
GatePin__PORT EQU 0
GatePin__PS EQU CYREG_GPIO_PRT0_PS
GatePin__SHIFT EQU 2

; LED_PIN
LED_PIN__0__DR EQU CYREG_GPIO_PRT1_DR
LED_PIN__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_PIN__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_PIN__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_PIN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_PIN__0__HSIOM_MASK EQU 0xF0000000
LED_PIN__0__HSIOM_SHIFT EQU 28
LED_PIN__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_PIN__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED_PIN__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_PIN__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_PIN__0__MASK EQU 0x80
LED_PIN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_PIN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_PIN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_PIN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_PIN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_PIN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_PIN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_PIN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_PIN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_PIN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_PIN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_PIN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_PIN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_PIN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_PIN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_PIN__0__PC EQU CYREG_GPIO_PRT1_PC
LED_PIN__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_PIN__0__PORT EQU 1
LED_PIN__0__PS EQU CYREG_GPIO_PRT1_PS
LED_PIN__0__SHIFT EQU 7
LED_PIN__DR EQU CYREG_GPIO_PRT1_DR
LED_PIN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_PIN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_PIN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_PIN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_PIN__INTR EQU CYREG_GPIO_PRT1_INTR
LED_PIN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_PIN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_PIN__MASK EQU 0x80
LED_PIN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_PIN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_PIN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_PIN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_PIN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_PIN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_PIN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_PIN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_PIN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_PIN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_PIN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_PIN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_PIN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_PIN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_PIN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_PIN__PC EQU CYREG_GPIO_PRT1_PC
LED_PIN__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_PIN__PORT EQU 1
LED_PIN__PS EQU CYREG_GPIO_PRT1_PS
LED_PIN__SHIFT EQU 7

; UART_XB_rx
UART_XB_rx__0__DR EQU CYREG_GPIO_PRT0_DR
UART_XB_rx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_XB_rx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_XB_rx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_XB_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_XB_rx__0__HSIOM_GPIO EQU 0
UART_XB_rx__0__HSIOM_I2C EQU 14
UART_XB_rx__0__HSIOM_I2C_SDA EQU 14
UART_XB_rx__0__HSIOM_MASK EQU 0x0000000F
UART_XB_rx__0__HSIOM_SHIFT EQU 0
UART_XB_rx__0__HSIOM_SPI EQU 15
UART_XB_rx__0__HSIOM_SPI_MOSI EQU 15
UART_XB_rx__0__HSIOM_UART EQU 9
UART_XB_rx__0__HSIOM_UART_RX EQU 9
UART_XB_rx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_rx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UART_XB_rx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_rx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_XB_rx__0__MASK EQU 0x01
UART_XB_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_XB_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_XB_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_XB_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_XB_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_XB_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_XB_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_XB_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_XB_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_XB_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_XB_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_XB_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_XB_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_XB_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_XB_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_XB_rx__0__PC EQU CYREG_GPIO_PRT0_PC
UART_XB_rx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_XB_rx__0__PORT EQU 0
UART_XB_rx__0__PS EQU CYREG_GPIO_PRT0_PS
UART_XB_rx__0__SHIFT EQU 0
UART_XB_rx__DR EQU CYREG_GPIO_PRT0_DR
UART_XB_rx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_XB_rx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_XB_rx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_XB_rx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_rx__INTR EQU CYREG_GPIO_PRT0_INTR
UART_XB_rx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_rx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_XB_rx__MASK EQU 0x01
UART_XB_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_XB_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_XB_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_XB_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_XB_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_XB_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_XB_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_XB_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_XB_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_XB_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_XB_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_XB_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_XB_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_XB_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_XB_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_XB_rx__PC EQU CYREG_GPIO_PRT0_PC
UART_XB_rx__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_XB_rx__PORT EQU 0
UART_XB_rx__PS EQU CYREG_GPIO_PRT0_PS
UART_XB_rx__SHIFT EQU 0

; UART_XB_SCB
UART_XB_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_XB_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
UART_XB_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
UART_XB_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_XB_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_XB_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_XB_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_XB_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_XB_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_XB_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_XB_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_XB_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_XB_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_XB_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
UART_XB_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_XB_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_XB_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_XB_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_XB_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_XB_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_XB_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_XB_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_XB_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_XB_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_XB_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
UART_XB_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_XB_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_XB_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
UART_XB_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
UART_XB_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
UART_XB_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
UART_XB_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
UART_XB_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
UART_XB_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_XB_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_XB_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_XB_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_XB_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_XB_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_XB_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_XB_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_XB_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_XB_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_XB_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_XB_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_XB_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_XB_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_XB_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_XB_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_XB_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_XB_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_XB_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_XB_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_XB_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_XB_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_XB_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_XB_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_XB_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_XB_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_XB_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_XB_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_XB_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_XB_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_XB_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_XB_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_XB_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_XB_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_XB_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_XB_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_XB_SCB__SS0_POSISTION EQU 0
UART_XB_SCB__SS1_POSISTION EQU 1
UART_XB_SCB__SS2_POSISTION EQU 2
UART_XB_SCB__SS3_POSISTION EQU 3
UART_XB_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_XB_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_XB_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_XB_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_XB_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_XB_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_XB_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
UART_XB_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_XB_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_XB_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; UART_XB_SCB_IRQ
UART_XB_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_XB_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_XB_SCB_IRQ__INTC_MASK EQU 0x400
UART_XB_SCB_IRQ__INTC_NUMBER EQU 10
UART_XB_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
UART_XB_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_XB_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_XB_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_XB_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UART_XB_SCBCLK
UART_XB_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
UART_XB_SCBCLK__DIV_ID EQU 0x00000042
UART_XB_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
UART_XB_SCBCLK__PA_DIV_ID EQU 0x000000FF

; UART_XB_tx
UART_XB_tx__0__DR EQU CYREG_GPIO_PRT0_DR
UART_XB_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_XB_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_XB_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_XB_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_XB_tx__0__HSIOM_GPIO EQU 0
UART_XB_tx__0__HSIOM_I2C EQU 14
UART_XB_tx__0__HSIOM_I2C_SCL EQU 14
UART_XB_tx__0__HSIOM_MASK EQU 0x000000F0
UART_XB_tx__0__HSIOM_SHIFT EQU 4
UART_XB_tx__0__HSIOM_SPI EQU 15
UART_XB_tx__0__HSIOM_SPI_MISO EQU 15
UART_XB_tx__0__HSIOM_UART EQU 9
UART_XB_tx__0__HSIOM_UART_TX EQU 9
UART_XB_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UART_XB_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_XB_tx__0__MASK EQU 0x02
UART_XB_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
UART_XB_tx__0__OUT_SEL_SHIFT EQU 2
UART_XB_tx__0__OUT_SEL_VAL EQU -1
UART_XB_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_XB_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_XB_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_XB_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_XB_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_XB_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_XB_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_XB_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_XB_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_XB_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_XB_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_XB_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_XB_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_XB_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_XB_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_XB_tx__0__PC EQU CYREG_GPIO_PRT0_PC
UART_XB_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_XB_tx__0__PORT EQU 0
UART_XB_tx__0__PS EQU CYREG_GPIO_PRT0_PS
UART_XB_tx__0__SHIFT EQU 1
UART_XB_tx__DR EQU CYREG_GPIO_PRT0_DR
UART_XB_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_XB_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_XB_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_XB_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_tx__INTR EQU CYREG_GPIO_PRT0_INTR
UART_XB_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_XB_tx__MASK EQU 0x02
UART_XB_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_XB_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_XB_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_XB_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_XB_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_XB_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_XB_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_XB_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_XB_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_XB_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_XB_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_XB_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_XB_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_XB_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_XB_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_XB_tx__PC EQU CYREG_GPIO_PRT0_PC
UART_XB_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_XB_tx__PORT EQU 0
UART_XB_tx__PS EQU CYREG_GPIO_PRT0_PS
UART_XB_tx__SHIFT EQU 1

; voltage
voltage__0__DR EQU CYREG_GPIO_PRT3_DR
voltage__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
voltage__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
voltage__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
voltage__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
voltage__0__HSIOM_MASK EQU 0x00000F00
voltage__0__HSIOM_SHIFT EQU 8
voltage__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
voltage__0__INTR EQU CYREG_GPIO_PRT3_INTR
voltage__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
voltage__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
voltage__0__MASK EQU 0x04
voltage__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
voltage__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
voltage__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
voltage__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
voltage__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
voltage__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
voltage__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
voltage__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
voltage__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
voltage__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
voltage__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
voltage__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
voltage__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
voltage__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
voltage__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
voltage__0__PC EQU CYREG_GPIO_PRT3_PC
voltage__0__PC2 EQU CYREG_GPIO_PRT3_PC2
voltage__0__PORT EQU 3
voltage__0__PS EQU CYREG_GPIO_PRT3_PS
voltage__0__SHIFT EQU 2
voltage__DR EQU CYREG_GPIO_PRT3_DR
voltage__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
voltage__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
voltage__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
voltage__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
voltage__INTR EQU CYREG_GPIO_PRT3_INTR
voltage__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
voltage__INTSTAT EQU CYREG_GPIO_PRT3_INTR
voltage__MASK EQU 0x04
voltage__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
voltage__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
voltage__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
voltage__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
voltage__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
voltage__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
voltage__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
voltage__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
voltage__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
voltage__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
voltage__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
voltage__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
voltage__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
voltage__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
voltage__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
voltage__PC EQU CYREG_GPIO_PRT3_PC
voltage__PC2 EQU CYREG_GPIO_PRT3_PC2
voltage__PORT EQU 3
voltage__PS EQU CYREG_GPIO_PRT3_PS
voltage__SHIFT EQU 2

; AppDelay_TimerUDB
AppDelay_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
AppDelay_TimerUDB_rstSts_stsreg__0__POS EQU 0
AppDelay_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
AppDelay_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
AppDelay_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
AppDelay_TimerUDB_rstSts_stsreg__2__POS EQU 2
AppDelay_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
AppDelay_TimerUDB_rstSts_stsreg__3__POS EQU 3
AppDelay_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
AppDelay_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK1
AppDelay_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
AppDelay_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST1
AppDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
AppDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
AppDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
AppDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
AppDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
AppDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL3
AppDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
AppDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
AppDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
AppDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
AppDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK3
AppDelay_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
AppDelay_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
AppDelay_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
AppDelay_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
AppDelay_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
AppDelay_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
AppDelay_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
AppDelay_TimerUDB_sT24_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
AppDelay_TimerUDB_sT24_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
AppDelay_TimerUDB_sT24_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
AppDelay_TimerUDB_sT24_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
AppDelay_TimerUDB_sT24_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
AppDelay_TimerUDB_sT24_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
AppDelay_TimerUDB_sT24_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
AppDelay_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
AppDelay_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A00
AppDelay_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A10
AppDelay_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
AppDelay_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D00
AppDelay_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D10
AppDelay_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
AppDelay_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
AppDelay_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F00
AppDelay_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F10
AppDelay_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
AppDelay_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
AppDelay_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A01
AppDelay_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A11
AppDelay_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D01
AppDelay_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D11
AppDelay_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
AppDelay_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F01
AppDelay_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F11
AppDelay_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A1
AppDelay_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A01
AppDelay_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A11
AppDelay_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D1
AppDelay_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D01
AppDelay_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D11
AppDelay_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
AppDelay_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F1
AppDelay_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F01
AppDelay_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F11
AppDelay_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A02
AppDelay_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A12
AppDelay_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D02
AppDelay_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D12
AppDelay_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
AppDelay_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F02
AppDelay_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F12
AppDelay_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A2
AppDelay_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_UDB_W8_A02
AppDelay_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_UDB_W8_A12
AppDelay_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D2
AppDelay_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_UDB_W8_D02
AppDelay_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_UDB_W8_D12
AppDelay_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
AppDelay_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F2
AppDelay_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_UDB_W8_F02
AppDelay_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_UDB_W8_F12

; GATE_INT
GATE_INT__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
GATE_INT__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
GATE_INT__INTC_MASK EQU 0x02
GATE_INT__INTC_NUMBER EQU 1
GATE_INT__INTC_PRIOR_MASK EQU 0xC000
GATE_INT__INTC_PRIOR_NUM EQU 3
GATE_INT__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
GATE_INT__INTC_SET_EN_REG EQU CYREG_CM0_ISER
GATE_INT__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SDinsert
SDinsert__0__DR EQU CYREG_GPIO_PRT2_DR
SDinsert__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SDinsert__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SDinsert__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SDinsert__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SDinsert__0__HSIOM_MASK EQU 0x000F0000
SDinsert__0__HSIOM_SHIFT EQU 16
SDinsert__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SDinsert__0__INTR EQU CYREG_GPIO_PRT2_INTR
SDinsert__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SDinsert__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SDinsert__0__MASK EQU 0x10
SDinsert__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SDinsert__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SDinsert__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SDinsert__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SDinsert__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SDinsert__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SDinsert__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SDinsert__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SDinsert__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SDinsert__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SDinsert__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SDinsert__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SDinsert__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SDinsert__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SDinsert__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SDinsert__0__PC EQU CYREG_GPIO_PRT2_PC
SDinsert__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SDinsert__0__PORT EQU 2
SDinsert__0__PS EQU CYREG_GPIO_PRT2_PS
SDinsert__0__SHIFT EQU 4
SDinsert__DR EQU CYREG_GPIO_PRT2_DR
SDinsert__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SDinsert__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SDinsert__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SDinsert__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SDinsert__INTR EQU CYREG_GPIO_PRT2_INTR
SDinsert__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SDinsert__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SDinsert__MASK EQU 0x10
SDinsert__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SDinsert__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SDinsert__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SDinsert__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SDinsert__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SDinsert__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SDinsert__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SDinsert__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SDinsert__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SDinsert__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SDinsert__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SDinsert__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SDinsert__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SDinsert__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SDinsert__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SDinsert__PC EQU CYREG_GPIO_PRT2_PC
SDinsert__PC2 EQU CYREG_GPIO_PRT2_PC2
SDinsert__PORT EQU 2
SDinsert__PS EQU CYREG_GPIO_PRT2_PS
SDinsert__SHIFT EQU 4

; debugntp
debugntp__0__DR EQU CYREG_GPIO_PRT0_DR
debugntp__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
debugntp__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
debugntp__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
debugntp__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
debugntp__0__HSIOM_MASK EQU 0x000F0000
debugntp__0__HSIOM_SHIFT EQU 16
debugntp__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
debugntp__0__INTR EQU CYREG_GPIO_PRT0_INTR
debugntp__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
debugntp__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
debugntp__0__MASK EQU 0x10
debugntp__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
debugntp__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
debugntp__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
debugntp__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
debugntp__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
debugntp__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
debugntp__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
debugntp__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
debugntp__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
debugntp__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
debugntp__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
debugntp__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
debugntp__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
debugntp__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
debugntp__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
debugntp__0__PC EQU CYREG_GPIO_PRT0_PC
debugntp__0__PC2 EQU CYREG_GPIO_PRT0_PC2
debugntp__0__PORT EQU 0
debugntp__0__PS EQU CYREG_GPIO_PRT0_PS
debugntp__0__SHIFT EQU 4
debugntp__DR EQU CYREG_GPIO_PRT0_DR
debugntp__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
debugntp__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
debugntp__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
debugntp__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
debugntp__INTR EQU CYREG_GPIO_PRT0_INTR
debugntp__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
debugntp__INTSTAT EQU CYREG_GPIO_PRT0_INTR
debugntp__MASK EQU 0x10
debugntp__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
debugntp__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
debugntp__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
debugntp__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
debugntp__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
debugntp__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
debugntp__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
debugntp__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
debugntp__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
debugntp__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
debugntp__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
debugntp__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
debugntp__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
debugntp__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
debugntp__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
debugntp__PC EQU CYREG_GPIO_PRT0_PC
debugntp__PC2 EQU CYREG_GPIO_PRT0_PC2
debugntp__PORT EQU 0
debugntp__PS EQU CYREG_GPIO_PRT0_PS
debugntp__SHIFT EQU 4

; Timer_LED_cy_m0s8_tcpwm_1
Timer_LED_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_LED_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_LED_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_LED_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_LED_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_LED_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_LED_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_LED_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_LED_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_LED_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_LED_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_LED_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_LED_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_LED_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; timer_clock
timer_clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
timer_clock__DIV_ID EQU 0x00000043
timer_clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
timer_clock__PA_DIV_ID EQU 0x000000FF

; SwSPI_Master_SPIInPort
SwSPI_Master_SPIInPort__0__DR EQU CYREG_GPIO_PRT2_DR
SwSPI_Master_SPIInPort__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SwSPI_Master_SPIInPort__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SwSPI_Master_SPIInPort__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SwSPI_Master_SPIInPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SwSPI_Master_SPIInPort__0__HSIOM_MASK EQU 0x0000F000
SwSPI_Master_SPIInPort__0__HSIOM_SHIFT EQU 12
SwSPI_Master_SPIInPort__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_SPIInPort__0__INTR EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_SPIInPort__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_SPIInPort__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_SPIInPort__0__MASK EQU 0x08
SwSPI_Master_SPIInPort__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SwSPI_Master_SPIInPort__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SwSPI_Master_SPIInPort__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SwSPI_Master_SPIInPort__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SwSPI_Master_SPIInPort__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SwSPI_Master_SPIInPort__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SwSPI_Master_SPIInPort__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SwSPI_Master_SPIInPort__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SwSPI_Master_SPIInPort__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SwSPI_Master_SPIInPort__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SwSPI_Master_SPIInPort__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SwSPI_Master_SPIInPort__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SwSPI_Master_SPIInPort__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SwSPI_Master_SPIInPort__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SwSPI_Master_SPIInPort__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SwSPI_Master_SPIInPort__0__PC EQU CYREG_GPIO_PRT2_PC
SwSPI_Master_SPIInPort__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SwSPI_Master_SPIInPort__0__PORT EQU 2
SwSPI_Master_SPIInPort__0__PS EQU CYREG_GPIO_PRT2_PS
SwSPI_Master_SPIInPort__0__SHIFT EQU 3
SwSPI_Master_SPIInPort__DR EQU CYREG_GPIO_PRT2_DR
SwSPI_Master_SPIInPort__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SwSPI_Master_SPIInPort__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SwSPI_Master_SPIInPort__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SwSPI_Master_SPIInPort__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_SPIInPort__INTR EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_SPIInPort__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_SPIInPort__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_SPIInPort__MASK EQU 0x08
SwSPI_Master_SPIInPort__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SwSPI_Master_SPIInPort__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SwSPI_Master_SPIInPort__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SwSPI_Master_SPIInPort__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SwSPI_Master_SPIInPort__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SwSPI_Master_SPIInPort__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SwSPI_Master_SPIInPort__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SwSPI_Master_SPIInPort__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SwSPI_Master_SPIInPort__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SwSPI_Master_SPIInPort__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SwSPI_Master_SPIInPort__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SwSPI_Master_SPIInPort__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SwSPI_Master_SPIInPort__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SwSPI_Master_SPIInPort__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SwSPI_Master_SPIInPort__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SwSPI_Master_SPIInPort__PC EQU CYREG_GPIO_PRT2_PC
SwSPI_Master_SPIInPort__PC2 EQU CYREG_GPIO_PRT2_PC2
SwSPI_Master_SPIInPort__PORT EQU 2
SwSPI_Master_SPIInPort__PS EQU CYREG_GPIO_PRT2_PS
SwSPI_Master_SPIInPort__SHIFT EQU 3

; SwSPI_Master_SPIOutPort
SwSPI_Master_SPIOutPort__0__DR EQU CYREG_GPIO_PRT2_DR
SwSPI_Master_SPIOutPort__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SwSPI_Master_SPIOutPort__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SwSPI_Master_SPIOutPort__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SwSPI_Master_SPIOutPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SwSPI_Master_SPIOutPort__0__HSIOM_MASK EQU 0x0000000F
SwSPI_Master_SPIOutPort__0__HSIOM_SHIFT EQU 0
SwSPI_Master_SPIOutPort__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_SPIOutPort__0__INTR EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_SPIOutPort__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_SPIOutPort__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_SPIOutPort__0__MASK EQU 0x01
SwSPI_Master_SPIOutPort__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SwSPI_Master_SPIOutPort__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SwSPI_Master_SPIOutPort__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SwSPI_Master_SPIOutPort__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SwSPI_Master_SPIOutPort__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SwSPI_Master_SPIOutPort__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SwSPI_Master_SPIOutPort__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SwSPI_Master_SPIOutPort__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SwSPI_Master_SPIOutPort__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SwSPI_Master_SPIOutPort__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SwSPI_Master_SPIOutPort__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SwSPI_Master_SPIOutPort__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SwSPI_Master_SPIOutPort__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SwSPI_Master_SPIOutPort__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SwSPI_Master_SPIOutPort__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SwSPI_Master_SPIOutPort__0__PC EQU CYREG_GPIO_PRT2_PC
SwSPI_Master_SPIOutPort__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SwSPI_Master_SPIOutPort__0__PORT EQU 2
SwSPI_Master_SPIOutPort__0__PS EQU CYREG_GPIO_PRT2_PS
SwSPI_Master_SPIOutPort__0__SHIFT EQU 0
SwSPI_Master_SPIOutPort__1__DR EQU CYREG_GPIO_PRT2_DR
SwSPI_Master_SPIOutPort__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SwSPI_Master_SPIOutPort__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SwSPI_Master_SPIOutPort__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SwSPI_Master_SPIOutPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SwSPI_Master_SPIOutPort__1__HSIOM_MASK EQU 0x000000F0
SwSPI_Master_SPIOutPort__1__HSIOM_SHIFT EQU 4
SwSPI_Master_SPIOutPort__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_SPIOutPort__1__INTR EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_SPIOutPort__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_SPIOutPort__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_SPIOutPort__1__MASK EQU 0x02
SwSPI_Master_SPIOutPort__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SwSPI_Master_SPIOutPort__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SwSPI_Master_SPIOutPort__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SwSPI_Master_SPIOutPort__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SwSPI_Master_SPIOutPort__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SwSPI_Master_SPIOutPort__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SwSPI_Master_SPIOutPort__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SwSPI_Master_SPIOutPort__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SwSPI_Master_SPIOutPort__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SwSPI_Master_SPIOutPort__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SwSPI_Master_SPIOutPort__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SwSPI_Master_SPIOutPort__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SwSPI_Master_SPIOutPort__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SwSPI_Master_SPIOutPort__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SwSPI_Master_SPIOutPort__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SwSPI_Master_SPIOutPort__1__PC EQU CYREG_GPIO_PRT2_PC
SwSPI_Master_SPIOutPort__1__PC2 EQU CYREG_GPIO_PRT2_PC2
SwSPI_Master_SPIOutPort__1__PORT EQU 2
SwSPI_Master_SPIOutPort__1__PS EQU CYREG_GPIO_PRT2_PS
SwSPI_Master_SPIOutPort__1__SHIFT EQU 1
SwSPI_Master_SPIOutPort__2__DR EQU CYREG_GPIO_PRT2_DR
SwSPI_Master_SPIOutPort__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SwSPI_Master_SPIOutPort__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SwSPI_Master_SPIOutPort__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SwSPI_Master_SPIOutPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SwSPI_Master_SPIOutPort__2__HSIOM_MASK EQU 0x00000F00
SwSPI_Master_SPIOutPort__2__HSIOM_SHIFT EQU 8
SwSPI_Master_SPIOutPort__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_SPIOutPort__2__INTR EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_SPIOutPort__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_SPIOutPort__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_SPIOutPort__2__MASK EQU 0x04
SwSPI_Master_SPIOutPort__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SwSPI_Master_SPIOutPort__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SwSPI_Master_SPIOutPort__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SwSPI_Master_SPIOutPort__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SwSPI_Master_SPIOutPort__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SwSPI_Master_SPIOutPort__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SwSPI_Master_SPIOutPort__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SwSPI_Master_SPIOutPort__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SwSPI_Master_SPIOutPort__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SwSPI_Master_SPIOutPort__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SwSPI_Master_SPIOutPort__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SwSPI_Master_SPIOutPort__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SwSPI_Master_SPIOutPort__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SwSPI_Master_SPIOutPort__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SwSPI_Master_SPIOutPort__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SwSPI_Master_SPIOutPort__2__PC EQU CYREG_GPIO_PRT2_PC
SwSPI_Master_SPIOutPort__2__PC2 EQU CYREG_GPIO_PRT2_PC2
SwSPI_Master_SPIOutPort__2__PORT EQU 2
SwSPI_Master_SPIOutPort__2__PS EQU CYREG_GPIO_PRT2_PS
SwSPI_Master_SPIOutPort__2__SHIFT EQU 2
SwSPI_Master_SPIOutPort__DR EQU CYREG_GPIO_PRT2_DR
SwSPI_Master_SPIOutPort__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SwSPI_Master_SPIOutPort__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SwSPI_Master_SPIOutPort__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SwSPI_Master_SPIOutPort__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_SPIOutPort__INTR EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_SPIOutPort__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SwSPI_Master_SPIOutPort__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SwSPI_Master_SPIOutPort__MASK EQU 0x07
SwSPI_Master_SPIOutPort__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SwSPI_Master_SPIOutPort__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SwSPI_Master_SPIOutPort__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SwSPI_Master_SPIOutPort__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SwSPI_Master_SPIOutPort__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SwSPI_Master_SPIOutPort__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SwSPI_Master_SPIOutPort__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SwSPI_Master_SPIOutPort__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SwSPI_Master_SPIOutPort__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SwSPI_Master_SPIOutPort__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SwSPI_Master_SPIOutPort__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SwSPI_Master_SPIOutPort__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SwSPI_Master_SPIOutPort__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SwSPI_Master_SPIOutPort__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SwSPI_Master_SPIOutPort__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SwSPI_Master_SPIOutPort__PC EQU CYREG_GPIO_PRT2_PC
SwSPI_Master_SPIOutPort__PC2 EQU CYREG_GPIO_PRT2_PC2
SwSPI_Master_SPIOutPort__PORT EQU 2
SwSPI_Master_SPIOutPort__PS EQU CYREG_GPIO_PRT2_PS
SwSPI_Master_SPIOutPort__SHIFT EQU 0

; Int_Timer_Led
Int_Timer_Led__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Int_Timer_Led__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Int_Timer_Led__INTC_MASK EQU 0x20000
Int_Timer_Led__INTC_NUMBER EQU 17
Int_Timer_Led__INTC_PRIOR_MASK EQU 0xC000
Int_Timer_Led__INTC_PRIOR_NUM EQU 3
Int_Timer_Led__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Int_Timer_Led__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Int_Timer_Led__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYDEV_WDT0_DIV EQU 33
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
