// Seed: 1799726245
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input uwire id_3
    , id_15,
    input wire id_4,
    input wand id_5,
    input wire id_6,
    output supply1 id_7,
    input supply0 id_8#(
        .id_16(1),
        .id_17(1)
    ),
    output wor id_9,
    input tri1 id_10,
    input supply0 id_11,
    input wand id_12,
    output wand id_13
);
  logic id_18;
endmodule
module module_1 #(
    parameter id_4 = 32'd84
) (
    output wor id_0,
    input tri id_1,
    input supply1 id_2
);
  assign id_0 = 1'b0;
  assign id_0 = -1;
  wire _id_4;
  assign id_0 = id_1;
  assign id_4 = id_2;
  wire [1 : id_4] id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_0
  );
endmodule
