Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Aug  1 15:33:10 2020
| Host         : DESKTOP-INU8CPO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ADC_Demo_control_sets_placed.rpt
| Design       : ADC_Demo
| Device       : xc7s15
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             278 |           52 |
| No           | No                    | Yes                    |              14 |            3 |
| No           | Yes                   | No                     |             148 |           23 |
| Yes          | No                    | No                     |             208 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                   Enable Signal                   |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|  Signal_Pulse                                  |                                                   | Driver_ADC0/Freq_Cal0/Delta_Clear_Flag                                        |                1 |              2 |
|  clk_10/inst/clk_out1                          |                                                   | rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              4 |
|  clk_10/inst/clk_out1                          |                                                   | rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              8 |
|  clk_10/inst/clk_out1                          |                                                   | rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                4 |             20 |
|  clk_10/inst/clk_out1                          | Driver_HDMI0/Set_X0_carry__0_n_2                  |                                                                               |                4 |             24 |
|  clk_10/inst/clk_out1                          | Driver_HDMI0/Set_Y0_carry__0_n_2                  |                                                                               |                3 |             24 |
|  clk_10/inst/clk_out1                          | Driver_HDMI0/VSync_Cnt0                           |                                                                               |                3 |             24 |
|  Signal_Pulse                                  | Driver_ADC0/Freq_Cal0/Period[15]_i_1_n_0          |                                                                               |                4 |             32 |
|  Driver_ADC0/Clk_Division_ADC/Addr_Cnt_reg[15] |                                                   |                                                                               |                4 |             32 |
|  clk_10/inst/clk_out2                          |                                                   | Driver_ADC0/Clk_Division_ADC/Count0                                           |                8 |             64 |
|  clk_10/inst/clk_out1                          |                                                   | rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               11 |             64 |
|  clk_10/inst/clk_out2                          |                                                   |                                                                               |                9 |             68 |
|  Signal_Pulse                                  | Driver_ADC0/Freq_Cal0/Measure_Num_Cnt[19]_i_1_n_0 |                                                                               |               10 |            104 |
|  clk_10/inst/clk_out1                          |                                                   |                                                                               |               39 |            178 |
+------------------------------------------------+---------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+


