# ee552_finalproject
EE 552 Final Project - Spring 2023

Team: Isabelle Lau, Mengyu Sun

Instructions: To run our code on QuestaSim or ModelSim, please add the files listed below. The target testbench file is "testbench" under noc_snn_tb_files/testbench.sv. This is the same testbench that was provided by the teaching staff.

Folder: noc_files
    - router_network.sv
    - router.sv

Folder: noc_snn_tb_files
    - filter.txt
    - ifmap1.txt
    - ifmap2.txt
    - out_residue1.txt
    - out_residue2.txt
    - out_spike1_sim.txt
    - out_spike1.txt
    - out_spike2_sim.txt
    - out_spike2.txt
    - SystemVerilogCSP.sv
    - testbench.sv

Folder: pm_modules
    - imem_optimized.sv
    - omem.sv
    - packetizer_depacketizer.sv
    - ppe_blocks_optimized.sv
    - ppe.sv
    - spe_blocks.sv
    - spe.sv
    - wmem.sv




