ISim log file
Running: /home/ise/Xilinx_Shared/Lab1/sixteen_bit_alu_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/Xilinx_Shared/Lab1/sixteen_bit_alu_test_isim_beh.wdb 
ISim P.20160913 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/negation/, width 1 of formal port cin is not equal to width 32 of actual constant.
WARNING:  For instance uut/negation/, width 16 of formal port b is not equal to width 32 of actual constant.
WARNING:  For instance uut/subtraction/, width 1 of formal port cin is not equal to width 32 of actual constant.
WARNING:  For instance uut/addition/, width 1 of formal port cin is not equal to width 32 of actual constant.
WARNING:  For instance uut/decrement/, width 1 of formal port cin is not equal to width 32 of actual constant.
WARNING:  For instance uut/increment/, width 1 of formal port cin is not equal to width 32 of actual constant.
WARNING:  For instance uut/increment/, width 16 of formal port b is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 14500 ns : File "/home/ise/Xilinx_Shared/Lab1/sixteen_bit_alu_test.v" Line 221
