#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Mar 19 09:44:28 2025
# Process ID         : 25716
# Current directory  : C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.runs/synth_1
# Command line       : vivado.exe -log alchitry_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl
# Log file           : C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.runs/synth_1/alchitry_top.vds
# Journal file       : C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.runs/synth_1\vivado.jou
# Running On         : KABASH
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 7 7800X3D 8-Core Processor           
# CPU Frequency      : 4200 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33397 MB
# Swap memory        : 4831 MB
# Total Virtual      : 38228 MB
# Available Virtual  : 23565 MB
#-----------------------------------------------------------
source alchitry_top.tcl -notrace
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17904
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1025.520 ; gain = 466.484
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/button_conditioner.sv:7]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/pipeline.sv:7]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/pipeline.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/button_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'alu_auto_tester' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/alu_auto_tester.sv:7]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/mux_4.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/mux_4.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/mux_4.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/mux_2.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/mux_2.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/mux_2.sv:7]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/adder.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'rca' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/rca.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'fa' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/fa.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'fa' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/fa.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'rca' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/rca.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/adder.sv:7]
INFO: [Synth 8-6157] synthesizing module 'compare' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'compare' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6157] synthesizing module 'boolean' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/boolean.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'boolean' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/boolean.sv:7]
INFO: [Synth 8-6157] synthesizing module 'compact_shifter' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/compact_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b00001 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized0' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b00010 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized0' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized1' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b00100 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized1' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized2' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b01000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized2' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized3' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized3' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'bit_reverse' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/bit_reverse.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'bit_reverse' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/bit_reverse.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'compact_shifter' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/compact_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/multiplier.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/multiplier.sv:7]
INFO: [Synth 8-6157] synthesizing module 'clamp' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/clamp.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'clamp' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/clamp.sv:7]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/divider.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/divider.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'test_cases' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/test_cases.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'test_cases' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/test_cases.sv:7]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/bin_to_dec.sv:7]
	Parameter DIGITS bound to: 3'b100 
	Parameter LEADING_ZEROS bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/bin_to_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/multi_seven_seg.sv:7]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b011 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/seven_seg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/seven_seg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/decoder.sv:7]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/decoder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/multi_seven_seg.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/alu_auto_tester.sv:243]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/alu_auto_tester.sv:255]
INFO: [Synth 8-6155] done synthesizing module 'alu_auto_tester' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/alu_auto_tester.sv:7]
INFO: [Synth 8-6157] synthesizing module 'alu_manual_tester' [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/alu_manual_tester.sv:7]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/alu_manual_tester.sv:132]
INFO: [Synth 8-6155] done synthesizing module 'alu_manual_tester' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/alu_manual_tester.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-3936] Found unconnected internal register 'muxout_reg' and it is trimmed from '32' to '31' bits. [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.srcs/sources_1/imports/source/alu.sv:184]
WARNING: [Synth 8-7129] Port alufn[5] in module compact_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compact_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compact_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module compact_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[0] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[1] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][7] in module alu_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][6] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][5] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][4] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][3] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][2] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][1] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][0] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][7] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][6] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][5] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][4] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][3] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][2] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][1] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][0] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][7] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][6] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][5] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][4] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][3] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][2] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][1] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][0] in module alu_auto_tester is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.062 ; gain = 599.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.062 ; gain = 599.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.062 ; gain = 599.027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1158.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1252.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1252.035 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1252.035 ; gain = 693.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1252.035 ; gain = 693.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1252.035 ; gain = 693.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'D_states_q_reg' in module 'alu_auto_tester'
INFO: [Synth 8-802] inferred FSM for state register 'D_states_q_reg' in module 'alu_manual_tester'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                             0000 |                             0000
                 iSTATE1 |                             0001 |                             0010
                 iSTATE7 |                             0010 |                             0101
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                 iSTATE6 |                             0101 |                             0110
                 iSTATE4 |                             0110 |                             0111
                 iSTATE5 |                             0111 |                             1000
                 iSTATE2 |                             1000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_states_q_reg' using encoding 'sequential' in module 'alu_auto_tester'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE2 |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE4 |                              011 |                              011
                 iSTATE1 |                              100 |                              100
                 iSTATE3 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_states_q_reg' using encoding 'sequential' in module 'alu_manual_tester'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1252.035 ; gain = 693.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 9     
	   2 Input    6 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2114  
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	   9 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 9     
	   9 Input    8 Bit        Muxes := 4     
	   6 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 9     
	   6 Input    4 Bit        Muxes := 4     
	  43 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 130   
	   2 Input    1 Bit        Muxes := 518   
	   9 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port io_dip[2][7] in module alu_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][6] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][5] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][4] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][3] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][2] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][1] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][0] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][7] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][6] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][5] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][4] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][3] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][2] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][1] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][0] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][7] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][6] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][5] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][4] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][3] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][2] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][1] in module alu_auto_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][0] in module alu_auto_tester is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1581.688 ; gain = 1022.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|test_cases  | alufn_test | 64x7          | LUT            | 
|test_cases  | alufn_test | 64x7          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1581.688 ; gain = 1022.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1581.688 ; gain = 1022.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1581.688 ; gain = 1022.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1606.945 ; gain = 1047.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1606.945 ; gain = 1047.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1606.945 ; gain = 1047.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1606.945 ; gain = 1047.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1606.945 ; gain = 1047.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1606.945 ; gain = 1047.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   348|
|3     |LUT1   |    86|
|4     |LUT2   |   520|
|5     |LUT3   |  1069|
|6     |LUT4   |   265|
|7     |LUT5   |   277|
|8     |LUT6   |  1454|
|9     |MUXF7  |    30|
|10    |MUXF8  |     9|
|11    |FDRE   |   327|
|12    |FDSE   |     7|
|13    |IBUF   |    32|
|14    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1606.945 ; gain = 1047.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1606.945 ; gain = 953.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1606.945 ; gain = 1047.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1618.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1623.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 53346bfd
INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1623.871 ; gain = 1257.078
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1623.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lolka/Downloads/SUTD/TERM 4/50.002 Computation Structures/Week 7/secret-sauce/50002-lab3-alu-main/build/vivado/alu.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 19 09:45:29 2025...
