Loading plugins phase: Elapsed time ==> 0s.218ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\TeamInsepet\NSX-Prime\Hardware\CorEx-MUX-Kernel-Enhanced\Workspace01\CorEx-Mux-Kernel.cydsn\CorEx-Mux-Kernel.cyprj -d CY8C5868AXI-LP035 -s C:\TeamInsepet\NSX-Prime\Hardware\CorEx-MUX-Kernel-Enhanced\Workspace01\CorEx-Mux-Kernel.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.137ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.078ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CorEx-Mux-Kernel.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TeamInsepet\NSX-Prime\Hardware\CorEx-MUX-Kernel-Enhanced\Workspace01\CorEx-Mux-Kernel.cydsn\CorEx-Mux-Kernel.cyprj -dcpsoc3 CorEx-Mux-Kernel.v -verilog
======================================================================

======================================================================
Compiling:  CorEx-Mux-Kernel.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TeamInsepet\NSX-Prime\Hardware\CorEx-MUX-Kernel-Enhanced\Workspace01\CorEx-Mux-Kernel.cydsn\CorEx-Mux-Kernel.cyprj -dcpsoc3 CorEx-Mux-Kernel.v -verilog
======================================================================

======================================================================
Compiling:  CorEx-Mux-Kernel.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TeamInsepet\NSX-Prime\Hardware\CorEx-MUX-Kernel-Enhanced\Workspace01\CorEx-Mux-Kernel.cydsn\CorEx-Mux-Kernel.cyprj -dcpsoc3 -verilog CorEx-Mux-Kernel.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Mar 31 08:53:21 2017


======================================================================
Compiling:  CorEx-Mux-Kernel.v
Program  :   vpp
Options  :    -yv2 -q10 CorEx-Mux-Kernel.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Mar 31 08:53:21 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CRC_v2_40\CRC_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CorEx-Mux-Kernel.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  CorEx-Mux-Kernel.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TeamInsepet\NSX-Prime\Hardware\CorEx-MUX-Kernel-Enhanced\Workspace01\CorEx-Mux-Kernel.cydsn\CorEx-Mux-Kernel.cyprj -dcpsoc3 -verilog CorEx-Mux-Kernel.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Mar 31 08:53:22 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\TeamInsepet\NSX-Prime\Hardware\CorEx-MUX-Kernel-Enhanced\Workspace01\CorEx-Mux-Kernel.cydsn\codegentemp\CorEx-Mux-Kernel.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\TeamInsepet\NSX-Prime\Hardware\CorEx-MUX-Kernel-Enhanced\Workspace01\CorEx-Mux-Kernel.cydsn\codegentemp\CorEx-Mux-Kernel.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CRC_v2_40\CRC_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  CorEx-Mux-Kernel.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TeamInsepet\NSX-Prime\Hardware\CorEx-MUX-Kernel-Enhanced\Workspace01\CorEx-Mux-Kernel.cydsn\CorEx-Mux-Kernel.cyprj -dcpsoc3 -verilog CorEx-Mux-Kernel.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Mar 31 08:53:23 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\TeamInsepet\NSX-Prime\Hardware\CorEx-MUX-Kernel-Enhanced\Workspace01\CorEx-Mux-Kernel.cydsn\codegentemp\CorEx-Mux-Kernel.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\TeamInsepet\NSX-Prime\Hardware\CorEx-MUX-Kernel-Enhanced\Workspace01\CorEx-Mux-Kernel.cydsn\codegentemp\CorEx-Mux-Kernel.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CRC_v2_40\CRC_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\RF_Physical:BUART:reset_sr\
	Net_30
	\RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_26
	\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:xeq\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:xlt\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:xlte\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:xgt\
	\RF_Physical:BUART:sRX:MODULE_5:g1:a0:xgte\
	\RF_Physical:BUART:sRX:MODULE_5:lt\
	\RF_Physical:BUART:sRX:MODULE_5:eq\
	\RF_Physical:BUART:sRX:MODULE_5:gt\
	\RF_Physical:BUART:sRX:MODULE_5:gte\
	\RF_Physical:BUART:sRX:MODULE_5:lte\
	Net_859
	Net_860
	Net_861
	Net_862
	Net_863
	Net_864
	Net_865
	\Timer_DispenserState:Net_260\
	Net_858
	\Timer_DispenserState:Net_53\
	\Timer_DispenserState:TimerUDB:ctrl_ten\
	\Timer_DispenserState:TimerUDB:ctrl_cmode_0\
	\Timer_DispenserState:TimerUDB:ctrl_tmode_1\
	\Timer_DispenserState:TimerUDB:ctrl_tmode_0\
	\Timer_DispenserState:TimerUDB:ctrl_ic_1\
	\Timer_DispenserState:TimerUDB:ctrl_ic_0\
	Net_857
	\Timer_DispenserState:TimerUDB:zeros_3\
	\Timer_DispenserState:TimerUDB:zeros_2\
	\Timer_DispenserState:Net_102\
	\Timer_DispenserState:Net_266\
	\ShiftReg_iButtonCRC4LSB:Net_1\
	\ShiftReg_iButtonCRC4LSB:Net_2\
	\ShiftReg_iButtonCRC4LSB:bSR:ctrl_f0_full\
	Net_884
	Net_885
	Net_886
	Net_887
	Net_888
	Net_889
	Net_890
	Net_204
	Net_205
	Net_206
	Net_208
	Net_209
	Net_210
	Net_211
	\CRC_Security:ctrl_reset\
	\CRC_Security:save\
	\CRC_Security:save_so\
	\CRC_Security:dcfg\
	\CRC_Security:reset_final\
	\ShiftReg_Security:Net_2\
	\ShiftReg_Security:bSR:ctrl_f0_full\
	Net_255
	Net_256
	Net_257
	Net_259
	Net_260
	Net_261
	Net_262
	Net_287
	Net_288
	Net_289
	Net_290
	Net_291
	Net_292
	Net_293
	Net_327
	Net_328
	Net_329
	Net_331
	Net_332
	Net_333
	Net_334
	\Printer:BUART:reset_sr\
	Net_471
	Net_472
	\Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_468
	\Printer:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\Printer:BUART:sRX:MODULE_10:g1:a0:xeq\
	\Printer:BUART:sRX:MODULE_10:g1:a0:xlt\
	\Printer:BUART:sRX:MODULE_10:g1:a0:xlte\
	\Printer:BUART:sRX:MODULE_10:g1:a0:xgt\
	\Printer:BUART:sRX:MODULE_10:g1:a0:xgte\
	\Printer:BUART:sRX:MODULE_10:lt\
	\Printer:BUART:sRX:MODULE_10:eq\
	\Printer:BUART:sRX:MODULE_10:gt\
	\Printer:BUART:sRX:MODULE_10:gte\
	\Printer:BUART:sRX:MODULE_10:lte\
	\Dispenser:BUART:reset_sr\
	Net_480
	\Dispenser:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\Dispenser:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_478
	\Dispenser:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\Dispenser:BUART:sRX:MODULE_15:g1:a0:xeq\
	\Dispenser:BUART:sRX:MODULE_15:g1:a0:xlt\
	\Dispenser:BUART:sRX:MODULE_15:g1:a0:xlte\
	\Dispenser:BUART:sRX:MODULE_15:g1:a0:xgt\
	\Dispenser:BUART:sRX:MODULE_15:g1:a0:xgte\
	\Dispenser:BUART:sRX:MODULE_15:lt\
	\Dispenser:BUART:sRX:MODULE_15:eq\
	\Dispenser:BUART:sRX:MODULE_15:gt\
	\Dispenser:BUART:sRX:MODULE_15:gte\
	\Dispenser:BUART:sRX:MODULE_15:lte\
	\Display1:BUART:reset_sr\
	Net_491
	\Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\
	\Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\
	\Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	\Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	Net_487
	\Display1:BUART:sRX:MODULE_19:g2:a0:gta_0\
	\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\
	\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\
	\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\
	\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\
	\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\
	\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\
	\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\
	\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\
	\Display1:BUART:sRX:MODULE_20:g1:a0:xeq\
	\Display1:BUART:sRX:MODULE_20:g1:a0:xlt\
	\Display1:BUART:sRX:MODULE_20:g1:a0:xlte\
	\Display1:BUART:sRX:MODULE_20:g1:a0:xgt\
	\Display1:BUART:sRX:MODULE_20:g1:a0:xgte\
	\Display1:BUART:sRX:MODULE_20:lt\
	\Display1:BUART:sRX:MODULE_20:eq\
	\Display1:BUART:sRX:MODULE_20:gt\
	\Display1:BUART:sRX:MODULE_20:gte\
	\Display1:BUART:sRX:MODULE_20:lte\
	\Display2:BUART:reset_sr\
	Net_527
	\Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_1\
	\Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_0\
	\Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\
	\Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_0\
	Net_523
	\Display2:BUART:sRX:MODULE_24:g2:a0:gta_0\
	\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_1\
	\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_1\
	\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:lt_0\
	\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:gt_0\
	\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:lti_0\
	\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:gti_0\
	\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_0\
	\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_0\
	\Display2:BUART:sRX:MODULE_25:g1:a0:xeq\
	\Display2:BUART:sRX:MODULE_25:g1:a0:xlt\
	\Display2:BUART:sRX:MODULE_25:g1:a0:xlte\
	\Display2:BUART:sRX:MODULE_25:g1:a0:xgt\
	\Display2:BUART:sRX:MODULE_25:g1:a0:xgte\
	\Display2:BUART:sRX:MODULE_25:lt\
	\Display2:BUART:sRX:MODULE_25:eq\
	\Display2:BUART:sRX:MODULE_25:gt\
	\Display2:BUART:sRX:MODULE_25:gte\
	\Display2:BUART:sRX:MODULE_25:lte\
	\I2C_Bus:udb_clk\
	Net_658
	\I2C_Bus:Net_973\
	Net_659
	\I2C_Bus:Net_974\
	\I2C_Bus:timeout_clk\
	Net_664
	\I2C_Bus:Net_975\
	Net_663
	Net_662
	Net_816
	\ShiftReg_iButtonCRC3MSB:Net_1\
	\ShiftReg_iButtonCRC3MSB:Net_2\
	\ShiftReg_iButtonCRC3MSB:bSR:ctrl_f0_full\


Deleted 211 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RF_Physical:BUART:tx_hd_send_break\ to Net_29
Aliasing \RF_Physical:BUART:HalfDuplexSend\ to Net_29
Aliasing \RF_Physical:BUART:FinalParityType_1\ to Net_29
Aliasing \RF_Physical:BUART:FinalParityType_0\ to Net_29
Aliasing \RF_Physical:BUART:FinalAddrMode_2\ to Net_29
Aliasing \RF_Physical:BUART:FinalAddrMode_1\ to Net_29
Aliasing \RF_Physical:BUART:FinalAddrMode_0\ to Net_29
Aliasing \RF_Physical:BUART:tx_ctrl_mark\ to Net_29
Aliasing zero to Net_29
Aliasing \RF_Physical:BUART:tx_status_6\ to Net_29
Aliasing \RF_Physical:BUART:tx_status_5\ to Net_29
Aliasing \RF_Physical:BUART:tx_status_4\ to Net_29
Aliasing \RF_Physical:BUART:rx_count7_bit8_wire\ to Net_29
Aliasing \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_29
Aliasing \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_29
Aliasing \RF_Physical:BUART:rx_status_1\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_29
Aliasing \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_RF_net_0 to one
Aliasing tmpOE__Tx_RF_net_0 to one
Aliasing \Reset_DispenserTimer:clk\ to Net_29
Aliasing \Reset_DispenserTimer:rst\ to Net_29
Aliasing \Timer_DispenserState:TimerUDB:ctrl_cmode_1\ to Net_29
Aliasing \Timer_DispenserState:TimerUDB:trigger_enable\ to one
Aliasing \Timer_DispenserState:TimerUDB:status_6\ to Net_29
Aliasing \Timer_DispenserState:TimerUDB:status_5\ to Net_29
Aliasing \Timer_DispenserState:TimerUDB:status_4\ to Net_29
Aliasing \Timer_DispenserState:TimerUDB:status_0\ to \Timer_DispenserState:TimerUDB:tc_i\
Aliasing \ShiftReg_iButtonCRC4LSB:bSR:final_load\ to Net_29
Aliasing \ShiftReg_iButtonCRC4LSB:bSR:status_1\ to Net_29
Aliasing \ShiftReg_iButtonCRC4LSB:bSR:store\ to Net_29
Aliasing \Input_iButton:clk\ to Net_29
Aliasing \Input_iButton:rst\ to Net_29
Aliasing \Clock_iButton:clk\ to Net_29
Aliasing \Clock_iButton:rst\ to Net_29
Aliasing Net_113 to one
Aliasing \CRC_Security:cs_addr_1\ to Net_29
Aliasing \CRC_Security:ci\ to \CRC_Security:si\
Aliasing \ShiftReg_Security:Net_1\ to Net_29
Aliasing \ShiftReg_Security:bSR:status_2\ to Net_29
Aliasing \ShiftReg_Security:bSR:final_load\ to Net_29
Aliasing \ShiftReg_Security:bSR:status_1\ to Net_29
Aliasing \ShiftReg_Security:bSR:reset\ to Net_29
Aliasing \ShiftReg_Security:bSR:store\ to Net_29
Aliasing \Clock_CRC:clk\ to Net_29
Aliasing \Clock_CRC:rst\ to Net_29
Aliasing \Reset_CRC:clk\ to Net_29
Aliasing \Reset_CRC:rst\ to Net_29
Aliasing \Reset_iButton:clk\ to Net_29
Aliasing \Reset_iButton:rst\ to Net_29
Aliasing Net_362 to Net_29
Aliasing \Printer:BUART:tx_hd_send_break\ to Net_29
Aliasing \Printer:BUART:HalfDuplexSend\ to Net_29
Aliasing \Printer:BUART:FinalParityType_1\ to Net_29
Aliasing \Printer:BUART:FinalParityType_0\ to Net_29
Aliasing \Printer:BUART:FinalAddrMode_2\ to Net_29
Aliasing \Printer:BUART:FinalAddrMode_1\ to Net_29
Aliasing \Printer:BUART:FinalAddrMode_0\ to Net_29
Aliasing \Printer:BUART:tx_ctrl_mark\ to Net_29
Aliasing \Printer:BUART:tx_status_6\ to Net_29
Aliasing \Printer:BUART:tx_status_5\ to Net_29
Aliasing \Printer:BUART:tx_status_4\ to Net_29
Aliasing \Printer:BUART:rx_count7_bit8_wire\ to Net_29
Aliasing \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to Net_29
Aliasing \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to Net_29
Aliasing \Printer:BUART:rx_status_1\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newa_6\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newa_5\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newa_4\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newb_6\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newb_5\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newb_4\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newb_3\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \Printer:BUART:sRX:MODULE_9:g2:a0:newb_0\ to Net_29
Aliasing \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_Print_net_0 to one
Aliasing tmpOE__Tx_Print_net_0 to one
Aliasing Net_429 to Net_29
Aliasing \Dispenser:BUART:tx_hd_send_break\ to Net_29
Aliasing \Dispenser:BUART:HalfDuplexSend\ to Net_29
Aliasing \Dispenser:BUART:FinalParityType_1\ to Net_29
Aliasing \Dispenser:BUART:FinalParityType_0\ to one
Aliasing \Dispenser:BUART:FinalAddrMode_2\ to Net_29
Aliasing \Dispenser:BUART:FinalAddrMode_1\ to Net_29
Aliasing \Dispenser:BUART:FinalAddrMode_0\ to Net_29
Aliasing \Dispenser:BUART:tx_ctrl_mark\ to Net_29
Aliasing \Dispenser:BUART:tx_status_6\ to Net_29
Aliasing \Dispenser:BUART:tx_status_5\ to Net_29
Aliasing \Dispenser:BUART:tx_status_4\ to Net_29
Aliasing \Dispenser:BUART:rx_count7_bit8_wire\ to Net_29
Aliasing \Dispenser:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN10_1 to MODIN9_1
Aliasing MODIN10_0 to MODIN9_0
Aliasing \Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to Net_29
Aliasing \Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to one
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to one
Aliasing \Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to Net_29
Aliasing \Dispenser:BUART:rx_status_1\ to Net_29
Aliasing \Dispenser:BUART:sRX:MODULE_14:g2:a0:newa_6\ to Net_29
Aliasing \Dispenser:BUART:sRX:MODULE_14:g2:a0:newa_5\ to Net_29
Aliasing \Dispenser:BUART:sRX:MODULE_14:g2:a0:newa_4\ to Net_29
Aliasing \Dispenser:BUART:sRX:MODULE_14:g2:a0:newb_6\ to Net_29
Aliasing \Dispenser:BUART:sRX:MODULE_14:g2:a0:newb_5\ to Net_29
Aliasing \Dispenser:BUART:sRX:MODULE_14:g2:a0:newb_4\ to Net_29
Aliasing \Dispenser:BUART:sRX:MODULE_14:g2:a0:newb_3\ to Net_29
Aliasing \Dispenser:BUART:sRX:MODULE_14:g2:a0:newb_2\ to one
Aliasing \Dispenser:BUART:sRX:MODULE_14:g2:a0:newb_1\ to one
Aliasing \Dispenser:BUART:sRX:MODULE_14:g2:a0:newb_0\ to Net_29
Aliasing \Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_Pump_net_0 to one
Aliasing tmpOE__Tx_Pump_net_0 to one
Aliasing Net_490 to Net_29
Aliasing \Display1:BUART:tx_hd_send_break\ to Net_29
Aliasing \Display1:BUART:HalfDuplexSend\ to Net_29
Aliasing \Display1:BUART:FinalParityType_1\ to Net_29
Aliasing \Display1:BUART:FinalParityType_0\ to Net_29
Aliasing \Display1:BUART:FinalAddrMode_2\ to Net_29
Aliasing \Display1:BUART:FinalAddrMode_1\ to Net_29
Aliasing \Display1:BUART:FinalAddrMode_0\ to Net_29
Aliasing \Display1:BUART:tx_ctrl_mark\ to Net_29
Aliasing \Display1:BUART:tx_status_6\ to Net_29
Aliasing \Display1:BUART:tx_status_5\ to Net_29
Aliasing \Display1:BUART:tx_status_4\ to Net_29
Aliasing \Display1:BUART:rx_count7_bit8_wire\ to Net_29
Aliasing \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN14_1 to MODIN13_1
Aliasing MODIN14_0 to MODIN13_0
Aliasing \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to Net_29
Aliasing \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to one
Aliasing MODIN15_1 to MODIN13_1
Aliasing MODIN15_0 to MODIN13_0
Aliasing \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to one
Aliasing \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to Net_29
Aliasing \Display1:BUART:rx_status_1\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newa_6\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newa_5\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newa_4\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newb_6\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newb_5\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newb_4\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newb_3\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newb_2\ to one
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newb_1\ to one
Aliasing \Display1:BUART:sRX:MODULE_19:g2:a0:newb_0\ to Net_29
Aliasing \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_Disp1_net_0 to one
Aliasing tmpOE__Tx_Disp1_net_0 to one
Aliasing Net_526 to Net_29
Aliasing \Display2:BUART:tx_hd_send_break\ to Net_29
Aliasing \Display2:BUART:HalfDuplexSend\ to Net_29
Aliasing \Display2:BUART:FinalParityType_1\ to Net_29
Aliasing \Display2:BUART:FinalParityType_0\ to Net_29
Aliasing \Display2:BUART:FinalAddrMode_2\ to Net_29
Aliasing \Display2:BUART:FinalAddrMode_1\ to Net_29
Aliasing \Display2:BUART:FinalAddrMode_0\ to Net_29
Aliasing \Display2:BUART:tx_ctrl_mark\ to Net_29
Aliasing \Display2:BUART:tx_status_6\ to Net_29
Aliasing \Display2:BUART:tx_status_5\ to Net_29
Aliasing \Display2:BUART:tx_status_4\ to Net_29
Aliasing \Display2:BUART:rx_count7_bit8_wire\ to Net_29
Aliasing \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Display2:BUART:sRX:s23Poll:MODIN18_1\ to \Display2:BUART:sRX:s23Poll:MODIN17_1\
Aliasing \Display2:BUART:sRX:s23Poll:MODIN18_0\ to \Display2:BUART:sRX:s23Poll:MODIN17_0\
Aliasing \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ to Net_29
Aliasing \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ to one
Aliasing \Display2:BUART:sRX:s23Poll:MODIN19_1\ to \Display2:BUART:sRX:s23Poll:MODIN17_1\
Aliasing \Display2:BUART:sRX:s23Poll:MODIN19_0\ to \Display2:BUART:sRX:s23Poll:MODIN17_0\
Aliasing \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\ to one
Aliasing \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\ to Net_29
Aliasing \Display2:BUART:rx_status_1\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newa_6\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newa_5\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newa_4\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newb_6\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newb_5\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newb_4\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newb_3\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newb_2\ to one
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newb_1\ to one
Aliasing \Display2:BUART:sRX:MODULE_24:g2:a0:newb_0\ to Net_29
Aliasing \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_Disp2_net_0 to one
Aliasing tmpOE__Tx_Disp2_net_0 to one
Aliasing tmpOE__SDA_Bus_net_0 to one
Aliasing tmpOE__SCL_Bus_net_0 to one
Aliasing \I2C_Bus:Net_969\ to one
Aliasing \I2C_Bus:Net_968\ to one
Aliasing tmpOE__iButton1_net_0 to one
Aliasing tmpOE__iButton2_net_0 to one
Aliasing tmpOE__eepromWP_net_0 to one
Aliasing Net_736 to Net_29
Aliasing \Timer_Tick:Net_260\ to Net_29
Aliasing \Timer_Tick:Net_102\ to one
Aliasing \ShiftReg_iButtonCRC3MSB:bSR:status_2\ to \ShiftReg_iButtonCRC4LSB:bSR:status_2\
Aliasing \ShiftReg_iButtonCRC3MSB:bSR:final_load\ to Net_29
Aliasing \ShiftReg_iButtonCRC3MSB:bSR:status_1\ to Net_29
Aliasing \ShiftReg_iButtonCRC3MSB:bSR:store\ to Net_29
Aliasing \StatusReg_iButton5thCRCBit:status_1\ to Net_29
Aliasing \StatusReg_iButton5thCRCBit:status_2\ to Net_29
Aliasing \StatusReg_iButton5thCRCBit:status_3\ to Net_29
Aliasing \StatusReg_iButton5thCRCBit:status_4\ to Net_29
Aliasing \StatusReg_iButton5thCRCBit:status_5\ to Net_29
Aliasing \StatusReg_iButton5thCRCBit:status_6\ to Net_29
Aliasing \StatusReg_iButton5thCRCBit:status_7\ to Net_29
Aliasing Net_27D to Net_29
Aliasing \RF_Physical:BUART:rx_break_status\\D\ to Net_29
Aliasing \Timer_DispenserState:TimerUDB:capture_last\\D\ to Net_29
Aliasing \Timer_DispenserState:TimerUDB:hwEnable_reg\\D\ to \Timer_DispenserState:TimerUDB:run_mode\
Aliasing \Timer_DispenserState:TimerUDB:capture_out_reg_i\\D\ to \Timer_DispenserState:TimerUDB:capt_fifo_load_int\
Aliasing \ShiftReg_iButtonCRC4LSB:bSR:load_reg\\D\ to Net_29
Aliasing \ShiftReg_Security:bSR:load_reg\\D\ to Net_29
Aliasing Net_469D to Net_29
Aliasing \Printer:BUART:rx_break_status\\D\ to Net_29
Aliasing Net_479D to Net_29
Aliasing \Dispenser:BUART:rx_break_status\\D\ to Net_29
Aliasing Net_488D to Net_29
Aliasing \Display1:BUART:rx_break_status\\D\ to Net_29
Aliasing Net_524D to Net_29
Aliasing \Display2:BUART:rx_break_status\\D\ to Net_29
Aliasing \ShiftReg_iButtonCRC3MSB:bSR:load_reg\\D\ to Net_29
Removing Rhs of wire Net_36[3] = \RF_Physical:BUART:rx_interrupt_out\[24]
Removing Lhs of wire \RF_Physical:Net_61\[4] = \RF_Physical:Net_9\[1]
Removing Lhs of wire \RF_Physical:BUART:tx_hd_send_break\[10] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:HalfDuplexSend\[11] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:FinalParityType_1\[12] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:FinalParityType_0\[13] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:FinalAddrMode_2\[14] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:FinalAddrMode_1\[15] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:FinalAddrMode_0\[16] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:tx_ctrl_mark\[17] = Net_29[9]
Removing Rhs of wire \RF_Physical:BUART:tx_bitclk_enable_pre\[28] = \RF_Physical:BUART:tx_bitclk_dp\[65]
Removing Lhs of wire zero[29] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:tx_counter_tc\[75] = \RF_Physical:BUART:tx_counter_dp\[66]
Removing Lhs of wire \RF_Physical:BUART:tx_status_6\[76] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:tx_status_5\[77] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:tx_status_4\[78] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:tx_status_1\[80] = \RF_Physical:BUART:tx_fifo_empty\[43]
Removing Lhs of wire \RF_Physical:BUART:tx_status_3\[82] = \RF_Physical:BUART:tx_fifo_notfull\[42]
Removing Lhs of wire \RF_Physical:BUART:rx_count7_bit8_wire\[142] = Net_29[9]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[150] = \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[161]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[152] = \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[162]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[153] = \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[178]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[154] = \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[192]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[155] = MODIN1_1[156]
Removing Rhs of wire MODIN1_1[156] = \RF_Physical:BUART:pollcount_1\[148]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[157] = MODIN1_0[158]
Removing Rhs of wire MODIN1_0[158] = \RF_Physical:BUART:pollcount_0\[151]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[164] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[165] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[166] = MODIN1_1[156]
Removing Lhs of wire MODIN2_1[167] = MODIN1_1[156]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[168] = MODIN1_0[158]
Removing Lhs of wire MODIN2_0[169] = MODIN1_0[158]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[170] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[171] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[172] = MODIN1_1[156]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[173] = MODIN1_0[158]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[174] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[175] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[180] = MODIN1_1[156]
Removing Lhs of wire MODIN3_1[181] = MODIN1_1[156]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[182] = MODIN1_0[158]
Removing Lhs of wire MODIN3_0[183] = MODIN1_0[158]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[184] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[185] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[186] = MODIN1_1[156]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[187] = MODIN1_0[158]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[188] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[189] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:rx_status_1\[196] = Net_29[9]
Removing Rhs of wire \RF_Physical:BUART:rx_status_2\[197] = \RF_Physical:BUART:rx_parity_error_status\[198]
Removing Rhs of wire \RF_Physical:BUART:rx_status_3\[199] = \RF_Physical:BUART:rx_stop_bit_error\[200]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[210] = \RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_0\[259]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[214] = \RF_Physical:BUART:sRX:MODULE_5:g1:a0:xneq\[281]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_6\[215] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_5\[216] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_4\[217] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_3\[218] = MODIN4_6[219]
Removing Rhs of wire MODIN4_6[219] = \RF_Physical:BUART:rx_count_6\[137]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_2\[220] = MODIN4_5[221]
Removing Rhs of wire MODIN4_5[221] = \RF_Physical:BUART:rx_count_5\[138]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_1\[222] = MODIN4_4[223]
Removing Rhs of wire MODIN4_4[223] = \RF_Physical:BUART:rx_count_4\[139]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newa_0\[224] = MODIN4_3[225]
Removing Rhs of wire MODIN4_3[225] = \RF_Physical:BUART:rx_count_3\[140]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_6\[226] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_5\[227] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_4\[228] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_3\[229] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_2\[230] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_1\[231] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:newb_0\[232] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_6\[233] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_5\[234] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_4\[235] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_3\[236] = MODIN4_6[219]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_2\[237] = MODIN4_5[221]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_1\[238] = MODIN4_4[223]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:dataa_0\[239] = MODIN4_3[225]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_6\[240] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_5\[241] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_4\[242] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_3\[243] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_2\[244] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_1\[245] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_4:g2:a0:datab_0\[246] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:newa_0\[261] = \RF_Physical:BUART:rx_postpoll\[96]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:newb_0\[262] = \RF_Physical:BUART:rx_parity_bit\[213]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:dataa_0\[263] = \RF_Physical:BUART:rx_postpoll\[96]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:datab_0\[264] = \RF_Physical:BUART:rx_parity_bit\[213]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[265] = \RF_Physical:BUART:rx_postpoll\[96]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[266] = \RF_Physical:BUART:rx_parity_bit\[213]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[268] = one[6]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[269] = \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[267]
Removing Lhs of wire \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[270] = \RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[267]
Removing Lhs of wire tmpOE__Rx_RF_net_0[292] = one[6]
Removing Lhs of wire tmpOE__Tx_RF_net_0[297] = one[6]
Removing Lhs of wire \Reset_DispenserTimer:clk\[302] = Net_29[9]
Removing Lhs of wire \Reset_DispenserTimer:rst\[303] = Net_29[9]
Removing Rhs of wire Net_12[304] = \Reset_DispenserTimer:control_out_0\[305]
Removing Rhs of wire Net_12[304] = \Reset_DispenserTimer:control_0\[328]
Removing Rhs of wire Net_59[330] = \Timer_DispenserState:Net_55\[332]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:ctrl_enable\[349] = \Timer_DispenserState:TimerUDB:control_7\[341]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:ctrl_cmode_1\[351] = Net_29[9]
Removing Rhs of wire \Timer_DispenserState:TimerUDB:timer_enable\[360] = \Timer_DispenserState:TimerUDB:runmode_enable\[372]
Removing Rhs of wire \Timer_DispenserState:TimerUDB:run_mode\[361] = \Timer_DispenserState:TimerUDB:hwEnable\[362]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:run_mode\[361] = \Timer_DispenserState:TimerUDB:control_7\[341]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:trigger_enable\[364] = one[6]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:tc_i\[366] = \Timer_DispenserState:TimerUDB:status_tc\[363]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:capt_fifo_load_int\[371] = \Timer_DispenserState:TimerUDB:capt_fifo_load\[359]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:status_6\[374] = Net_29[9]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:status_5\[375] = Net_29[9]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:status_4\[376] = Net_29[9]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:status_0\[377] = \Timer_DispenserState:TimerUDB:status_tc\[363]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:status_1\[378] = \Timer_DispenserState:TimerUDB:capt_fifo_load\[359]
Removing Rhs of wire \Timer_DispenserState:TimerUDB:status_2\[379] = \Timer_DispenserState:TimerUDB:fifo_full\[380]
Removing Rhs of wire \Timer_DispenserState:TimerUDB:status_3\[381] = \Timer_DispenserState:TimerUDB:fifo_nempty\[382]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:cs_addr_2\[384] = Net_12[304]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:cs_addr_1\[385] = \Timer_DispenserState:TimerUDB:trig_reg\[373]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:cs_addr_0\[386] = \Timer_DispenserState:TimerUDB:per_zero\[365]
Removing Lhs of wire \ShiftReg_iButtonCRC4LSB:Net_350\[469] = Net_87[470]
Removing Rhs of wire \ShiftReg_iButtonCRC4LSB:bSR:ctrl_clk_enable\[473] = \ShiftReg_iButtonCRC4LSB:bSR:control_0\[474]
Removing Rhs of wire Net_995[478] = \Clock_iButton:control_out_0\[567]
Removing Rhs of wire Net_995[478] = \Clock_iButton:control_0\[590]
Removing Lhs of wire \ShiftReg_iButtonCRC4LSB:bSR:status_2\[487] = Net_160[488]
Removing Rhs of wire Net_160[488] = \Reset_iButton:control_out_0\[776]
Removing Rhs of wire Net_160[488] = \Reset_iButton:control_0\[799]
Removing Lhs of wire \ShiftReg_iButtonCRC4LSB:bSR:status_0\[489] = Net_29[9]
Removing Lhs of wire \ShiftReg_iButtonCRC4LSB:bSR:final_load\[490] = Net_29[9]
Removing Lhs of wire \ShiftReg_iButtonCRC4LSB:bSR:status_1\[491] = Net_29[9]
Removing Rhs of wire \ShiftReg_iButtonCRC4LSB:bSR:status_3\[492] = \ShiftReg_iButtonCRC4LSB:bSR:f0_blk_stat_final\[493]
Removing Rhs of wire \ShiftReg_iButtonCRC4LSB:bSR:status_3\[492] = \ShiftReg_iButtonCRC4LSB:bSR:f0_blk_stat_8\[503]
Removing Rhs of wire \ShiftReg_iButtonCRC4LSB:bSR:status_4\[494] = \ShiftReg_iButtonCRC4LSB:bSR:f0_bus_stat_final\[495]
Removing Rhs of wire \ShiftReg_iButtonCRC4LSB:bSR:status_4\[494] = \ShiftReg_iButtonCRC4LSB:bSR:f0_bus_stat_8\[504]
Removing Rhs of wire \ShiftReg_iButtonCRC4LSB:bSR:status_5\[496] = \ShiftReg_iButtonCRC4LSB:bSR:f1_blk_stat_final\[497]
Removing Rhs of wire \ShiftReg_iButtonCRC4LSB:bSR:status_5\[496] = \ShiftReg_iButtonCRC4LSB:bSR:f1_blk_stat_8\[505]
Removing Rhs of wire \ShiftReg_iButtonCRC4LSB:bSR:status_6\[498] = \ShiftReg_iButtonCRC4LSB:bSR:f1_bus_stat_final\[499]
Removing Rhs of wire \ShiftReg_iButtonCRC4LSB:bSR:status_6\[498] = \ShiftReg_iButtonCRC4LSB:bSR:f1_bus_stat_8\[506]
Removing Lhs of wire \ShiftReg_iButtonCRC4LSB:bSR:store\[508] = Net_29[9]
Removing Rhs of wire Net_996[537] = \ShiftReg_iButtonCRC4LSB:bSR:so_8\[520]
Removing Lhs of wire \Input_iButton:clk\[538] = Net_29[9]
Removing Lhs of wire \Input_iButton:rst\[539] = Net_29[9]
Removing Rhs of wire Net_872[540] = \Input_iButton:control_out_0\[541]
Removing Rhs of wire Net_872[540] = \Input_iButton:control_0\[564]
Removing Lhs of wire \Clock_iButton:clk\[565] = Net_29[9]
Removing Lhs of wire \Clock_iButton:rst\[566] = Net_29[9]
Removing Rhs of wire Net_111[592] = \Clock_CRC:control_out_0\[721]
Removing Rhs of wire Net_111[592] = \Clock_CRC:control_0\[744]
Removing Lhs of wire Net_113[593] = one[6]
Removing Lhs of wire \CRC_Security:cs_addr_2\[605] = Net_140[642]
Removing Lhs of wire \CRC_Security:cs_addr_1\[606] = Net_29[9]
Removing Rhs of wire \CRC_Security:cs_addr_0\[607] = \CRC_Security:enable_final\[643]
Removing Lhs of wire \CRC_Security:ci\[609] = \CRC_Security:si\[608]
Removing Rhs of wire Net_140[642] = \Reset_CRC:control_out_0\[749]
Removing Rhs of wire Net_140[642] = \Reset_CRC:control_0\[772]
Removing Rhs of wire Net_133[644] = \ShiftReg_Security:bSR:so_8\[702]
Removing Lhs of wire \CRC_Security:ctrl_enable\[645] = \CRC_Security:control_0\[603]
Removing Lhs of wire \ShiftReg_Security:Net_350\[653] = Net_29[9]
Removing Lhs of wire \ShiftReg_Security:Net_1\[654] = Net_29[9]
Removing Rhs of wire \ShiftReg_Security:bSR:ctrl_clk_enable\[656] = \ShiftReg_Security:bSR:control_0\[657]
Removing Lhs of wire \ShiftReg_Security:bSR:status_2\[669] = Net_29[9]
Removing Lhs of wire \ShiftReg_Security:bSR:status_0\[670] = Net_29[9]
Removing Lhs of wire \ShiftReg_Security:bSR:final_load\[671] = Net_29[9]
Removing Lhs of wire \ShiftReg_Security:bSR:status_1\[672] = Net_29[9]
Removing Rhs of wire \ShiftReg_Security:bSR:status_3\[673] = \ShiftReg_Security:bSR:f0_blk_stat_final\[674]
Removing Rhs of wire \ShiftReg_Security:bSR:status_3\[673] = \ShiftReg_Security:bSR:f0_blk_stat_8\[684]
Removing Rhs of wire \ShiftReg_Security:bSR:status_4\[675] = \ShiftReg_Security:bSR:f0_bus_stat_final\[676]
Removing Rhs of wire \ShiftReg_Security:bSR:status_4\[675] = \ShiftReg_Security:bSR:f0_bus_stat_8\[685]
Removing Rhs of wire \ShiftReg_Security:bSR:status_5\[677] = \ShiftReg_Security:bSR:f1_blk_stat_final\[678]
Removing Rhs of wire \ShiftReg_Security:bSR:status_5\[677] = \ShiftReg_Security:bSR:f1_blk_stat_8\[686]
Removing Rhs of wire \ShiftReg_Security:bSR:status_6\[679] = \ShiftReg_Security:bSR:f1_bus_stat_final\[680]
Removing Rhs of wire \ShiftReg_Security:bSR:status_6\[679] = \ShiftReg_Security:bSR:f1_bus_stat_8\[687]
Removing Lhs of wire \ShiftReg_Security:bSR:reset\[689] = Net_29[9]
Removing Lhs of wire \ShiftReg_Security:bSR:store\[690] = Net_29[9]
Removing Lhs of wire \Clock_CRC:clk\[719] = Net_29[9]
Removing Lhs of wire \Clock_CRC:rst\[720] = Net_29[9]
Removing Rhs of wire Net_997[746] = \ShiftReg_iButtonCRC3MSB:bSR:so_8\[2121]
Removing Lhs of wire \Reset_CRC:clk\[747] = Net_29[9]
Removing Lhs of wire \Reset_CRC:rst\[748] = Net_29[9]
Removing Lhs of wire \Reset_iButton:clk\[774] = Net_29[9]
Removing Lhs of wire \Reset_iButton:rst\[775] = Net_29[9]
Removing Lhs of wire \Printer:Net_61\[800] = Net_470[801]
Removing Lhs of wire Net_362[805] = Net_29[9]
Removing Lhs of wire \Printer:BUART:tx_hd_send_break\[806] = Net_29[9]
Removing Lhs of wire \Printer:BUART:HalfDuplexSend\[807] = Net_29[9]
Removing Lhs of wire \Printer:BUART:FinalParityType_1\[808] = Net_29[9]
Removing Lhs of wire \Printer:BUART:FinalParityType_0\[809] = Net_29[9]
Removing Lhs of wire \Printer:BUART:FinalAddrMode_2\[810] = Net_29[9]
Removing Lhs of wire \Printer:BUART:FinalAddrMode_1\[811] = Net_29[9]
Removing Lhs of wire \Printer:BUART:FinalAddrMode_0\[812] = Net_29[9]
Removing Lhs of wire \Printer:BUART:tx_ctrl_mark\[813] = Net_29[9]
Removing Rhs of wire \Printer:BUART:tx_bitclk_enable_pre\[825] = \Printer:BUART:tx_bitclk_dp\[861]
Removing Lhs of wire \Printer:BUART:tx_counter_tc\[871] = \Printer:BUART:tx_counter_dp\[862]
Removing Lhs of wire \Printer:BUART:tx_status_6\[872] = Net_29[9]
Removing Lhs of wire \Printer:BUART:tx_status_5\[873] = Net_29[9]
Removing Lhs of wire \Printer:BUART:tx_status_4\[874] = Net_29[9]
Removing Lhs of wire \Printer:BUART:tx_status_1\[876] = \Printer:BUART:tx_fifo_empty\[839]
Removing Lhs of wire \Printer:BUART:tx_status_3\[878] = \Printer:BUART:tx_fifo_notfull\[838]
Removing Lhs of wire \Printer:BUART:rx_count7_bit8_wire\[938] = Net_29[9]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[946] = \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[957]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[948] = \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[958]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[949] = \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[974]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[950] = \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[988]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[951] = MODIN5_1[952]
Removing Rhs of wire MODIN5_1[952] = \Printer:BUART:pollcount_1\[944]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[953] = MODIN5_0[954]
Removing Rhs of wire MODIN5_0[954] = \Printer:BUART:pollcount_0\[947]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[960] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[961] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[962] = MODIN5_1[952]
Removing Lhs of wire MODIN6_1[963] = MODIN5_1[952]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[964] = MODIN5_0[954]
Removing Lhs of wire MODIN6_0[965] = MODIN5_0[954]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[966] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[967] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[968] = MODIN5_1[952]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[969] = MODIN5_0[954]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[970] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[971] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[976] = MODIN5_1[952]
Removing Lhs of wire MODIN7_1[977] = MODIN5_1[952]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[978] = MODIN5_0[954]
Removing Lhs of wire MODIN7_0[979] = MODIN5_0[954]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[980] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[981] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[982] = MODIN5_1[952]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[983] = MODIN5_0[954]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[984] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[985] = Net_29[9]
Removing Lhs of wire \Printer:BUART:rx_status_1\[992] = Net_29[9]
Removing Rhs of wire \Printer:BUART:rx_status_2\[993] = \Printer:BUART:rx_parity_error_status\[994]
Removing Rhs of wire \Printer:BUART:rx_status_3\[995] = \Printer:BUART:rx_stop_bit_error\[996]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[1006] = \Printer:BUART:sRX:MODULE_9:g2:a0:lta_0\[1055]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[1010] = \Printer:BUART:sRX:MODULE_10:g1:a0:xneq\[1077]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newa_6\[1011] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newa_5\[1012] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newa_4\[1013] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newa_3\[1014] = MODIN8_6[1015]
Removing Rhs of wire MODIN8_6[1015] = \Printer:BUART:rx_count_6\[933]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newa_2\[1016] = MODIN8_5[1017]
Removing Rhs of wire MODIN8_5[1017] = \Printer:BUART:rx_count_5\[934]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newa_1\[1018] = MODIN8_4[1019]
Removing Rhs of wire MODIN8_4[1019] = \Printer:BUART:rx_count_4\[935]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newa_0\[1020] = MODIN8_3[1021]
Removing Rhs of wire MODIN8_3[1021] = \Printer:BUART:rx_count_3\[936]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newb_6\[1022] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newb_5\[1023] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newb_4\[1024] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newb_3\[1025] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newb_2\[1026] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newb_1\[1027] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:newb_0\[1028] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_6\[1029] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_5\[1030] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_4\[1031] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_3\[1032] = MODIN8_6[1015]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_2\[1033] = MODIN8_5[1017]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_1\[1034] = MODIN8_4[1019]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:dataa_0\[1035] = MODIN8_3[1021]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:datab_6\[1036] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:datab_5\[1037] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:datab_4\[1038] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:datab_3\[1039] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:datab_2\[1040] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:datab_1\[1041] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_9:g2:a0:datab_0\[1042] = Net_29[9]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:newa_0\[1057] = \Printer:BUART:rx_postpoll\[892]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:newb_0\[1058] = \Printer:BUART:rx_parity_bit\[1009]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:dataa_0\[1059] = \Printer:BUART:rx_postpoll\[892]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:datab_0\[1060] = \Printer:BUART:rx_parity_bit\[1009]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[1061] = \Printer:BUART:rx_postpoll\[892]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[1062] = \Printer:BUART:rx_parity_bit\[1009]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[1064] = one[6]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[1065] = \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1063]
Removing Lhs of wire \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[1066] = \Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1063]
Removing Lhs of wire tmpOE__Rx_Print_net_0[1088] = one[6]
Removing Lhs of wire tmpOE__Tx_Print_net_0[1093] = one[6]
Removing Rhs of wire Net_481[1099] = \Dispenser:BUART:rx_interrupt_out\[1120]
Removing Lhs of wire \Dispenser:Net_61\[1100] = Net_1067[1101]
Removing Lhs of wire Net_429[1105] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:tx_hd_send_break\[1106] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:HalfDuplexSend\[1107] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:FinalParityType_1\[1108] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:FinalParityType_0\[1109] = one[6]
Removing Lhs of wire \Dispenser:BUART:FinalAddrMode_2\[1110] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:FinalAddrMode_1\[1111] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:FinalAddrMode_0\[1112] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:tx_ctrl_mark\[1113] = Net_29[9]
Removing Rhs of wire \Dispenser:BUART:tx_bitclk_enable_pre\[1124] = \Dispenser:BUART:tx_bitclk_dp\[1160]
Removing Lhs of wire \Dispenser:BUART:tx_counter_tc\[1170] = \Dispenser:BUART:tx_counter_dp\[1161]
Removing Lhs of wire \Dispenser:BUART:tx_status_6\[1171] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:tx_status_5\[1172] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:tx_status_4\[1173] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:tx_status_1\[1175] = \Dispenser:BUART:tx_fifo_empty\[1138]
Removing Lhs of wire \Dispenser:BUART:tx_status_3\[1177] = \Dispenser:BUART:tx_fifo_notfull\[1137]
Removing Lhs of wire \Dispenser:BUART:rx_count7_bit8_wire\[1237] = Net_29[9]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[1245] = \Dispenser:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[1256]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[1247] = \Dispenser:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[1257]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[1248] = \Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[1273]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[1249] = \Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[1287]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[1250] = MODIN9_1[1251]
Removing Rhs of wire MODIN9_1[1251] = \Dispenser:BUART:pollcount_1\[1243]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[1252] = MODIN9_0[1253]
Removing Rhs of wire MODIN9_0[1253] = \Dispenser:BUART:pollcount_0\[1246]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[1259] = one[6]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[1260] = one[6]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[1261] = MODIN9_1[1251]
Removing Lhs of wire MODIN10_1[1262] = MODIN9_1[1251]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[1263] = MODIN9_0[1253]
Removing Lhs of wire MODIN10_0[1264] = MODIN9_0[1253]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[1265] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[1266] = one[6]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[1267] = MODIN9_1[1251]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[1268] = MODIN9_0[1253]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[1269] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[1270] = one[6]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[1275] = MODIN9_1[1251]
Removing Lhs of wire MODIN11_1[1276] = MODIN9_1[1251]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[1277] = MODIN9_0[1253]
Removing Lhs of wire MODIN11_0[1278] = MODIN9_0[1253]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[1279] = one[6]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[1280] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[1281] = MODIN9_1[1251]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[1282] = MODIN9_0[1253]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[1283] = one[6]
Removing Lhs of wire \Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[1284] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:rx_status_1\[1291] = Net_29[9]
Removing Rhs of wire \Dispenser:BUART:rx_status_2\[1292] = \Dispenser:BUART:rx_parity_error_status\[1293]
Removing Rhs of wire \Dispenser:BUART:rx_status_3\[1294] = \Dispenser:BUART:rx_stop_bit_error\[1295]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[1305] = \Dispenser:BUART:sRX:MODULE_14:g2:a0:lta_0\[1354]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[1309] = \Dispenser:BUART:sRX:MODULE_15:g1:a0:xneq\[1376]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:newa_6\[1310] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:newa_5\[1311] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:newa_4\[1312] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:newa_3\[1313] = MODIN12_6[1314]
Removing Rhs of wire MODIN12_6[1314] = \Dispenser:BUART:rx_count_6\[1232]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:newa_2\[1315] = MODIN12_5[1316]
Removing Rhs of wire MODIN12_5[1316] = \Dispenser:BUART:rx_count_5\[1233]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:newa_1\[1317] = MODIN12_4[1318]
Removing Rhs of wire MODIN12_4[1318] = \Dispenser:BUART:rx_count_4\[1234]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:newa_0\[1319] = MODIN12_3[1320]
Removing Rhs of wire MODIN12_3[1320] = \Dispenser:BUART:rx_count_3\[1235]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:newb_6\[1321] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:newb_5\[1322] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:newb_4\[1323] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:newb_3\[1324] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:newb_2\[1325] = one[6]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:newb_1\[1326] = one[6]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:newb_0\[1327] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:dataa_6\[1328] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:dataa_5\[1329] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:dataa_4\[1330] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:dataa_3\[1331] = MODIN12_6[1314]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:dataa_2\[1332] = MODIN12_5[1316]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:dataa_1\[1333] = MODIN12_4[1318]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:dataa_0\[1334] = MODIN12_3[1320]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:datab_6\[1335] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:datab_5\[1336] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:datab_4\[1337] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:datab_3\[1338] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:datab_2\[1339] = one[6]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:datab_1\[1340] = one[6]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_14:g2:a0:datab_0\[1341] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_15:g1:a0:newa_0\[1356] = \Dispenser:BUART:rx_postpoll\[1191]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_15:g1:a0:newb_0\[1357] = \Dispenser:BUART:rx_parity_bit\[1308]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_15:g1:a0:dataa_0\[1358] = \Dispenser:BUART:rx_postpoll\[1191]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_15:g1:a0:datab_0\[1359] = \Dispenser:BUART:rx_parity_bit\[1308]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[1360] = \Dispenser:BUART:rx_postpoll\[1191]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[1361] = \Dispenser:BUART:rx_parity_bit\[1308]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[1363] = one[6]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[1364] = \Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[1362]
Removing Lhs of wire \Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[1365] = \Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[1362]
Removing Lhs of wire tmpOE__Rx_Pump_net_0[1387] = one[6]
Removing Lhs of wire tmpOE__Tx_Pump_net_0[1392] = one[6]
Removing Rhs of wire Net_492[1401] = \Display1:BUART:rx_interrupt_out\[1421]
Removing Lhs of wire \Display1:Net_61\[1402] = \Display1:Net_9\[1399]
Removing Lhs of wire Net_490[1406] = Net_29[9]
Removing Lhs of wire \Display1:BUART:tx_hd_send_break\[1407] = Net_29[9]
Removing Lhs of wire \Display1:BUART:HalfDuplexSend\[1408] = Net_29[9]
Removing Lhs of wire \Display1:BUART:FinalParityType_1\[1409] = Net_29[9]
Removing Lhs of wire \Display1:BUART:FinalParityType_0\[1410] = Net_29[9]
Removing Lhs of wire \Display1:BUART:FinalAddrMode_2\[1411] = Net_29[9]
Removing Lhs of wire \Display1:BUART:FinalAddrMode_1\[1412] = Net_29[9]
Removing Lhs of wire \Display1:BUART:FinalAddrMode_0\[1413] = Net_29[9]
Removing Lhs of wire \Display1:BUART:tx_ctrl_mark\[1414] = Net_29[9]
Removing Rhs of wire \Display1:BUART:tx_bitclk_enable_pre\[1425] = \Display1:BUART:tx_bitclk_dp\[1461]
Removing Lhs of wire \Display1:BUART:tx_counter_tc\[1471] = \Display1:BUART:tx_counter_dp\[1462]
Removing Lhs of wire \Display1:BUART:tx_status_6\[1472] = Net_29[9]
Removing Lhs of wire \Display1:BUART:tx_status_5\[1473] = Net_29[9]
Removing Lhs of wire \Display1:BUART:tx_status_4\[1474] = Net_29[9]
Removing Lhs of wire \Display1:BUART:tx_status_1\[1476] = \Display1:BUART:tx_fifo_empty\[1439]
Removing Lhs of wire \Display1:BUART:tx_status_3\[1478] = \Display1:BUART:tx_fifo_notfull\[1438]
Removing Lhs of wire \Display1:BUART:rx_count7_bit8_wire\[1538] = Net_29[9]
Removing Rhs of wire add_vv_vv_MODGEN_16_1[1546] = \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\[1557]
Removing Rhs of wire add_vv_vv_MODGEN_16_0[1548] = \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\[1558]
Removing Lhs of wire cmp_vv_vv_MODGEN_17[1549] = \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[1574]
Removing Lhs of wire cmp_vv_vv_MODGEN_18[1550] = \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[1588]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\[1551] = MODIN13_1[1552]
Removing Rhs of wire MODIN13_1[1552] = \Display1:BUART:pollcount_1\[1544]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\[1553] = MODIN13_0[1554]
Removing Rhs of wire MODIN13_0[1554] = \Display1:BUART:pollcount_0\[1547]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[1560] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[1561] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[1562] = MODIN13_1[1552]
Removing Lhs of wire MODIN14_1[1563] = MODIN13_1[1552]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[1564] = MODIN13_0[1554]
Removing Lhs of wire MODIN14_0[1565] = MODIN13_0[1554]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[1566] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[1567] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[1568] = MODIN13_1[1552]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[1569] = MODIN13_0[1554]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[1570] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[1571] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[1576] = MODIN13_1[1552]
Removing Lhs of wire MODIN15_1[1577] = MODIN13_1[1552]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[1578] = MODIN13_0[1554]
Removing Lhs of wire MODIN15_0[1579] = MODIN13_0[1554]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[1580] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[1581] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[1582] = MODIN13_1[1552]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[1583] = MODIN13_0[1554]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[1584] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[1585] = Net_29[9]
Removing Lhs of wire \Display1:BUART:rx_status_1\[1592] = Net_29[9]
Removing Rhs of wire \Display1:BUART:rx_status_2\[1593] = \Display1:BUART:rx_parity_error_status\[1594]
Removing Rhs of wire \Display1:BUART:rx_status_3\[1595] = \Display1:BUART:rx_stop_bit_error\[1596]
Removing Lhs of wire cmp_vv_vv_MODGEN_19[1606] = \Display1:BUART:sRX:MODULE_19:g2:a0:lta_0\[1655]
Removing Lhs of wire cmp_vv_vv_MODGEN_20[1610] = \Display1:BUART:sRX:MODULE_20:g1:a0:xneq\[1677]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newa_6\[1611] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newa_5\[1612] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newa_4\[1613] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newa_3\[1614] = MODIN16_6[1615]
Removing Rhs of wire MODIN16_6[1615] = \Display1:BUART:rx_count_6\[1533]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newa_2\[1616] = MODIN16_5[1617]
Removing Rhs of wire MODIN16_5[1617] = \Display1:BUART:rx_count_5\[1534]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newa_1\[1618] = MODIN16_4[1619]
Removing Rhs of wire MODIN16_4[1619] = \Display1:BUART:rx_count_4\[1535]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newa_0\[1620] = MODIN16_3[1621]
Removing Rhs of wire MODIN16_3[1621] = \Display1:BUART:rx_count_3\[1536]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newb_6\[1622] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newb_5\[1623] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newb_4\[1624] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newb_3\[1625] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newb_2\[1626] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newb_1\[1627] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:newb_0\[1628] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_6\[1629] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_5\[1630] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_4\[1631] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_3\[1632] = MODIN16_6[1615]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_2\[1633] = MODIN16_5[1617]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_1\[1634] = MODIN16_4[1619]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:dataa_0\[1635] = MODIN16_3[1621]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:datab_6\[1636] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:datab_5\[1637] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:datab_4\[1638] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:datab_3\[1639] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:datab_2\[1640] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:datab_1\[1641] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_19:g2:a0:datab_0\[1642] = Net_29[9]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:newa_0\[1657] = \Display1:BUART:rx_postpoll\[1492]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:newb_0\[1658] = \Display1:BUART:rx_parity_bit\[1609]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:dataa_0\[1659] = \Display1:BUART:rx_postpoll\[1492]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:datab_0\[1660] = \Display1:BUART:rx_parity_bit\[1609]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\[1661] = \Display1:BUART:rx_postpoll\[1492]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\[1662] = \Display1:BUART:rx_parity_bit\[1609]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\[1664] = one[6]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\[1665] = \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1663]
Removing Lhs of wire \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\[1666] = \Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1663]
Removing Lhs of wire tmpOE__Rx_Disp1_net_0[1688] = one[6]
Removing Lhs of wire tmpOE__Tx_Disp1_net_0[1693] = one[6]
Removing Rhs of wire Net_528[1701] = \Display2:BUART:rx_interrupt_out\[1721]
Removing Lhs of wire \Display2:Net_61\[1702] = \Display2:Net_9\[1699]
Removing Lhs of wire Net_526[1706] = Net_29[9]
Removing Lhs of wire \Display2:BUART:tx_hd_send_break\[1707] = Net_29[9]
Removing Lhs of wire \Display2:BUART:HalfDuplexSend\[1708] = Net_29[9]
Removing Lhs of wire \Display2:BUART:FinalParityType_1\[1709] = Net_29[9]
Removing Lhs of wire \Display2:BUART:FinalParityType_0\[1710] = Net_29[9]
Removing Lhs of wire \Display2:BUART:FinalAddrMode_2\[1711] = Net_29[9]
Removing Lhs of wire \Display2:BUART:FinalAddrMode_1\[1712] = Net_29[9]
Removing Lhs of wire \Display2:BUART:FinalAddrMode_0\[1713] = Net_29[9]
Removing Lhs of wire \Display2:BUART:tx_ctrl_mark\[1714] = Net_29[9]
Removing Rhs of wire \Display2:BUART:tx_bitclk_enable_pre\[1725] = \Display2:BUART:tx_bitclk_dp\[1761]
Removing Lhs of wire \Display2:BUART:tx_counter_tc\[1771] = \Display2:BUART:tx_counter_dp\[1762]
Removing Lhs of wire \Display2:BUART:tx_status_6\[1772] = Net_29[9]
Removing Lhs of wire \Display2:BUART:tx_status_5\[1773] = Net_29[9]
Removing Lhs of wire \Display2:BUART:tx_status_4\[1774] = Net_29[9]
Removing Lhs of wire \Display2:BUART:tx_status_1\[1776] = \Display2:BUART:tx_fifo_empty\[1739]
Removing Lhs of wire \Display2:BUART:tx_status_3\[1778] = \Display2:BUART:tx_fifo_notfull\[1738]
Removing Lhs of wire \Display2:BUART:rx_count7_bit8_wire\[1838] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_1\[1846] = \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\[1857]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_0\[1848] = \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\[1858]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_22\[1849] = \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\[1874]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_23\[1850] = \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\[1888]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_1\[1851] = \Display2:BUART:sRX:s23Poll:MODIN17_1\[1852]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODIN17_1\[1852] = \Display2:BUART:pollcount_1\[1844]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_0\[1853] = \Display2:BUART:sRX:s23Poll:MODIN17_0\[1854]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODIN17_0\[1854] = \Display2:BUART:pollcount_0\[1847]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\[1860] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\[1861] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\[1862] = \Display2:BUART:pollcount_1\[1844]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODIN18_1\[1863] = \Display2:BUART:pollcount_1\[1844]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\[1864] = \Display2:BUART:pollcount_0\[1847]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODIN18_0\[1865] = \Display2:BUART:pollcount_0\[1847]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\[1866] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\[1867] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\[1868] = \Display2:BUART:pollcount_1\[1844]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\[1869] = \Display2:BUART:pollcount_0\[1847]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\[1870] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\[1871] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_1\[1876] = \Display2:BUART:pollcount_1\[1844]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODIN19_1\[1877] = \Display2:BUART:pollcount_1\[1844]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_0\[1878] = \Display2:BUART:pollcount_0\[1847]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODIN19_0\[1879] = \Display2:BUART:pollcount_0\[1847]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\[1880] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\[1881] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_1\[1882] = \Display2:BUART:pollcount_1\[1844]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_0\[1883] = \Display2:BUART:pollcount_0\[1847]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_1\[1884] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_0\[1885] = Net_29[9]
Removing Lhs of wire \Display2:BUART:rx_status_1\[1892] = Net_29[9]
Removing Rhs of wire \Display2:BUART:rx_status_2\[1893] = \Display2:BUART:rx_parity_error_status\[1894]
Removing Rhs of wire \Display2:BUART:rx_status_3\[1895] = \Display2:BUART:rx_stop_bit_error\[1896]
Removing Lhs of wire \Display2:BUART:sRX:cmp_vv_vv_MODGEN_24\[1906] = \Display2:BUART:sRX:MODULE_24:g2:a0:lta_0\[1955]
Removing Lhs of wire \Display2:BUART:sRX:cmp_vv_vv_MODGEN_25\[1910] = \Display2:BUART:sRX:MODULE_25:g1:a0:xneq\[1977]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newa_6\[1911] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newa_5\[1912] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newa_4\[1913] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newa_3\[1914] = \Display2:BUART:sRX:MODIN20_6\[1915]
Removing Lhs of wire \Display2:BUART:sRX:MODIN20_6\[1915] = \Display2:BUART:rx_count_6\[1833]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newa_2\[1916] = \Display2:BUART:sRX:MODIN20_5\[1917]
Removing Lhs of wire \Display2:BUART:sRX:MODIN20_5\[1917] = \Display2:BUART:rx_count_5\[1834]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newa_1\[1918] = \Display2:BUART:sRX:MODIN20_4\[1919]
Removing Lhs of wire \Display2:BUART:sRX:MODIN20_4\[1919] = \Display2:BUART:rx_count_4\[1835]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newa_0\[1920] = \Display2:BUART:sRX:MODIN20_3\[1921]
Removing Lhs of wire \Display2:BUART:sRX:MODIN20_3\[1921] = \Display2:BUART:rx_count_3\[1836]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newb_6\[1922] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newb_5\[1923] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newb_4\[1924] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newb_3\[1925] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newb_2\[1926] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newb_1\[1927] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:newb_0\[1928] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_6\[1929] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_5\[1930] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_4\[1931] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_3\[1932] = \Display2:BUART:rx_count_6\[1833]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_2\[1933] = \Display2:BUART:rx_count_5\[1834]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_1\[1934] = \Display2:BUART:rx_count_4\[1835]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:dataa_0\[1935] = \Display2:BUART:rx_count_3\[1836]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:datab_6\[1936] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:datab_5\[1937] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:datab_4\[1938] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:datab_3\[1939] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:datab_2\[1940] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:datab_1\[1941] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_24:g2:a0:datab_0\[1942] = Net_29[9]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:newa_0\[1957] = \Display2:BUART:rx_postpoll\[1792]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:newb_0\[1958] = \Display2:BUART:rx_parity_bit\[1909]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:dataa_0\[1959] = \Display2:BUART:rx_postpoll\[1792]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:datab_0\[1960] = \Display2:BUART:rx_parity_bit\[1909]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:a_0\[1961] = \Display2:BUART:rx_postpoll\[1792]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:b_0\[1962] = \Display2:BUART:rx_parity_bit\[1909]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\[1964] = one[6]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:eq_0\[1965] = \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1963]
Removing Lhs of wire \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:eqi_0\[1966] = \Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1963]
Removing Lhs of wire tmpOE__Rx_Disp2_net_0[1988] = one[6]
Removing Lhs of wire tmpOE__Tx_Disp2_net_0[1993] = one[6]
Removing Rhs of wire Net_701[1999] = \Timer_Tick:Net_57\[2069]
Removing Lhs of wire tmpOE__SDA_Bus_net_0[2001] = one[6]
Removing Lhs of wire tmpOE__SCL_Bus_net_0[2007] = one[6]
Removing Rhs of wire \I2C_Bus:sda_x_wire\[2012] = \I2C_Bus:Net_643_1\[2013]
Removing Rhs of wire \I2C_Bus:Net_697\[2015] = \I2C_Bus:Net_643_2\[2021]
Removing Rhs of wire \I2C_Bus:Net_1109_0\[2018] = \I2C_Bus:scl_yfb\[2032]
Removing Rhs of wire \I2C_Bus:Net_1109_1\[2019] = \I2C_Bus:sda_yfb\[2033]
Removing Lhs of wire \I2C_Bus:scl_x_wire\[2022] = \I2C_Bus:Net_643_0\[2020]
Removing Lhs of wire \I2C_Bus:Net_969\[2023] = one[6]
Removing Lhs of wire \I2C_Bus:Net_968\[2024] = one[6]
Removing Lhs of wire \I2C_Bus:tmpOE__Bufoe_scl_net_0\[2035] = one[6]
Removing Lhs of wire \I2C_Bus:tmpOE__Bufoe_sda_net_0\[2037] = one[6]
Removing Lhs of wire tmpOE__iButton1_net_0[2044] = one[6]
Removing Lhs of wire tmpOE__iButton2_net_0[2050] = one[6]
Removing Lhs of wire tmpOE__eepromWP_net_0[2056] = one[6]
Removing Lhs of wire Net_736[2063] = Net_29[9]
Removing Lhs of wire \Timer_Tick:Net_260\[2065] = Net_29[9]
Removing Lhs of wire \Timer_Tick:Net_266\[2066] = one[6]
Removing Lhs of wire \Timer_Tick:Net_102\[2071] = one[6]
Removing Lhs of wire \ShiftReg_iButtonCRC3MSB:Net_350\[2073] = Net_950[2072]
Removing Rhs of wire \ShiftReg_iButtonCRC3MSB:bSR:ctrl_clk_enable\[2076] = \ShiftReg_iButtonCRC3MSB:bSR:control_0\[2077]
Removing Lhs of wire \ShiftReg_iButtonCRC3MSB:bSR:status_2\[2089] = Net_160[488]
Removing Lhs of wire \ShiftReg_iButtonCRC3MSB:bSR:status_0\[2090] = Net_29[9]
Removing Lhs of wire \ShiftReg_iButtonCRC3MSB:bSR:final_load\[2091] = Net_29[9]
Removing Lhs of wire \ShiftReg_iButtonCRC3MSB:bSR:status_1\[2092] = Net_29[9]
Removing Rhs of wire \ShiftReg_iButtonCRC3MSB:bSR:status_3\[2093] = \ShiftReg_iButtonCRC3MSB:bSR:f0_blk_stat_final\[2094]
Removing Rhs of wire \ShiftReg_iButtonCRC3MSB:bSR:status_3\[2093] = \ShiftReg_iButtonCRC3MSB:bSR:f0_blk_stat_8\[2104]
Removing Rhs of wire \ShiftReg_iButtonCRC3MSB:bSR:status_4\[2095] = \ShiftReg_iButtonCRC3MSB:bSR:f0_bus_stat_final\[2096]
Removing Rhs of wire \ShiftReg_iButtonCRC3MSB:bSR:status_4\[2095] = \ShiftReg_iButtonCRC3MSB:bSR:f0_bus_stat_8\[2105]
Removing Rhs of wire \ShiftReg_iButtonCRC3MSB:bSR:status_5\[2097] = \ShiftReg_iButtonCRC3MSB:bSR:f1_blk_stat_final\[2098]
Removing Rhs of wire \ShiftReg_iButtonCRC3MSB:bSR:status_5\[2097] = \ShiftReg_iButtonCRC3MSB:bSR:f1_blk_stat_8\[2106]
Removing Rhs of wire \ShiftReg_iButtonCRC3MSB:bSR:status_6\[2099] = \ShiftReg_iButtonCRC3MSB:bSR:f1_bus_stat_final\[2100]
Removing Rhs of wire \ShiftReg_iButtonCRC3MSB:bSR:status_6\[2099] = \ShiftReg_iButtonCRC3MSB:bSR:f1_bus_stat_8\[2107]
Removing Lhs of wire \ShiftReg_iButtonCRC3MSB:bSR:store\[2109] = Net_29[9]
Removing Lhs of wire \StatusReg_iButton5thCRCBit:status_0\[2138] = Net_152[745]
Removing Lhs of wire \StatusReg_iButton5thCRCBit:status_1\[2139] = Net_29[9]
Removing Lhs of wire \StatusReg_iButton5thCRCBit:status_2\[2140] = Net_29[9]
Removing Lhs of wire \StatusReg_iButton5thCRCBit:status_3\[2141] = Net_29[9]
Removing Lhs of wire \StatusReg_iButton5thCRCBit:status_4\[2142] = Net_29[9]
Removing Lhs of wire \StatusReg_iButton5thCRCBit:status_5\[2143] = Net_29[9]
Removing Lhs of wire \StatusReg_iButton5thCRCBit:status_6\[2144] = Net_29[9]
Removing Lhs of wire \StatusReg_iButton5thCRCBit:status_7\[2145] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:reset_reg\\D\[2148] = Net_29[9]
Removing Lhs of wire Net_27D[2153] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:rx_bitclk\\D\[2163] = \RF_Physical:BUART:rx_bitclk_pre\[131]
Removing Lhs of wire \RF_Physical:BUART:rx_parity_error_pre\\D\[2172] = \RF_Physical:BUART:rx_parity_error_pre\[208]
Removing Lhs of wire \RF_Physical:BUART:rx_break_status\\D\[2173] = Net_29[9]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:capture_last\\D\[2177] = Net_29[9]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:tc_reg_i\\D\[2178] = \Timer_DispenserState:TimerUDB:status_tc\[363]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:hwEnable_reg\\D\[2179] = \Timer_DispenserState:TimerUDB:control_7\[341]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:capture_out_reg_i\\D\[2180] = \Timer_DispenserState:TimerUDB:capt_fifo_load\[359]
Removing Lhs of wire \ShiftReg_iButtonCRC4LSB:bSR:load_reg\\D\[2181] = Net_29[9]
Removing Lhs of wire \ShiftReg_Security:bSR:load_reg\\D\[2182] = Net_29[9]
Removing Lhs of wire \Printer:BUART:reset_reg\\D\[2183] = Net_29[9]
Removing Lhs of wire Net_469D[2188] = Net_29[9]
Removing Lhs of wire \Printer:BUART:rx_bitclk\\D\[2198] = \Printer:BUART:rx_bitclk_pre\[927]
Removing Lhs of wire \Printer:BUART:rx_parity_error_pre\\D\[2207] = \Printer:BUART:rx_parity_error_pre\[1004]
Removing Lhs of wire \Printer:BUART:rx_break_status\\D\[2208] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:reset_reg\\D\[2212] = Net_29[9]
Removing Lhs of wire Net_479D[2217] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:rx_bitclk\\D\[2227] = \Dispenser:BUART:rx_bitclk_pre\[1226]
Removing Lhs of wire \Dispenser:BUART:rx_break_status\\D\[2237] = Net_29[9]
Removing Lhs of wire \Display1:BUART:reset_reg\\D\[2241] = Net_29[9]
Removing Lhs of wire Net_488D[2246] = Net_29[9]
Removing Lhs of wire \Display1:BUART:rx_bitclk\\D\[2256] = \Display1:BUART:rx_bitclk_pre\[1527]
Removing Lhs of wire \Display1:BUART:rx_parity_error_pre\\D\[2265] = \Display1:BUART:rx_parity_error_pre\[1604]
Removing Lhs of wire \Display1:BUART:rx_break_status\\D\[2266] = Net_29[9]
Removing Lhs of wire \Display2:BUART:reset_reg\\D\[2270] = Net_29[9]
Removing Lhs of wire Net_524D[2275] = Net_29[9]
Removing Lhs of wire \Display2:BUART:rx_bitclk\\D\[2285] = \Display2:BUART:rx_bitclk_pre\[1827]
Removing Lhs of wire \Display2:BUART:rx_parity_error_pre\\D\[2294] = \Display2:BUART:rx_parity_error_pre\[1904]
Removing Lhs of wire \Display2:BUART:rx_break_status\\D\[2295] = Net_29[9]
Removing Lhs of wire \ShiftReg_iButtonCRC3MSB:bSR:load_reg\\D\[2299] = Net_29[9]

------------------------------------------------------
Aliased 0 equations, 641 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_29' (cost = 0):
Net_29 <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:rx_addressmatch\' (cost = 0):
\RF_Physical:BUART:rx_addressmatch\ <= (\RF_Physical:BUART:rx_addressmatch2\
	OR \RF_Physical:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\RF_Physical:BUART:rx_bitclk_pre\' (cost = 1):
\RF_Physical:BUART:rx_bitclk_pre\ <= ((not \RF_Physical:BUART:rx_count_2\ and not \RF_Physical:BUART:rx_count_1\ and not \RF_Physical:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RF_Physical:BUART:rx_bitclk_pre16x\' (cost = 0):
\RF_Physical:BUART:rx_bitclk_pre16x\ <= ((not \RF_Physical:BUART:rx_count_2\ and \RF_Physical:BUART:rx_count_1\ and \RF_Physical:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RF_Physical:BUART:rx_poll_bit1\' (cost = 1):
\RF_Physical:BUART:rx_poll_bit1\ <= ((not \RF_Physical:BUART:rx_count_2\ and not \RF_Physical:BUART:rx_count_1\ and \RF_Physical:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RF_Physical:BUART:rx_poll_bit2\' (cost = 1):
\RF_Physical:BUART:rx_poll_bit2\ <= ((not \RF_Physical:BUART:rx_count_2\ and not \RF_Physical:BUART:rx_count_1\ and not \RF_Physical:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RF_Physical:BUART:pollingrange\' (cost = 4):
\RF_Physical:BUART:pollingrange\ <= ((not \RF_Physical:BUART:rx_count_2\ and not \RF_Physical:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RF_Physical:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\RF_Physical:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Timer_DispenserState:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_DispenserState:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_DispenserState:TimerUDB:timer_enable\' (cost = 0):
\Timer_DispenserState:TimerUDB:timer_enable\ <= (\Timer_DispenserState:TimerUDB:control_7\);

Note:  Expanding virtual equation for 'Net_152' (cost = 4):
Net_152 <= ((not Net_997 and Net_996)
	OR (not Net_996 and Net_997));

Note:  Expanding virtual equation for '\Printer:BUART:rx_addressmatch\' (cost = 0):
\Printer:BUART:rx_addressmatch\ <= (\Printer:BUART:rx_addressmatch2\
	OR \Printer:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Printer:BUART:rx_bitclk_pre\' (cost = 1):
\Printer:BUART:rx_bitclk_pre\ <= ((not \Printer:BUART:rx_count_2\ and not \Printer:BUART:rx_count_1\ and not \Printer:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Printer:BUART:rx_bitclk_pre16x\' (cost = 0):
\Printer:BUART:rx_bitclk_pre16x\ <= ((not \Printer:BUART:rx_count_2\ and \Printer:BUART:rx_count_1\ and \Printer:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Printer:BUART:rx_poll_bit1\' (cost = 1):
\Printer:BUART:rx_poll_bit1\ <= ((not \Printer:BUART:rx_count_2\ and not \Printer:BUART:rx_count_1\ and \Printer:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Printer:BUART:rx_poll_bit2\' (cost = 1):
\Printer:BUART:rx_poll_bit2\ <= ((not \Printer:BUART:rx_count_2\ and not \Printer:BUART:rx_count_1\ and not \Printer:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Printer:BUART:pollingrange\' (cost = 4):
\Printer:BUART:pollingrange\ <= ((not \Printer:BUART:rx_count_2\ and not \Printer:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Printer:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\Printer:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\Printer:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\Printer:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\Printer:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\Dispenser:BUART:rx_addressmatch\' (cost = 0):
\Dispenser:BUART:rx_addressmatch\ <= (\Dispenser:BUART:rx_addressmatch2\
	OR \Dispenser:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Dispenser:BUART:rx_bitclk_pre\' (cost = 1):
\Dispenser:BUART:rx_bitclk_pre\ <= ((not \Dispenser:BUART:rx_count_2\ and not \Dispenser:BUART:rx_count_1\ and not \Dispenser:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Dispenser:BUART:rx_bitclk_pre16x\' (cost = 0):
\Dispenser:BUART:rx_bitclk_pre16x\ <= ((not \Dispenser:BUART:rx_count_2\ and \Dispenser:BUART:rx_count_1\ and \Dispenser:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Dispenser:BUART:rx_poll_bit1\' (cost = 1):
\Dispenser:BUART:rx_poll_bit1\ <= ((not \Dispenser:BUART:rx_count_2\ and not \Dispenser:BUART:rx_count_1\ and \Dispenser:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Dispenser:BUART:rx_poll_bit2\' (cost = 1):
\Dispenser:BUART:rx_poll_bit2\ <= ((not \Dispenser:BUART:rx_count_2\ and not \Dispenser:BUART:rx_count_1\ and not \Dispenser:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Dispenser:BUART:pollingrange\' (cost = 4):
\Dispenser:BUART:pollingrange\ <= ((not \Dispenser:BUART:rx_count_2\ and not \Dispenser:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Dispenser:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (MODIN9_1);

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not MODIN9_1);

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\Dispenser:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\Dispenser:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\Dispenser:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\Dispenser:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\Dispenser:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\Dispenser:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\Dispenser:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\Dispenser:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\Dispenser:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\Dispenser:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\Dispenser:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\Dispenser:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 4):
\Dispenser:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\Display1:BUART:rx_addressmatch\' (cost = 0):
\Display1:BUART:rx_addressmatch\ <= (\Display1:BUART:rx_addressmatch2\
	OR \Display1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Display1:BUART:rx_bitclk_pre\' (cost = 1):
\Display1:BUART:rx_bitclk_pre\ <= ((not \Display1:BUART:rx_count_2\ and not \Display1:BUART:rx_count_1\ and not \Display1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Display1:BUART:rx_bitclk_pre16x\' (cost = 0):
\Display1:BUART:rx_bitclk_pre16x\ <= ((not \Display1:BUART:rx_count_2\ and \Display1:BUART:rx_count_1\ and \Display1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Display1:BUART:rx_poll_bit1\' (cost = 1):
\Display1:BUART:rx_poll_bit1\ <= ((not \Display1:BUART:rx_count_2\ and not \Display1:BUART:rx_count_1\ and \Display1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Display1:BUART:rx_poll_bit2\' (cost = 1):
\Display1:BUART:rx_poll_bit2\ <= ((not \Display1:BUART:rx_count_2\ and not \Display1:BUART:rx_count_1\ and not \Display1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Display1:BUART:pollingrange\' (cost = 4):
\Display1:BUART:pollingrange\ <= ((not \Display1:BUART:rx_count_2\ and not \Display1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Display1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN13_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_0' (cost = 0):
add_vv_vv_MODGEN_16_0 <= (not MODIN13_0);

Note:  Expanding virtual equation for '\Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <= (MODIN13_1);

Note:  Expanding virtual equation for '\Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <= (not MODIN13_1);

Note:  Expanding virtual equation for '\Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:lta_6\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:gta_6\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:lta_5\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:gta_5\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:lta_4\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:gta_4\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:lta_3\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:gta_3\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:gta_3\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:lta_2\' (cost = 1):
\Display1:BUART:sRX:MODULE_19:g2:a0:lta_2\ <= ((not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:gta_2\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:gta_2\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:lta_1\' (cost = 2):
\Display1:BUART:sRX:MODULE_19:g2:a0:lta_1\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:gta_1\' (cost = 0):
\Display1:BUART:sRX:MODULE_19:g2:a0:gta_1\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_19:g2:a0:lta_0\' (cost = 8):
\Display1:BUART:sRX:MODULE_19:g2:a0:lta_0\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\Display2:BUART:rx_addressmatch\' (cost = 0):
\Display2:BUART:rx_addressmatch\ <= (\Display2:BUART:rx_addressmatch2\
	OR \Display2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Display2:BUART:rx_bitclk_pre\' (cost = 1):
\Display2:BUART:rx_bitclk_pre\ <= ((not \Display2:BUART:rx_count_2\ and not \Display2:BUART:rx_count_1\ and not \Display2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Display2:BUART:rx_bitclk_pre16x\' (cost = 0):
\Display2:BUART:rx_bitclk_pre16x\ <= ((not \Display2:BUART:rx_count_2\ and \Display2:BUART:rx_count_1\ and \Display2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Display2:BUART:rx_poll_bit1\' (cost = 1):
\Display2:BUART:rx_poll_bit1\ <= ((not \Display2:BUART:rx_count_2\ and not \Display2:BUART:rx_count_1\ and \Display2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Display2:BUART:rx_poll_bit2\' (cost = 1):
\Display2:BUART:rx_poll_bit2\ <= ((not \Display2:BUART:rx_count_2\ and not \Display2:BUART:rx_count_1\ and not \Display2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Display2:BUART:pollingrange\' (cost = 4):
\Display2:BUART:pollingrange\ <= ((not \Display2:BUART:rx_count_2\ and not \Display2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Display2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\' (cost = 0):
\Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\ <= (not \Display2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\' (cost = 0):
\Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\' (cost = 0):
\Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ <= (\Display2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\' (cost = 0):
\Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\ <= (not \Display2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\' (cost = 0):
\Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:lta_6\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:gta_6\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:lta_5\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:gta_5\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:lta_4\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:gta_4\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:lta_3\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:gta_3\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:gta_3\ <= (\Display2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:lta_2\' (cost = 1):
\Display2:BUART:sRX:MODULE_24:g2:a0:lta_2\ <= ((not \Display2:BUART:rx_count_6\ and not \Display2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:gta_2\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:gta_2\ <= (\Display2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:lta_1\' (cost = 2):
\Display2:BUART:sRX:MODULE_24:g2:a0:lta_1\ <= ((not \Display2:BUART:rx_count_6\ and not \Display2:BUART:rx_count_4\)
	OR (not \Display2:BUART:rx_count_6\ and not \Display2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:gta_1\' (cost = 0):
\Display2:BUART:sRX:MODULE_24:g2:a0:gta_1\ <= (\Display2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_24:g2:a0:lta_0\' (cost = 8):
\Display2:BUART:sRX:MODULE_24:g2:a0:lta_0\ <= ((not \Display2:BUART:rx_count_6\ and not \Display2:BUART:rx_count_4\)
	OR (not \Display2:BUART:rx_count_6\ and not \Display2:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\RF_Physical:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\RF_Physical:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\Printer:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\Printer:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\Dispenser:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not MODIN9_1 and not MODIN9_0));

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\Dispenser:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not MODIN9_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 2):
add_vv_vv_MODGEN_11_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 4):
\Display1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= ((not MODIN13_1 and not MODIN13_0));

Note:  Expanding virtual equation for '\Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 0):
\Display1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= (not MODIN13_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_1' (cost = 2):
add_vv_vv_MODGEN_16_1 <= ((not MODIN13_0 and MODIN13_1)
	OR (not MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\' (cost = 4):
\Display2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ <= ((not \Display2:BUART:pollcount_1\ and not \Display2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\' (cost = 0):
\Display2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\ <= (not \Display2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\' (cost = 2):
\Display2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\ <= ((not \Display2:BUART:pollcount_0\ and \Display2:BUART:pollcount_1\)
	OR (not \Display2:BUART:pollcount_1\ and \Display2:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\RF_Physical:BUART:rx_postpoll\' (cost = 72):
\RF_Physical:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_7 and MODIN1_0));

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_7 and not MODIN1_1 and not \RF_Physical:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \RF_Physical:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \RF_Physical:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN1_0 and \RF_Physical:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\RF_Physical:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_7 and not MODIN1_1 and not \RF_Physical:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \RF_Physical:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \RF_Physical:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN1_0 and \RF_Physical:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Printer:BUART:rx_postpoll\' (cost = 72):
\Printer:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_363 and MODIN5_0));

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_363 and not MODIN5_1 and not \Printer:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \Printer:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \Printer:BUART:rx_parity_bit\)
	OR (Net_363 and MODIN5_0 and \Printer:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Printer:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_363 and not MODIN5_1 and not \Printer:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \Printer:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \Printer:BUART:rx_parity_bit\)
	OR (Net_363 and MODIN5_0 and \Printer:BUART:rx_parity_bit\));

Note:  Virtual signal \Dispenser:BUART:rx_postpoll\ with ( cost: 112 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\Dispenser:BUART:rx_postpoll\ <= (MODIN9_1
	OR (Net_397 and MODIN9_0));

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not \Dispenser:BUART:rx_postpoll\ and not \Dispenser:BUART:rx_parity_bit\)
	OR (\Dispenser:BUART:rx_postpoll\ and \Dispenser:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\Dispenser:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not \Dispenser:BUART:rx_postpoll\ and not \Dispenser:BUART:rx_parity_bit\)
	OR (\Dispenser:BUART:rx_postpoll\ and \Dispenser:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Dispenser:BUART:sRX:MODULE_15:g1:a0:xneq\' (cost = 2):
\Dispenser:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \Dispenser:BUART:rx_parity_bit\ and \Dispenser:BUART:rx_postpoll\)
	OR (not \Dispenser:BUART:rx_postpoll\ and \Dispenser:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Display1:BUART:rx_postpoll\' (cost = 72):
\Display1:BUART:rx_postpoll\ <= (MODIN13_1
	OR (Net_449 and MODIN13_0));

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_449 and not MODIN13_1 and not \Display1:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \Display1:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \Display1:BUART:rx_parity_bit\)
	OR (Net_449 and MODIN13_0 and \Display1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Display1:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ <= ((not Net_449 and not MODIN13_1 and not \Display1:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \Display1:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \Display1:BUART:rx_parity_bit\)
	OR (Net_449 and MODIN13_0 and \Display1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Display2:BUART:rx_postpoll\' (cost = 72):
\Display2:BUART:rx_postpoll\ <= (\Display2:BUART:pollcount_1\
	OR (Net_504 and \Display2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\ <= ((not \Display2:BUART:pollcount_1\ and not Net_504 and not \Display2:BUART:rx_parity_bit\)
	OR (not \Display2:BUART:pollcount_1\ and not \Display2:BUART:pollcount_0\ and not \Display2:BUART:rx_parity_bit\)
	OR (\Display2:BUART:pollcount_1\ and \Display2:BUART:rx_parity_bit\)
	OR (Net_504 and \Display2:BUART:pollcount_0\ and \Display2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Display2:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\ <= ((not \Display2:BUART:pollcount_1\ and not Net_504 and not \Display2:BUART:rx_parity_bit\)
	OR (not \Display2:BUART:pollcount_1\ and not \Display2:BUART:pollcount_0\ and not \Display2:BUART:rx_parity_bit\)
	OR (\Display2:BUART:pollcount_1\ and \Display2:BUART:rx_parity_bit\)
	OR (Net_504 and \Display2:BUART:pollcount_0\ and \Display2:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 160 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RF_Physical:BUART:rx_status_0\ to Net_29
Aliasing \RF_Physical:BUART:rx_status_6\ to Net_29
Aliasing \Timer_DispenserState:TimerUDB:capt_fifo_load\ to Net_29
Aliasing \Printer:BUART:rx_status_0\ to Net_29
Aliasing \Printer:BUART:rx_status_6\ to Net_29
Aliasing \Dispenser:BUART:rx_status_0\ to Net_29
Aliasing \Dispenser:BUART:rx_status_6\ to Net_29
Aliasing \Display1:BUART:rx_status_0\ to Net_29
Aliasing \Display1:BUART:rx_status_6\ to Net_29
Aliasing \Display2:BUART:rx_status_0\ to Net_29
Aliasing \Display2:BUART:rx_status_6\ to Net_29
Aliasing \RF_Physical:BUART:rx_markspace_status\\D\ to Net_29
Aliasing \RF_Physical:BUART:rx_parity_error_status\\D\ to Net_29
Aliasing \RF_Physical:BUART:rx_addr_match_status\\D\ to Net_29
Aliasing \Printer:BUART:rx_markspace_status\\D\ to Net_29
Aliasing \Printer:BUART:rx_parity_error_status\\D\ to Net_29
Aliasing \Printer:BUART:rx_addr_match_status\\D\ to Net_29
Aliasing \Dispenser:BUART:rx_markspace_status\\D\ to Net_29
Aliasing \Dispenser:BUART:rx_addr_match_status\\D\ to Net_29
Aliasing \Display1:BUART:rx_markspace_status\\D\ to Net_29
Aliasing \Display1:BUART:rx_parity_error_status\\D\ to Net_29
Aliasing \Display1:BUART:rx_addr_match_status\\D\ to Net_29
Aliasing \Display2:BUART:rx_markspace_status\\D\ to Net_29
Aliasing \Display2:BUART:rx_parity_error_status\\D\ to Net_29
Aliasing \Display2:BUART:rx_addr_match_status\\D\ to Net_29
Removing Rhs of wire \RF_Physical:BUART:rx_bitclk_enable\[95] = \RF_Physical:BUART:rx_bitclk\[143]
Removing Lhs of wire \RF_Physical:BUART:rx_status_0\[194] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:rx_status_6\[203] = Net_29[9]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:capt_fifo_load\[359] = Net_29[9]
Removing Lhs of wire \Timer_DispenserState:TimerUDB:trig_reg\[373] = \Timer_DispenserState:TimerUDB:control_7\[341]
Removing Lhs of wire \CRC_Security:cs_addr_0\[607] = \CRC_Security:control_0\[603]
Removing Rhs of wire \Printer:BUART:rx_bitclk_enable\[891] = \Printer:BUART:rx_bitclk\[939]
Removing Lhs of wire \Printer:BUART:rx_status_0\[990] = Net_29[9]
Removing Lhs of wire \Printer:BUART:rx_status_6\[999] = Net_29[9]
Removing Rhs of wire \Dispenser:BUART:rx_bitclk_enable\[1190] = \Dispenser:BUART:rx_bitclk\[1238]
Removing Lhs of wire \Dispenser:BUART:rx_status_0\[1289] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:rx_status_6\[1298] = Net_29[9]
Removing Rhs of wire \Display1:BUART:rx_bitclk_enable\[1491] = \Display1:BUART:rx_bitclk\[1539]
Removing Lhs of wire \Display1:BUART:rx_status_0\[1590] = Net_29[9]
Removing Lhs of wire \Display1:BUART:rx_status_6\[1599] = Net_29[9]
Removing Rhs of wire \Display2:BUART:rx_bitclk_enable\[1791] = \Display2:BUART:rx_bitclk\[1839]
Removing Lhs of wire \Display2:BUART:rx_status_0\[1890] = Net_29[9]
Removing Lhs of wire \Display2:BUART:rx_status_6\[1899] = Net_29[9]
Removing Lhs of wire Net_950[2072] = Net_996[537]
Removing Lhs of wire \RF_Physical:BUART:tx_ctrl_mark_last\\D\[2155] = \RF_Physical:BUART:tx_ctrl_mark_last\[86]
Removing Lhs of wire \RF_Physical:BUART:rx_markspace_status\\D\[2167] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:rx_parity_error_status\\D\[2168] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:rx_addr_match_status\\D\[2170] = Net_29[9]
Removing Lhs of wire \RF_Physical:BUART:rx_markspace_pre\\D\[2171] = \RF_Physical:BUART:rx_markspace_pre\[207]
Removing Lhs of wire \RF_Physical:BUART:rx_parity_bit\\D\[2176] = \RF_Physical:BUART:rx_parity_bit\[213]
Removing Lhs of wire \Printer:BUART:tx_ctrl_mark_last\\D\[2190] = \Printer:BUART:tx_ctrl_mark_last\[882]
Removing Lhs of wire \Printer:BUART:rx_markspace_status\\D\[2202] = Net_29[9]
Removing Lhs of wire \Printer:BUART:rx_parity_error_status\\D\[2203] = Net_29[9]
Removing Lhs of wire \Printer:BUART:rx_addr_match_status\\D\[2205] = Net_29[9]
Removing Lhs of wire \Printer:BUART:rx_markspace_pre\\D\[2206] = \Printer:BUART:rx_markspace_pre\[1003]
Removing Lhs of wire \Printer:BUART:rx_parity_bit\\D\[2211] = \Printer:BUART:rx_parity_bit\[1009]
Removing Lhs of wire \Dispenser:BUART:tx_ctrl_mark_last\\D\[2219] = \Dispenser:BUART:tx_ctrl_mark_last\[1181]
Removing Lhs of wire \Dispenser:BUART:rx_markspace_status\\D\[2231] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:rx_addr_match_status\\D\[2234] = Net_29[9]
Removing Lhs of wire \Dispenser:BUART:rx_markspace_pre\\D\[2235] = \Dispenser:BUART:rx_markspace_pre\[1302]
Removing Lhs of wire \Display1:BUART:tx_ctrl_mark_last\\D\[2248] = \Display1:BUART:tx_ctrl_mark_last\[1482]
Removing Lhs of wire \Display1:BUART:rx_markspace_status\\D\[2260] = Net_29[9]
Removing Lhs of wire \Display1:BUART:rx_parity_error_status\\D\[2261] = Net_29[9]
Removing Lhs of wire \Display1:BUART:rx_addr_match_status\\D\[2263] = Net_29[9]
Removing Lhs of wire \Display1:BUART:rx_markspace_pre\\D\[2264] = \Display1:BUART:rx_markspace_pre\[1603]
Removing Lhs of wire \Display1:BUART:rx_parity_bit\\D\[2269] = \Display1:BUART:rx_parity_bit\[1609]
Removing Lhs of wire \Display2:BUART:tx_ctrl_mark_last\\D\[2277] = \Display2:BUART:tx_ctrl_mark_last\[1782]
Removing Lhs of wire \Display2:BUART:rx_markspace_status\\D\[2289] = Net_29[9]
Removing Lhs of wire \Display2:BUART:rx_parity_error_status\\D\[2290] = Net_29[9]
Removing Lhs of wire \Display2:BUART:rx_addr_match_status\\D\[2292] = Net_29[9]
Removing Lhs of wire \Display2:BUART:rx_markspace_pre\\D\[2293] = \Display2:BUART:rx_markspace_pre\[1903]
Removing Lhs of wire \Display2:BUART:rx_parity_bit\\D\[2298] = \Display2:BUART:rx_parity_bit\[1909]

------------------------------------------------------
Aliased 0 equations, 47 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\RF_Physical:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \RF_Physical:BUART:rx_parity_bit\ and Net_7 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \RF_Physical:BUART:rx_parity_bit\)
	OR (not Net_7 and not MODIN1_1 and \RF_Physical:BUART:rx_parity_bit\)
	OR (not \RF_Physical:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\Printer:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \Printer:BUART:rx_parity_bit\ and Net_363 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \Printer:BUART:rx_parity_bit\)
	OR (not Net_363 and not MODIN5_1 and \Printer:BUART:rx_parity_bit\)
	OR (not \Printer:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\Display1:BUART:sRX:MODULE_20:g1:a0:xneq\ <= ((not \Display1:BUART:rx_parity_bit\ and Net_449 and MODIN13_0)
	OR (not MODIN13_1 and not MODIN13_0 and \Display1:BUART:rx_parity_bit\)
	OR (not Net_449 and not MODIN13_1 and \Display1:BUART:rx_parity_bit\)
	OR (not \Display1:BUART:rx_parity_bit\ and MODIN13_1));

Note:  Deleted unused equation:
\Display2:BUART:sRX:MODULE_25:g1:a0:xneq\ <= ((not \Display2:BUART:rx_parity_bit\ and Net_504 and \Display2:BUART:pollcount_0\)
	OR (not \Display2:BUART:pollcount_1\ and not \Display2:BUART:pollcount_0\ and \Display2:BUART:rx_parity_bit\)
	OR (not \Display2:BUART:pollcount_1\ and not Net_504 and \Display2:BUART:rx_parity_bit\)
	OR (not \Display2:BUART:rx_parity_bit\ and \Display2:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TeamInsepet\NSX-Prime\Hardware\CorEx-MUX-Kernel-Enhanced\Workspace01\CorEx-Mux-Kernel.cydsn\CorEx-Mux-Kernel.cyprj -dcpsoc3 CorEx-Mux-Kernel.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.433ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Friday, 31 March 2017 08:53:24
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\TeamInsepet\NSX-Prime\Hardware\CorEx-MUX-Kernel-Enhanced\Workspace01\CorEx-Mux-Kernel.cydsn\CorEx-Mux-Kernel.cyprj -d CY8C5868AXI-LP035 CorEx-Mux-Kernel.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \RF_Physical:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_27 from registered to combinatorial
    Converted constant MacroCell: \RF_Physical:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \RF_Physical:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \RF_Physical:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \RF_Physical:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Timer_DispenserState:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_DispenserState:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \ShiftReg_iButtonCRC4LSB:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \ShiftReg_Security:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \Printer:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_469 from registered to combinatorial
    Converted constant MacroCell: \Printer:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Printer:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Printer:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Printer:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Dispenser:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_479 from registered to combinatorial
    Converted constant MacroCell: \Dispenser:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Dispenser:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Dispenser:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Display1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_488 from registered to combinatorial
    Converted constant MacroCell: \Display1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Display1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Display1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Display1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Display2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_524 from registered to combinatorial
    Converted constant MacroCell: \Display2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Display2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Display2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Display2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \ShiftReg_iButtonCRC3MSB:bSR:load_reg\ from registered to combinatorial
Assigning clock I2C_Bus_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'timer_clock_1'. Fanout=1, Signal=Net_734
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_10
    Digital Clock 2: Automatic-assigning  clock 'Display2_IntClock'. Fanout=1, Signal=\Display2:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Display1_IntClock'. Fanout=1, Signal=\Display1:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'Clock_Printer'. Fanout=1, Signal=Net_470
    Digital Clock 5: Automatic-assigning  clock 'RF_Physical_IntClock'. Fanout=1, Signal=\RF_Physical:Net_9\
    Digital Clock 6: Automatic-assigning  clock 'Clock_Pump'. Fanout=1, Signal=Net_1067
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \RF_Physical:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: RF_Physical_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: RF_Physical_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_DispenserState:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_DispenserState:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_iButtonCRC4LSB:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \Clock_iButton:Sync:ctrl_reg\:controlcell.control_0 was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: \Clock_iButton:Sync:ctrl_reg\:controlcell.control_0
    UDB Clk/Enable \CRC_Security:genblk1:Sync1\: with output requested to be synchronous
        ClockIn: \Clock_CRC:Sync:ctrl_reg\:controlcell.control_0 was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: \Clock_CRC:Sync:ctrl_reg\:controlcell.control_0
    UDB Clk/Enable \ShiftReg_Security:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \Clock_CRC:Sync:ctrl_reg\:controlcell.control_0 was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: \Clock_CRC:Sync:ctrl_reg\:controlcell.control_0
    UDB Clk/Enable \Printer:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_Printer was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Printer, EnableOut: Constant 1
    UDB Clk/Enable \Dispenser:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_Pump was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Pump, EnableOut: Constant 1
    UDB Clk/Enable \Display1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Display1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Display1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Display2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Display2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Display2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_iButtonCRC3MSB:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: \Clock_iButton:Sync:ctrl_reg\:controlcell.control_0 was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: \Clock_iButton:Sync:ctrl_reg\:controlcell.control_0
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Display2:BUART:rx_parity_bit\, Duplicate of \Display2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:rx_parity_bit\ (fanout=0)

    Removing \Display2:BUART:rx_address_detected\, Duplicate of \Display2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:rx_address_detected\ (fanout=0)

    Removing \Display2:BUART:rx_parity_error_pre\, Duplicate of \Display2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Display2:BUART:rx_markspace_pre\, Duplicate of \Display2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Display2:BUART:rx_state_1\, Duplicate of \Display2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:rx_state_1\ (fanout=8)

    Removing \Display2:BUART:tx_parity_bit\, Duplicate of \Display2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:tx_parity_bit\ (fanout=0)

    Removing \Display2:BUART:tx_mark\, Duplicate of \Display2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:tx_mark\ (fanout=0)

    Removing \Display1:BUART:rx_parity_bit\, Duplicate of \Display1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:rx_parity_bit\ (fanout=0)

    Removing \Display1:BUART:rx_address_detected\, Duplicate of \Display1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:rx_address_detected\ (fanout=0)

    Removing \Display1:BUART:rx_parity_error_pre\, Duplicate of \Display1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Display1:BUART:rx_markspace_pre\, Duplicate of \Display1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Display1:BUART:rx_state_1\, Duplicate of \Display1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:rx_state_1\ (fanout=8)

    Removing \Display1:BUART:tx_parity_bit\, Duplicate of \Display1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:tx_parity_bit\ (fanout=0)

    Removing \Display1:BUART:tx_mark\, Duplicate of \Display1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Display1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:tx_mark\ (fanout=0)

    Removing \Dispenser:BUART:rx_address_detected\, Duplicate of \Dispenser:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Dispenser:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Dispenser:BUART:rx_address_detected\ (fanout=0)

    Removing \Dispenser:BUART:rx_markspace_pre\, Duplicate of \Dispenser:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Dispenser:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Dispenser:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Dispenser:BUART:rx_state_1\, Duplicate of \Dispenser:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Dispenser:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Dispenser:BUART:rx_state_1\ (fanout=11)

    Removing \Dispenser:BUART:tx_mark\, Duplicate of \Dispenser:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Dispenser:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Dispenser:BUART:tx_mark\ (fanout=0)

    Removing \Printer:BUART:rx_parity_bit\, Duplicate of \Printer:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Printer:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:rx_parity_bit\ (fanout=0)

    Removing \Printer:BUART:rx_address_detected\, Duplicate of \Printer:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Printer:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:rx_address_detected\ (fanout=0)

    Removing \Printer:BUART:rx_parity_error_pre\, Duplicate of \Printer:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Printer:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Printer:BUART:rx_markspace_pre\, Duplicate of \Printer:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Printer:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Printer:BUART:rx_state_1\, Duplicate of \Printer:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Printer:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:rx_state_1\ (fanout=8)

    Removing \Printer:BUART:tx_parity_bit\, Duplicate of \Printer:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Printer:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:tx_parity_bit\ (fanout=0)

    Removing \Printer:BUART:tx_mark\, Duplicate of \Printer:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Printer:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:tx_mark\ (fanout=0)

    Removing \RF_Physical:BUART:rx_parity_bit\, Duplicate of \RF_Physical:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RF_Physical:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:rx_parity_bit\ (fanout=0)

    Removing \RF_Physical:BUART:rx_address_detected\, Duplicate of \RF_Physical:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RF_Physical:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:rx_address_detected\ (fanout=0)

    Removing \RF_Physical:BUART:rx_parity_error_pre\, Duplicate of \RF_Physical:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RF_Physical:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \RF_Physical:BUART:rx_markspace_pre\, Duplicate of \RF_Physical:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RF_Physical:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:rx_markspace_pre\ (fanout=0)

    Removing \RF_Physical:BUART:rx_state_1\, Duplicate of \RF_Physical:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RF_Physical:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:rx_state_1\ (fanout=8)

    Removing \RF_Physical:BUART:tx_parity_bit\, Duplicate of \RF_Physical:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RF_Physical:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:tx_parity_bit\ (fanout=0)

    Removing \RF_Physical:BUART:tx_mark\, Duplicate of \RF_Physical:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RF_Physical:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_RF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_RF(0)__PA ,
            fb => Net_7 ,
            pad => Rx_RF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_RF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_RF(0)__PA ,
            input => Net_2 ,
            pad => Tx_RF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Print(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Print(0)__PA ,
            fb => Net_363 ,
            pad => Rx_Print(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Print(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Print(0)__PA ,
            input => Net_358 ,
            pad => Tx_Print(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Pump(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Pump(0)__PA ,
            fb => Net_397 ,
            pad => Rx_Pump(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Pump(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Pump(0)__PA ,
            input => Net_392 ,
            pad => Tx_Pump(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Disp1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Disp1(0)__PA ,
            fb => Net_449 ,
            pad => Rx_Disp1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Disp1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Disp1(0)__PA ,
            input => Net_444 ,
            pad => Tx_Disp1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Disp2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Disp2(0)__PA ,
            fb => Net_504 ,
            pad => Rx_Disp2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Disp2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Disp2(0)__PA ,
            input => Net_499 ,
            pad => Tx_Disp2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_Bus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_Bus(0)__PA ,
            fb => \I2C_Bus:Net_1109_1\ ,
            input => \I2C_Bus:sda_x_wire\ ,
            pad => SDA_Bus(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_Bus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_Bus(0)__PA ,
            fb => \I2C_Bus:Net_1109_0\ ,
            input => \I2C_Bus:Net_643_0\ ,
            pad => SCL_Bus(0)_PAD );
        Properties:
        {
        }

    Pin : Name = iButton1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => iButton1(0)__PA ,
            pad => iButton1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = iButton2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => iButton2(0)__PA ,
            pad => iButton2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = eepromWP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => eepromWP(0)__PA ,
            pad => eepromWP(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\
            + !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\
        );
        Output = \RF_Physical:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_fifo_empty\ * 
              \RF_Physical:BUART:tx_state_2\
        );
        Output = \RF_Physical:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:tx_fifo_notfull\
        );
        Output = \RF_Physical:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\
        );
        Output = \RF_Physical:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_7_SYNCOUT
        );
        Output = \RF_Physical:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RF_Physical:BUART:rx_load_fifo\ * 
              \RF_Physical:BUART:rx_fifofull\
        );
        Output = \RF_Physical:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RF_Physical:BUART:rx_fifonotempty\ * 
              \RF_Physical:BUART:rx_state_stop1_reg\
        );
        Output = \RF_Physical:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Timer_DispenserState:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_DispenserState:TimerUDB:control_7\ * 
              \Timer_DispenserState:TimerUDB:per_zero\
        );
        Output = \Timer_DispenserState:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\CRC_Security:si\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CRC_Security:cmsb\ * Net_133
            + \CRC_Security:cmsb\ * !Net_133
        );
        Output = \CRC_Security:si\ (fanout=2)

    MacroCell: Name=Net_152, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_996 * Net_997
            + Net_996 * !Net_997
        );
        Output = Net_152 (fanout=1)

    MacroCell: Name=Net_87, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_872 * Net_997
            + Net_872 * !Net_997
        );
        Output = Net_87 (fanout=1)

    MacroCell: Name=Net_358, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:txn\
        );
        Output = Net_358 (fanout=1)

    MacroCell: Name=\Printer:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\
            + !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_state_2\
        );
        Output = \Printer:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Printer:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_fifo_empty\ * \Printer:BUART:tx_state_2\
        );
        Output = \Printer:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Printer:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:tx_fifo_notfull\
        );
        Output = \Printer:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Printer:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * !\Printer:BUART:rx_state_3\ * 
              !\Printer:BUART:rx_state_2\
        );
        Output = \Printer:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Printer:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN5_1
            + MODIN5_0 * Net_363_SYNCOUT
        );
        Output = \Printer:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Printer:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Printer:BUART:rx_load_fifo\ * \Printer:BUART:rx_fifofull\
        );
        Output = \Printer:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Printer:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Printer:BUART:rx_fifonotempty\ * 
              \Printer:BUART:rx_state_stop1_reg\
        );
        Output = \Printer:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_392, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Dispenser:BUART:txn\
        );
        Output = Net_392 (fanout=1)

    MacroCell: Name=\Dispenser:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_0\ * 
              \Dispenser:BUART:tx_bitclk_enable_pre\
            + !\Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_0\ * 
              !\Dispenser:BUART:tx_state_2\
        );
        Output = \Dispenser:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Dispenser:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_0\ * 
              \Dispenser:BUART:tx_bitclk_enable_pre\ * 
              \Dispenser:BUART:tx_fifo_empty\ * \Dispenser:BUART:tx_state_2\
        );
        Output = \Dispenser:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Dispenser:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Dispenser:BUART:tx_fifo_notfull\
        );
        Output = \Dispenser:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Dispenser:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * !\Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\
        );
        Output = \Dispenser:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Dispenser:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN9_1
            + MODIN9_0 * Net_397_SYNCOUT
        );
        Output = \Dispenser:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Dispenser:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dispenser:BUART:rx_load_fifo\ * \Dispenser:BUART:rx_fifofull\
        );
        Output = \Dispenser:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Dispenser:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dispenser:BUART:rx_fifonotempty\ * 
              \Dispenser:BUART:rx_state_stop1_reg\
        );
        Output = \Dispenser:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_444, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:txn\
        );
        Output = Net_444 (fanout=1)

    MacroCell: Name=\Display1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\
            + !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_state_2\
        );
        Output = \Display1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Display1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_fifo_empty\ * \Display1:BUART:tx_state_2\
        );
        Output = \Display1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Display1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:tx_fifo_notfull\
        );
        Output = \Display1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Display1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\
        );
        Output = \Display1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Display1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN13_1
            + MODIN13_0 * Net_449_SYNCOUT
        );
        Output = \Display1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Display1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Display1:BUART:rx_load_fifo\ * \Display1:BUART:rx_fifofull\
        );
        Output = \Display1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Display1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Display1:BUART:rx_fifonotempty\ * 
              \Display1:BUART:rx_state_stop1_reg\
        );
        Output = \Display1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_499, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:txn\
        );
        Output = Net_499 (fanout=1)

    MacroCell: Name=\Display2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\
            + !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_state_2\
        );
        Output = \Display2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Display2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_fifo_empty\ * \Display2:BUART:tx_state_2\
        );
        Output = \Display2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Display2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:tx_fifo_notfull\
        );
        Output = \Display2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Display2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\
        );
        Output = \Display2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Display2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Display2:BUART:pollcount_1\
            + \Display2:BUART:pollcount_0\ * Net_504_SYNCOUT
        );
        Output = \Display2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Display2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Display2:BUART:rx_load_fifo\ * \Display2:BUART:rx_fifofull\
        );
        Output = \Display2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Display2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Display2:BUART:rx_fifonotempty\ * 
              \Display2:BUART:rx_state_stop1_reg\
        );
        Output = \Display2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \RF_Physical:BUART:txn\ * \RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_bitclk\
            + \RF_Physical:BUART:txn\ * \RF_Physical:BUART:tx_state_2\
            + !\RF_Physical:BUART:tx_state_1\ * 
              \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_shift_out\ * 
              !\RF_Physical:BUART:tx_state_2\
            + !\RF_Physical:BUART:tx_state_1\ * 
              \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\ * 
              !\RF_Physical:BUART:tx_bitclk\
            + \RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_shift_out\ * 
              !\RF_Physical:BUART:tx_state_2\ * 
              !\RF_Physical:BUART:tx_counter_dp\ * 
              \RF_Physical:BUART:tx_bitclk\
        );
        Output = \RF_Physical:BUART:txn\ (fanout=2)

    MacroCell: Name=\RF_Physical:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \RF_Physical:BUART:tx_state_1\ * \RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_2\ * 
              \RF_Physical:BUART:tx_counter_dp\ * 
              \RF_Physical:BUART:tx_bitclk\
            + \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\ * \RF_Physical:BUART:tx_bitclk\
        );
        Output = \RF_Physical:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\RF_Physical:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              !\RF_Physical:BUART:tx_fifo_empty\
            + !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_fifo_empty\ * 
              !\RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_1\ * \RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_fifo_empty\ * 
              \RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\ * \RF_Physical:BUART:tx_bitclk\
        );
        Output = \RF_Physical:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\RF_Physical:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_1\ * \RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_1\ * \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\ * \RF_Physical:BUART:tx_bitclk\
            + \RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_2\ * 
              \RF_Physical:BUART:tx_counter_dp\ * 
              \RF_Physical:BUART:tx_bitclk\
        );
        Output = \RF_Physical:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\RF_Physical:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_state_2\
            + !\RF_Physical:BUART:tx_bitclk_enable_pre\
        );
        Output = \RF_Physical:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\RF_Physical:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\RF_Physical:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              \RF_Physical:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              \RF_Physical:BUART:rx_state_2\ * !MODIN1_1 * !Net_7_SYNCOUT
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \RF_Physical:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\RF_Physical:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \RF_Physical:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\RF_Physical:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\ * \RF_Physical:BUART:rx_state_2\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \RF_Physical:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\RF_Physical:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_2\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * \RF_Physical:BUART:rx_last\ * 
              !Net_7_SYNCOUT
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \RF_Physical:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\RF_Physical:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * 
              !\RF_Physical:BUART:rx_count_0\
        );
        Output = \RF_Physical:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\RF_Physical:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_state_3\ * \RF_Physical:BUART:rx_state_2\
        );
        Output = \RF_Physical:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * !MODIN1_1 * MODIN1_0 * 
              Net_7_SYNCOUT
            + !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * MODIN1_1 * !MODIN1_0
            + !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * MODIN1_1 * !Net_7_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * !MODIN1_0 * Net_7_SYNCOUT
            + !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * MODIN1_0 * !Net_7_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\RF_Physical:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\ * \RF_Physical:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\ * \RF_Physical:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_7_SYNCOUT
        );
        Output = \RF_Physical:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\RF_Physical:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7_SYNCOUT
        );
        Output = \RF_Physical:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Printer:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Printer:BUART:txn\ * \Printer:BUART:tx_state_1\ * 
              !\Printer:BUART:tx_bitclk\
            + \Printer:BUART:txn\ * \Printer:BUART:tx_state_2\
            + !\Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_shift_out\ * !\Printer:BUART:tx_state_2\
            + !\Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_state_2\ * !\Printer:BUART:tx_bitclk\
            + \Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_shift_out\ * !\Printer:BUART:tx_state_2\ * 
              !\Printer:BUART:tx_counter_dp\ * \Printer:BUART:tx_bitclk\
        );
        Output = \Printer:BUART:txn\ (fanout=2)

    MacroCell: Name=\Printer:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_2\ * 
              \Printer:BUART:tx_counter_dp\ * \Printer:BUART:tx_bitclk\
            + \Printer:BUART:tx_state_0\ * !\Printer:BUART:tx_state_2\ * 
              \Printer:BUART:tx_bitclk\
        );
        Output = \Printer:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Printer:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              !\Printer:BUART:tx_fifo_empty\
            + !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_fifo_empty\ * !\Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_fifo_empty\ * \Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_0\ * !\Printer:BUART:tx_state_2\ * 
              \Printer:BUART:tx_bitclk\
        );
        Output = \Printer:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Printer:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_state_2\ * \Printer:BUART:tx_bitclk\
            + \Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_2\ * 
              \Printer:BUART:tx_counter_dp\ * \Printer:BUART:tx_bitclk\
        );
        Output = \Printer:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Printer:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_state_2\
            + !\Printer:BUART:tx_bitclk_enable_pre\
        );
        Output = \Printer:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\Printer:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Printer:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              !\Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
            + !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              !\Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\ * 
              !MODIN5_1 * !Net_363_SYNCOUT
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \Printer:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Printer:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \Printer:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Printer:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \Printer:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Printer:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\
            + !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_2\
            + !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * !\Printer:BUART:rx_state_3\ * 
              !\Printer:BUART:rx_state_2\ * \Printer:BUART:rx_last\ * 
              !Net_363_SYNCOUT
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \Printer:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Printer:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              !\Printer:BUART:rx_count_0\
        );
        Output = \Printer:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Printer:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_state_3\ * 
              \Printer:BUART:rx_state_2\
        );
        Output = \Printer:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              !MODIN5_1 * MODIN5_0 * Net_363_SYNCOUT
            + !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
            + !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              MODIN5_1 * !Net_363_SYNCOUT
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              !MODIN5_0 * Net_363_SYNCOUT
            + !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              MODIN5_0 * !Net_363_SYNCOUT
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\Printer:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
            + !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\ * 
              !MODIN5_1 * !Net_363_SYNCOUT
        );
        Output = \Printer:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Printer:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_363_SYNCOUT
        );
        Output = \Printer:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Dispenser:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Dispenser:BUART:txn\ * \Dispenser:BUART:tx_state_1\ * 
              !\Dispenser:BUART:tx_state_0\ * !\Dispenser:BUART:tx_state_2\ * 
              \Dispenser:BUART:tx_counter_dp\ * \Dispenser:BUART:tx_bitclk\ * 
              \Dispenser:BUART:tx_parity_bit\
            + \Dispenser:BUART:txn\ * \Dispenser:BUART:tx_state_1\ * 
              !\Dispenser:BUART:tx_state_0\ * \Dispenser:BUART:tx_counter_dp\ * 
              !\Dispenser:BUART:tx_parity_bit\
            + \Dispenser:BUART:txn\ * \Dispenser:BUART:tx_state_1\ * 
              !\Dispenser:BUART:tx_bitclk\
            + \Dispenser:BUART:txn\ * \Dispenser:BUART:tx_state_2\
            + !\Dispenser:BUART:tx_state_1\ * \Dispenser:BUART:tx_state_0\ * 
              !\Dispenser:BUART:tx_shift_out\ * !\Dispenser:BUART:tx_state_2\
            + !\Dispenser:BUART:tx_state_1\ * \Dispenser:BUART:tx_state_0\ * 
              !\Dispenser:BUART:tx_state_2\ * !\Dispenser:BUART:tx_bitclk\
            + \Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_0\ * 
              !\Dispenser:BUART:tx_shift_out\ * !\Dispenser:BUART:tx_state_2\ * 
              !\Dispenser:BUART:tx_counter_dp\ * \Dispenser:BUART:tx_bitclk\
        );
        Output = \Dispenser:BUART:txn\ (fanout=3)

    MacroCell: Name=\Dispenser:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Dispenser:BUART:tx_state_1\ * \Dispenser:BUART:tx_state_0\ * 
              \Dispenser:BUART:tx_bitclk_enable_pre\ * 
              \Dispenser:BUART:tx_state_2\
            + \Dispenser:BUART:tx_state_0\ * !\Dispenser:BUART:tx_state_2\ * 
              \Dispenser:BUART:tx_bitclk\
        );
        Output = \Dispenser:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\Dispenser:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_0\ * 
              \Dispenser:BUART:tx_bitclk_enable_pre\ * 
              !\Dispenser:BUART:tx_fifo_empty\
            + !\Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_0\ * 
              !\Dispenser:BUART:tx_fifo_empty\ * 
              !\Dispenser:BUART:tx_state_2\
            + \Dispenser:BUART:tx_state_1\ * \Dispenser:BUART:tx_state_0\ * 
              \Dispenser:BUART:tx_bitclk_enable_pre\ * 
              \Dispenser:BUART:tx_fifo_empty\ * \Dispenser:BUART:tx_state_2\
            + \Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_2\ * 
              \Dispenser:BUART:tx_counter_dp\ * \Dispenser:BUART:tx_bitclk\
            + \Dispenser:BUART:tx_state_0\ * !\Dispenser:BUART:tx_state_2\ * 
              \Dispenser:BUART:tx_bitclk\
        );
        Output = \Dispenser:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\Dispenser:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_0\ * 
              \Dispenser:BUART:tx_bitclk_enable_pre\ * 
              \Dispenser:BUART:tx_state_2\
            + \Dispenser:BUART:tx_state_1\ * \Dispenser:BUART:tx_state_0\ * 
              \Dispenser:BUART:tx_bitclk_enable_pre\ * 
              \Dispenser:BUART:tx_state_2\
            + \Dispenser:BUART:tx_state_1\ * \Dispenser:BUART:tx_state_0\ * 
              !\Dispenser:BUART:tx_state_2\ * \Dispenser:BUART:tx_bitclk\
        );
        Output = \Dispenser:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=\Dispenser:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_0\ * 
              \Dispenser:BUART:tx_state_2\
            + !\Dispenser:BUART:tx_bitclk_enable_pre\
        );
        Output = \Dispenser:BUART:tx_bitclk\ (fanout=5)

    MacroCell: Name=\Dispenser:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Dispenser:BUART:tx_ctrl_mark_last\ (fanout=11)

    MacroCell: Name=\Dispenser:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Dispenser:BUART:txn\ * \Dispenser:BUART:tx_state_1\ * 
              !\Dispenser:BUART:tx_state_0\ * !\Dispenser:BUART:tx_state_2\ * 
              \Dispenser:BUART:tx_bitclk\
            + !\Dispenser:BUART:tx_state_1\ * \Dispenser:BUART:tx_state_0\ * 
              !\Dispenser:BUART:tx_state_2\ * \Dispenser:BUART:tx_bitclk\ * 
              \Dispenser:BUART:tx_parity_bit\
        );
        Output = \Dispenser:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\Dispenser:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              !\Dispenser:BUART:rx_postpoll\ * !\Dispenser:BUART:rx_state_3\ * 
              \Dispenser:BUART:rx_state_2\
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              \Dispenser:BUART:rx_state_0\ * !\Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              \Dispenser:BUART:rx_state_0\ * !\Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Dispenser:BUART:rx_state_0\ (fanout=11)

    MacroCell: Name=\Dispenser:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              \Dispenser:BUART:rx_state_3\ * !\Dispenser:BUART:rx_state_2\
        );
        Output = \Dispenser:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Dispenser:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              \Dispenser:BUART:rx_state_3\ * \Dispenser:BUART:rx_state_2\
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              \Dispenser:BUART:rx_state_0\ * !\Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              \Dispenser:BUART:rx_state_0\ * !\Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Dispenser:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\Dispenser:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              \Dispenser:BUART:rx_state_3\
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              \Dispenser:BUART:rx_state_2\
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * !\Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\ * \Dispenser:BUART:rx_last\ * 
              !Net_397_SYNCOUT
        );
        Output = \Dispenser:BUART:rx_state_2\ (fanout=10)

    MacroCell: Name=\Dispenser:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Dispenser:BUART:rx_count_2\ * !\Dispenser:BUART:rx_count_1\ * 
              !\Dispenser:BUART:rx_count_0\
        );
        Output = \Dispenser:BUART:rx_bitclk_enable\ (fanout=9)

    MacroCell: Name=\Dispenser:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * \Dispenser:BUART:rx_state_3\ * 
              \Dispenser:BUART:rx_state_2\
        );
        Output = \Dispenser:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN9_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Dispenser:BUART:rx_count_2\ * !\Dispenser:BUART:rx_count_1\ * 
              !MODIN9_1 * MODIN9_0 * Net_397_SYNCOUT
            + !\Dispenser:BUART:rx_count_2\ * !\Dispenser:BUART:rx_count_1\ * 
              MODIN9_1 * !MODIN9_0
            + !\Dispenser:BUART:rx_count_2\ * !\Dispenser:BUART:rx_count_1\ * 
              MODIN9_1 * !Net_397_SYNCOUT
        );
        Output = MODIN9_1 (fanout=2)

    MacroCell: Name=MODIN9_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Dispenser:BUART:rx_count_2\ * !\Dispenser:BUART:rx_count_1\ * 
              !MODIN9_0 * Net_397_SYNCOUT
            + !\Dispenser:BUART:rx_count_2\ * !\Dispenser:BUART:rx_count_1\ * 
              MODIN9_0 * !Net_397_SYNCOUT
        );
        Output = MODIN9_0 (fanout=3)

    MacroCell: Name=\Dispenser:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              \Dispenser:BUART:rx_state_3\ * \Dispenser:BUART:rx_state_2\ * 
              \Dispenser:BUART:rx_parity_error_pre\
        );
        Output = \Dispenser:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\Dispenser:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              !\Dispenser:BUART:rx_postpoll\ * \Dispenser:BUART:rx_state_3\ * 
              \Dispenser:BUART:rx_state_2\
        );
        Output = \Dispenser:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Dispenser:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              !\Dispenser:BUART:rx_postpoll\ * !\Dispenser:BUART:rx_state_3\ * 
              \Dispenser:BUART:rx_state_2\ * 
              \Dispenser:BUART:rx_parity_error_pre\
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              !\Dispenser:BUART:rx_postpoll\ * \Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\ * 
              !\Dispenser:BUART:rx_parity_error_pre\ * 
              \Dispenser:BUART:rx_parity_bit\
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              \Dispenser:BUART:rx_postpoll\ * \Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\ * 
              !\Dispenser:BUART:rx_parity_error_pre\ * 
              !\Dispenser:BUART:rx_parity_bit\
        );
        Output = \Dispenser:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\Dispenser:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_397_SYNCOUT
        );
        Output = \Dispenser:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Dispenser:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              !\Dispenser:BUART:rx_postpoll\ * !\Dispenser:BUART:rx_state_3\ * 
              \Dispenser:BUART:rx_state_2\ * \Dispenser:BUART:rx_parity_bit\
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              \Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              \Dispenser:BUART:rx_postpoll\ * !\Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\
        );
        Output = \Dispenser:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=\Display1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Display1:BUART:txn\ * \Display1:BUART:tx_state_1\ * 
              !\Display1:BUART:tx_bitclk\
            + \Display1:BUART:txn\ * \Display1:BUART:tx_state_2\
            + !\Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_shift_out\ * !\Display1:BUART:tx_state_2\
            + !\Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_state_2\ * !\Display1:BUART:tx_bitclk\
            + \Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_shift_out\ * !\Display1:BUART:tx_state_2\ * 
              !\Display1:BUART:tx_counter_dp\ * \Display1:BUART:tx_bitclk\
        );
        Output = \Display1:BUART:txn\ (fanout=2)

    MacroCell: Name=\Display1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_2\ * 
              \Display1:BUART:tx_counter_dp\ * \Display1:BUART:tx_bitclk\
            + \Display1:BUART:tx_state_0\ * !\Display1:BUART:tx_state_2\ * 
              \Display1:BUART:tx_bitclk\
        );
        Output = \Display1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Display1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              !\Display1:BUART:tx_fifo_empty\
            + !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_fifo_empty\ * !\Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_fifo_empty\ * \Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_0\ * !\Display1:BUART:tx_state_2\ * 
              \Display1:BUART:tx_bitclk\
        );
        Output = \Display1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Display1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_state_2\ * \Display1:BUART:tx_bitclk\
            + \Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_2\ * 
              \Display1:BUART:tx_counter_dp\ * \Display1:BUART:tx_bitclk\
        );
        Output = \Display1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Display1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_state_2\
            + !\Display1:BUART:tx_bitclk_enable_pre\
        );
        Output = \Display1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\Display1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Display1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * 
              !\Display1:BUART:rx_state_3\ * \Display1:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * 
              !\Display1:BUART:rx_state_3\ * \Display1:BUART:rx_state_2\ * 
              !MODIN13_1 * !Net_449_SYNCOUT
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Display1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Display1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Display1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Display1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\ * 
              \Display1:BUART:rx_state_2\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Display1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Display1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_2\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * \Display1:BUART:rx_last\ * 
              !Net_449_SYNCOUT
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Display1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Display1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              !\Display1:BUART:rx_count_0\
        );
        Output = \Display1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Display1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * \Display1:BUART:rx_state_3\ * 
              \Display1:BUART:rx_state_2\
        );
        Output = \Display1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN13_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              !MODIN13_1 * MODIN13_0 * Net_449_SYNCOUT
            + !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              MODIN13_1 * !MODIN13_0
            + !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              MODIN13_1 * !Net_449_SYNCOUT
        );
        Output = MODIN13_1 (fanout=4)

    MacroCell: Name=MODIN13_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              !MODIN13_0 * Net_449_SYNCOUT
            + !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              MODIN13_0 * !Net_449_SYNCOUT
        );
        Output = MODIN13_0 (fanout=5)

    MacroCell: Name=\Display1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\ * 
              \Display1:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\ * 
              \Display1:BUART:rx_state_2\ * !MODIN13_1 * !Net_449_SYNCOUT
        );
        Output = \Display1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Display1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_449_SYNCOUT
        );
        Output = \Display1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Display2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Display2:BUART:txn\ * \Display2:BUART:tx_state_1\ * 
              !\Display2:BUART:tx_bitclk\
            + \Display2:BUART:txn\ * \Display2:BUART:tx_state_2\
            + !\Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_shift_out\ * !\Display2:BUART:tx_state_2\
            + !\Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_state_2\ * !\Display2:BUART:tx_bitclk\
            + \Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_shift_out\ * !\Display2:BUART:tx_state_2\ * 
              !\Display2:BUART:tx_counter_dp\ * \Display2:BUART:tx_bitclk\
        );
        Output = \Display2:BUART:txn\ (fanout=2)

    MacroCell: Name=\Display2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_2\ * 
              \Display2:BUART:tx_counter_dp\ * \Display2:BUART:tx_bitclk\
            + \Display2:BUART:tx_state_0\ * !\Display2:BUART:tx_state_2\ * 
              \Display2:BUART:tx_bitclk\
        );
        Output = \Display2:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Display2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              !\Display2:BUART:tx_fifo_empty\
            + !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_fifo_empty\ * !\Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_fifo_empty\ * \Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_0\ * !\Display2:BUART:tx_state_2\ * 
              \Display2:BUART:tx_bitclk\
        );
        Output = \Display2:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Display2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_state_2\ * \Display2:BUART:tx_bitclk\
            + \Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_2\ * 
              \Display2:BUART:tx_counter_dp\ * \Display2:BUART:tx_bitclk\
        );
        Output = \Display2:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Display2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_state_2\
            + !\Display2:BUART:tx_bitclk_enable_pre\
        );
        Output = \Display2:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\Display2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Display2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * 
              !\Display2:BUART:rx_state_3\ * \Display2:BUART:rx_state_2\ * 
              !\Display2:BUART:pollcount_1\ * !\Display2:BUART:pollcount_0\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * 
              !\Display2:BUART:rx_state_3\ * \Display2:BUART:rx_state_2\ * 
              !\Display2:BUART:pollcount_1\ * !Net_504_SYNCOUT
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_5\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_4\
        );
        Output = \Display2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Display2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_5\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_4\
        );
        Output = \Display2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Display2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\ * 
              \Display2:BUART:rx_state_2\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_5\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_4\
        );
        Output = \Display2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Display2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_2\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * \Display2:BUART:rx_last\ * 
              !Net_504_SYNCOUT
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_5\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_4\
        );
        Output = \Display2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Display2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              !\Display2:BUART:rx_count_0\
        );
        Output = \Display2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Display2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * \Display2:BUART:rx_state_3\ * 
              \Display2:BUART:rx_state_2\
        );
        Output = \Display2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Display2:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              !\Display2:BUART:pollcount_1\ * \Display2:BUART:pollcount_0\ * 
              Net_504_SYNCOUT
            + !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              \Display2:BUART:pollcount_1\ * !\Display2:BUART:pollcount_0\
            + !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              \Display2:BUART:pollcount_1\ * !Net_504_SYNCOUT
        );
        Output = \Display2:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\Display2:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              !\Display2:BUART:pollcount_0\ * Net_504_SYNCOUT
            + !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              \Display2:BUART:pollcount_0\ * !Net_504_SYNCOUT
        );
        Output = \Display2:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\Display2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\ * 
              \Display2:BUART:rx_state_2\ * !\Display2:BUART:pollcount_1\ * 
              !\Display2:BUART:pollcount_0\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\ * 
              \Display2:BUART:rx_state_2\ * !\Display2:BUART:pollcount_1\ * 
              !Net_504_SYNCOUT
        );
        Output = \Display2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Display2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_504_SYNCOUT
        );
        Output = \Display2:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\RF_Physical:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \RF_Physical:Net_9\ ,
            cs_addr_2 => \RF_Physical:BUART:tx_state_1\ ,
            cs_addr_1 => \RF_Physical:BUART:tx_state_0\ ,
            cs_addr_0 => \RF_Physical:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \RF_Physical:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \RF_Physical:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \RF_Physical:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \RF_Physical:Net_9\ ,
            cs_addr_0 => \RF_Physical:BUART:counter_load_not\ ,
            ce0_reg => \RF_Physical:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \RF_Physical:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RF_Physical:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \RF_Physical:Net_9\ ,
            cs_addr_2 => \RF_Physical:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \RF_Physical:BUART:rx_state_0\ ,
            cs_addr_0 => \RF_Physical:BUART:rx_bitclk_enable\ ,
            route_si => \RF_Physical:BUART:rx_postpoll\ ,
            f0_load => \RF_Physical:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \RF_Physical:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \RF_Physical:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_2 => Net_12 ,
            cs_addr_1 => \Timer_DispenserState:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_DispenserState:TimerUDB:per_zero\ ,
            chain_out => \Timer_DispenserState:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_DispenserState:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_2 => Net_12 ,
            cs_addr_1 => \Timer_DispenserState:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_DispenserState:TimerUDB:per_zero\ ,
            z0_comb => \Timer_DispenserState:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_DispenserState:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_DispenserState:TimerUDB:status_2\ ,
            chain_in => \Timer_DispenserState:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_DispenserState:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_iButtonCRC4LSB:bSR:ctrl_clk_enable\ ,
            cs_addr_0 => Net_160 ,
            route_si => Net_87 ,
            so_comb => Net_996 ,
            f0_bus_stat_comb => \ShiftReg_iButtonCRC4LSB:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_iButtonCRC4LSB:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_iButtonCRC4LSB:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_iButtonCRC4LSB:bSR:status_5\ ,
            clk_en => Net_995 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_995)

    datapathcell: Name =\CRC_Security:sC8:CRCdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_140 ,
            cs_addr_0 => \CRC_Security:control_0\ ,
            route_si => \CRC_Security:si\ ,
            route_ci => \CRC_Security:si\ ,
            cmsb_comb => \CRC_Security:cmsb\ ,
            clk_en => Net_111 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001000000000111100000000000000000010"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_111)

    datapathcell: Name =\ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_Security:bSR:ctrl_clk_enable\ ,
            so_comb => Net_133 ,
            f0_bus_stat_comb => \ShiftReg_Security:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_Security:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_Security:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_Security:bSR:status_5\ ,
            clk_en => Net_111 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_111)

    datapathcell: Name =\Printer:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_470 ,
            cs_addr_2 => \Printer:BUART:tx_state_1\ ,
            cs_addr_1 => \Printer:BUART:tx_state_0\ ,
            cs_addr_0 => \Printer:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Printer:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Printer:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Printer:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Printer:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_470 ,
            cs_addr_0 => \Printer:BUART:counter_load_not\ ,
            ce0_reg => \Printer:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Printer:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Printer:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_470 ,
            cs_addr_2 => \Printer:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Printer:BUART:rx_state_0\ ,
            cs_addr_0 => \Printer:BUART:rx_bitclk_enable\ ,
            route_si => \Printer:BUART:rx_postpoll\ ,
            f0_load => \Printer:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Printer:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Printer:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Dispenser:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_1067 ,
            cs_addr_2 => \Dispenser:BUART:tx_state_1\ ,
            cs_addr_1 => \Dispenser:BUART:tx_state_0\ ,
            cs_addr_0 => \Dispenser:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Dispenser:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Dispenser:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Dispenser:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_1067 ,
            cs_addr_0 => \Dispenser:BUART:counter_load_not\ ,
            ce0_reg => \Dispenser:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Dispenser:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Dispenser:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_1067 ,
            cs_addr_2 => \Dispenser:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Dispenser:BUART:rx_state_0\ ,
            cs_addr_0 => \Dispenser:BUART:rx_bitclk_enable\ ,
            route_si => \Dispenser:BUART:rx_postpoll\ ,
            f0_load => \Dispenser:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Dispenser:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Dispenser:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Display1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Display1:Net_9\ ,
            cs_addr_2 => \Display1:BUART:tx_state_1\ ,
            cs_addr_1 => \Display1:BUART:tx_state_0\ ,
            cs_addr_0 => \Display1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Display1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Display1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Display1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Display1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Display1:Net_9\ ,
            cs_addr_0 => \Display1:BUART:counter_load_not\ ,
            ce0_reg => \Display1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Display1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Display1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Display1:Net_9\ ,
            cs_addr_2 => \Display1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Display1:BUART:rx_state_0\ ,
            cs_addr_0 => \Display1:BUART:rx_bitclk_enable\ ,
            route_si => \Display1:BUART:rx_postpoll\ ,
            f0_load => \Display1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Display1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Display1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Display2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Display2:Net_9\ ,
            cs_addr_2 => \Display2:BUART:tx_state_1\ ,
            cs_addr_1 => \Display2:BUART:tx_state_0\ ,
            cs_addr_0 => \Display2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Display2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Display2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Display2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Display2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Display2:Net_9\ ,
            cs_addr_0 => \Display2:BUART:counter_load_not\ ,
            ce0_reg => \Display2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Display2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Display2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Display2:Net_9\ ,
            cs_addr_2 => \Display2:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Display2:BUART:rx_state_0\ ,
            cs_addr_0 => \Display2:BUART:rx_bitclk_enable\ ,
            route_si => \Display2:BUART:rx_postpoll\ ,
            f0_load => \Display2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Display2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Display2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_iButtonCRC3MSB:bSR:ctrl_clk_enable\ ,
            cs_addr_0 => Net_160 ,
            route_si => Net_996 ,
            so_comb => Net_997 ,
            f0_bus_stat_comb => \ShiftReg_iButtonCRC3MSB:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_iButtonCRC3MSB:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_iButtonCRC3MSB:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_iButtonCRC3MSB:bSR:status_5\ ,
            clk_en => Net_995 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101000000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_995)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\StatusReg_iButton5thCRCBit:sts:sts_reg\
        PORT MAP (
            status_0 => Net_152 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\RF_Physical:BUART:sTX:TxSts\
        PORT MAP (
            clock => \RF_Physical:Net_9\ ,
            status_3 => \RF_Physical:BUART:tx_fifo_notfull\ ,
            status_2 => \RF_Physical:BUART:tx_status_2\ ,
            status_1 => \RF_Physical:BUART:tx_fifo_empty\ ,
            status_0 => \RF_Physical:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RF_Physical:BUART:sRX:RxSts\
        PORT MAP (
            clock => \RF_Physical:Net_9\ ,
            status_5 => \RF_Physical:BUART:rx_status_5\ ,
            status_4 => \RF_Physical:BUART:rx_status_4\ ,
            status_3 => \RF_Physical:BUART:rx_status_3\ ,
            interrupt => Net_36 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_DispenserState:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_12 ,
            clock => Net_10 ,
            status_3 => \Timer_DispenserState:TimerUDB:status_3\ ,
            status_2 => \Timer_DispenserState:TimerUDB:status_2\ ,
            status_0 => \Timer_DispenserState:TimerUDB:status_tc\ ,
            interrupt => Net_59 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_iButtonCRC4LSB:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_iButtonCRC4LSB:bSR:status_6\ ,
            status_5 => \ShiftReg_iButtonCRC4LSB:bSR:status_5\ ,
            status_4 => \ShiftReg_iButtonCRC4LSB:bSR:status_4\ ,
            status_3 => \ShiftReg_iButtonCRC4LSB:bSR:status_3\ ,
            status_2 => Net_160 ,
            clk_en => Net_995 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_995)

    statusicell: Name =\ShiftReg_Security:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_Security:bSR:status_6\ ,
            status_5 => \ShiftReg_Security:bSR:status_5\ ,
            status_4 => \ShiftReg_Security:bSR:status_4\ ,
            status_3 => \ShiftReg_Security:bSR:status_3\ ,
            clk_en => Net_111 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_111)

    statusicell: Name =\Printer:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_470 ,
            status_3 => \Printer:BUART:tx_fifo_notfull\ ,
            status_2 => \Printer:BUART:tx_status_2\ ,
            status_1 => \Printer:BUART:tx_fifo_empty\ ,
            status_0 => \Printer:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Printer:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_470 ,
            status_5 => \Printer:BUART:rx_status_5\ ,
            status_4 => \Printer:BUART:rx_status_4\ ,
            status_3 => \Printer:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Dispenser:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_1067 ,
            status_3 => \Dispenser:BUART:tx_fifo_notfull\ ,
            status_2 => \Dispenser:BUART:tx_status_2\ ,
            status_1 => \Dispenser:BUART:tx_fifo_empty\ ,
            status_0 => \Dispenser:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Dispenser:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_1067 ,
            status_5 => \Dispenser:BUART:rx_status_5\ ,
            status_4 => \Dispenser:BUART:rx_status_4\ ,
            status_3 => \Dispenser:BUART:rx_status_3\ ,
            status_2 => \Dispenser:BUART:rx_status_2\ ,
            interrupt => Net_481 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Display1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Display1:Net_9\ ,
            status_3 => \Display1:BUART:tx_fifo_notfull\ ,
            status_2 => \Display1:BUART:tx_status_2\ ,
            status_1 => \Display1:BUART:tx_fifo_empty\ ,
            status_0 => \Display1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Display1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Display1:Net_9\ ,
            status_5 => \Display1:BUART:rx_status_5\ ,
            status_4 => \Display1:BUART:rx_status_4\ ,
            status_3 => \Display1:BUART:rx_status_3\ ,
            interrupt => Net_492 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Display2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Display2:Net_9\ ,
            status_3 => \Display2:BUART:tx_fifo_notfull\ ,
            status_2 => \Display2:BUART:tx_status_2\ ,
            status_1 => \Display2:BUART:tx_fifo_empty\ ,
            status_0 => \Display2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Display2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Display2:Net_9\ ,
            status_5 => \Display2:BUART:rx_status_5\ ,
            status_4 => \Display2:BUART:rx_status_4\ ,
            status_3 => \Display2:BUART:rx_status_3\ ,
            interrupt => Net_528 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_iButtonCRC3MSB:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_iButtonCRC3MSB:bSR:status_6\ ,
            status_5 => \ShiftReg_iButtonCRC3MSB:bSR:status_5\ ,
            status_4 => \ShiftReg_iButtonCRC3MSB:bSR:status_4\ ,
            status_3 => \ShiftReg_iButtonCRC3MSB:bSR:status_3\ ,
            status_2 => Net_160 ,
            clk_en => Net_995 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_995)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =SCL_Bus(0)_SYNC
        PORT MAP (
            in => \I2C_Bus:Net_1109_0\ ,
            out => \I2C_Bus:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA_Bus(0)_SYNC
        PORT MAP (
            in => \I2C_Bus:Net_1109_1\ ,
            out => \I2C_Bus:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_Disp2(0)_SYNC
        PORT MAP (
            in => Net_504 ,
            out => Net_504_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_Disp1(0)_SYNC
        PORT MAP (
            in => Net_449 ,
            out => Net_449_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_Pump(0)_SYNC
        PORT MAP (
            in => Net_397 ,
            out => Net_397_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_Print(0)_SYNC
        PORT MAP (
            in => Net_363 ,
            out => Net_363_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_RF(0)_SYNC
        PORT MAP (
            in => Net_7 ,
            out => Net_7_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Reset_DispenserTimer:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Reset_DispenserTimer:control_7\ ,
            control_6 => \Reset_DispenserTimer:control_6\ ,
            control_5 => \Reset_DispenserTimer:control_5\ ,
            control_4 => \Reset_DispenserTimer:control_4\ ,
            control_3 => \Reset_DispenserTimer:control_3\ ,
            control_2 => \Reset_DispenserTimer:control_2\ ,
            control_1 => \Reset_DispenserTimer:control_1\ ,
            control_0 => Net_12 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer_DispenserState:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \Timer_DispenserState:TimerUDB:control_7\ ,
            control_6 => \Timer_DispenserState:TimerUDB:control_6\ ,
            control_5 => \Timer_DispenserState:TimerUDB:control_5\ ,
            control_4 => \Timer_DispenserState:TimerUDB:control_4\ ,
            control_3 => \Timer_DispenserState:TimerUDB:control_3\ ,
            control_2 => \Timer_DispenserState:TimerUDB:control_2\ ,
            control_1 => \Timer_DispenserState:TimerUDB:control_1\ ,
            control_0 => \Timer_DispenserState:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ShiftReg_iButtonCRC4LSB:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_iButtonCRC4LSB:bSR:control_7\ ,
            control_6 => \ShiftReg_iButtonCRC4LSB:bSR:control_6\ ,
            control_5 => \ShiftReg_iButtonCRC4LSB:bSR:control_5\ ,
            control_4 => \ShiftReg_iButtonCRC4LSB:bSR:control_4\ ,
            control_3 => \ShiftReg_iButtonCRC4LSB:bSR:control_3\ ,
            control_2 => \ShiftReg_iButtonCRC4LSB:bSR:control_2\ ,
            control_1 => \ShiftReg_iButtonCRC4LSB:bSR:control_1\ ,
            control_0 => \ShiftReg_iButtonCRC4LSB:bSR:ctrl_clk_enable\ ,
            clk_en => Net_995 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_995)

    controlcell: Name =\Input_iButton:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Input_iButton:control_7\ ,
            control_6 => \Input_iButton:control_6\ ,
            control_5 => \Input_iButton:control_5\ ,
            control_4 => \Input_iButton:control_4\ ,
            control_3 => \Input_iButton:control_3\ ,
            control_2 => \Input_iButton:control_2\ ,
            control_1 => \Input_iButton:control_1\ ,
            control_0 => Net_872 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Clock_iButton:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Clock_iButton:control_7\ ,
            control_6 => \Clock_iButton:control_6\ ,
            control_5 => \Clock_iButton:control_5\ ,
            control_4 => \Clock_iButton:control_4\ ,
            control_3 => \Clock_iButton:control_3\ ,
            control_2 => \Clock_iButton:control_2\ ,
            control_1 => \Clock_iButton:control_1\ ,
            control_0 => Net_995 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\CRC_Security:SyncCtrl:CtrlReg\
        PORT MAP (
            control_7 => \CRC_Security:control_7\ ,
            control_6 => \CRC_Security:control_6\ ,
            control_5 => \CRC_Security:control_5\ ,
            control_4 => \CRC_Security:control_4\ ,
            control_3 => \CRC_Security:control_3\ ,
            control_2 => \CRC_Security:control_2\ ,
            control_1 => \CRC_Security:control_1\ ,
            control_0 => \CRC_Security:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ShiftReg_Security:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_Security:bSR:control_7\ ,
            control_6 => \ShiftReg_Security:bSR:control_6\ ,
            control_5 => \ShiftReg_Security:bSR:control_5\ ,
            control_4 => \ShiftReg_Security:bSR:control_4\ ,
            control_3 => \ShiftReg_Security:bSR:control_3\ ,
            control_2 => \ShiftReg_Security:bSR:control_2\ ,
            control_1 => \ShiftReg_Security:bSR:control_1\ ,
            control_0 => \ShiftReg_Security:bSR:ctrl_clk_enable\ ,
            clk_en => Net_111 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_111)

    controlcell: Name =\Clock_CRC:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Clock_CRC:control_7\ ,
            control_6 => \Clock_CRC:control_6\ ,
            control_5 => \Clock_CRC:control_5\ ,
            control_4 => \Clock_CRC:control_4\ ,
            control_3 => \Clock_CRC:control_3\ ,
            control_2 => \Clock_CRC:control_2\ ,
            control_1 => \Clock_CRC:control_1\ ,
            control_0 => Net_111 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Reset_CRC:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Reset_CRC:control_7\ ,
            control_6 => \Reset_CRC:control_6\ ,
            control_5 => \Reset_CRC:control_5\ ,
            control_4 => \Reset_CRC:control_4\ ,
            control_3 => \Reset_CRC:control_3\ ,
            control_2 => \Reset_CRC:control_2\ ,
            control_1 => \Reset_CRC:control_1\ ,
            control_0 => Net_140 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Reset_iButton:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Reset_iButton:control_7\ ,
            control_6 => \Reset_iButton:control_6\ ,
            control_5 => \Reset_iButton:control_5\ ,
            control_4 => \Reset_iButton:control_4\ ,
            control_3 => \Reset_iButton:control_3\ ,
            control_2 => \Reset_iButton:control_2\ ,
            control_1 => \Reset_iButton:control_1\ ,
            control_0 => Net_160 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ShiftReg_iButtonCRC3MSB:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_iButtonCRC3MSB:bSR:control_7\ ,
            control_6 => \ShiftReg_iButtonCRC3MSB:bSR:control_6\ ,
            control_5 => \ShiftReg_iButtonCRC3MSB:bSR:control_5\ ,
            control_4 => \ShiftReg_iButtonCRC3MSB:bSR:control_4\ ,
            control_3 => \ShiftReg_iButtonCRC3MSB:bSR:control_3\ ,
            control_2 => \ShiftReg_iButtonCRC3MSB:bSR:control_2\ ,
            control_1 => \ShiftReg_iButtonCRC3MSB:bSR:control_1\ ,
            control_0 => \ShiftReg_iButtonCRC3MSB:bSR:ctrl_clk_enable\ ,
            clk_en => Net_995 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_995)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\RF_Physical:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \RF_Physical:Net_9\ ,
            load => \RF_Physical:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \RF_Physical:BUART:rx_count_2\ ,
            count_1 => \RF_Physical:BUART:rx_count_1\ ,
            count_0 => \RF_Physical:BUART:rx_count_0\ ,
            tc => \RF_Physical:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Printer:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_470 ,
            load => \Printer:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \Printer:BUART:rx_count_2\ ,
            count_1 => \Printer:BUART:rx_count_1\ ,
            count_0 => \Printer:BUART:rx_count_0\ ,
            tc => \Printer:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Dispenser:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_1067 ,
            load => \Dispenser:BUART:rx_counter_load\ ,
            count_6 => MODIN12_6 ,
            count_5 => MODIN12_5 ,
            count_4 => MODIN12_4 ,
            count_3 => MODIN12_3 ,
            count_2 => \Dispenser:BUART:rx_count_2\ ,
            count_1 => \Dispenser:BUART:rx_count_1\ ,
            count_0 => \Dispenser:BUART:rx_count_0\ ,
            tc => \Dispenser:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Display1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Display1:Net_9\ ,
            load => \Display1:BUART:rx_counter_load\ ,
            count_6 => MODIN16_6 ,
            count_5 => MODIN16_5 ,
            count_4 => MODIN16_4 ,
            count_3 => MODIN16_3 ,
            count_2 => \Display1:BUART:rx_count_2\ ,
            count_1 => \Display1:BUART:rx_count_1\ ,
            count_0 => \Display1:BUART:rx_count_0\ ,
            tc => \Display1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Display2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Display2:Net_9\ ,
            load => \Display2:BUART:rx_counter_load\ ,
            count_6 => \Display2:BUART:rx_count_6\ ,
            count_5 => \Display2:BUART:rx_count_5\ ,
            count_4 => \Display2:BUART:rx_count_4\ ,
            count_3 => \Display2:BUART:rx_count_3\ ,
            count_2 => \Display2:BUART:rx_count_2\ ,
            count_1 => \Display2:BUART:rx_count_1\ ,
            count_0 => \Display2:BUART:rx_count_0\ ,
            tc => \Display2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\RF_Physical:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_36 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =DispenserStateTimeout_ISR
        PORT MAP (
            interrupt => Net_59 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Dispenser:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_481 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Display1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_492 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Display2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_528 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Counter_ISR
        PORT MAP (
            interrupt => Net_701 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C_Bus:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Bus:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :   18 :   54 :   72 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :  129 :   63 :  192 : 67.19 %
  Unique P-terms              :  235 :  149 :  384 : 61.20 %
  Total P-terms               :  275 :      :      :        
  Datapath Cells              :   21 :    3 :   24 : 87.50 %
  Status Cells                :   22 :    2 :   24 : 91.67 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :   14 :      :      :        
    Sync Cells (x7)           :    2 :      :      :        
    Routed Count7 Load/Enable :    5 :      :      :        
  Control Cells               :   16 :    8 :   24 : 66.67 %
    Control Registers         :   11 :      :      :        
    Count7 Cells              :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.140ms
Tech mapping phase: Elapsed time ==> 0s.202ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Rx_Disp1(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Rx_Disp2(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Rx_Print(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Rx_Pump(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Rx_RF(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_Bus(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_Bus(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Tx_Disp1(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Tx_Disp2(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : Tx_Print(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Tx_Pump(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Tx_RF(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : eepromWP(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : iButton1(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : iButton2(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.358ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   44 :    4 :   48 :  91.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.77
                   Pterms :            5.68
               Macrocells :            2.93
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1280, final cost is 1280 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :      10.73 :       5.86
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Printer:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_state_2\ * \Printer:BUART:tx_bitclk\
            + \Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_2\ * 
              \Printer:BUART:tx_counter_dp\ * \Printer:BUART:tx_bitclk\
        );
        Output = \Printer:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Printer:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_2\ * 
              \Printer:BUART:tx_counter_dp\ * \Printer:BUART:tx_bitclk\
            + \Printer:BUART:tx_state_0\ * !\Printer:BUART:tx_state_2\ * 
              \Printer:BUART:tx_bitclk\
        );
        Output = \Printer:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Printer:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\
            + !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_state_2\
        );
        Output = \Printer:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:tx_fifo_notfull\
        );
        Output = \Display2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Display2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_state_2\
            + !\Display2:BUART:tx_bitclk_enable_pre\
        );
        Output = \Display2:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              !\Display2:BUART:tx_fifo_empty\
            + !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_fifo_empty\ * !\Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_fifo_empty\ * \Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_0\ * !\Display2:BUART:tx_state_2\ * 
              \Display2:BUART:tx_bitclk\
        );
        Output = \Display2:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_fifo_empty\ * \Display2:BUART:tx_state_2\
        );
        Output = \Display2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Printer:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_470 ,
        cs_addr_0 => \Printer:BUART:counter_load_not\ ,
        ce0_reg => \Printer:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Printer:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Display2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Display2:Net_9\ ,
        status_3 => \Display2:BUART:tx_fifo_notfull\ ,
        status_2 => \Display2:BUART:tx_status_2\ ,
        status_1 => \Display2:BUART:tx_fifo_empty\ ,
        status_0 => \Display2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Display2:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Display2:BUART:txn\ * \Display2:BUART:tx_state_1\ * 
              !\Display2:BUART:tx_bitclk\
            + \Display2:BUART:txn\ * \Display2:BUART:tx_state_2\
            + !\Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_shift_out\ * !\Display2:BUART:tx_state_2\
            + !\Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_state_2\ * !\Display2:BUART:tx_bitclk\
            + \Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_shift_out\ * !\Display2:BUART:tx_state_2\ * 
              !\Display2:BUART:tx_counter_dp\ * \Display2:BUART:tx_bitclk\
        );
        Output = \Display2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Display2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_state_2\ * \Display2:BUART:tx_bitclk\
            + \Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_2\ * 
              \Display2:BUART:tx_counter_dp\ * \Display2:BUART:tx_bitclk\
        );
        Output = \Display2:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\
            + !\Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_0\ * 
              !\Display2:BUART:tx_state_2\
        );
        Output = \Display2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_499, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:txn\
        );
        Output = Net_499 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Display2:BUART:tx_state_1\ * \Display2:BUART:tx_state_0\ * 
              \Display2:BUART:tx_bitclk_enable_pre\ * 
              \Display2:BUART:tx_state_2\
            + \Display2:BUART:tx_state_1\ * !\Display2:BUART:tx_state_2\ * 
              \Display2:BUART:tx_counter_dp\ * \Display2:BUART:tx_bitclk\
            + \Display2:BUART:tx_state_0\ * !\Display2:BUART:tx_state_2\ * 
              \Display2:BUART:tx_bitclk\
        );
        Output = \Display2:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\Display2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Display2:Net_9\ ,
        cs_addr_2 => \Display2:BUART:tx_state_1\ ,
        cs_addr_1 => \Display2:BUART:tx_state_0\ ,
        cs_addr_0 => \Display2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Display2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Display2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Display2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RF_Physical:BUART:sTX:TxSts\
    PORT MAP (
        clock => \RF_Physical:Net_9\ ,
        status_3 => \RF_Physical:BUART:tx_fifo_notfull\ ,
        status_2 => \RF_Physical:BUART:tx_status_2\ ,
        status_1 => \RF_Physical:BUART:tx_fifo_empty\ ,
        status_0 => \RF_Physical:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RF_Physical:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \RF_Physical:BUART:txn\ * \RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_bitclk\
            + \RF_Physical:BUART:txn\ * \RF_Physical:BUART:tx_state_2\
            + !\RF_Physical:BUART:tx_state_1\ * 
              \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_shift_out\ * 
              !\RF_Physical:BUART:tx_state_2\
            + !\RF_Physical:BUART:tx_state_1\ * 
              \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\ * 
              !\RF_Physical:BUART:tx_bitclk\
            + \RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_shift_out\ * 
              !\RF_Physical:BUART:tx_state_2\ * 
              !\RF_Physical:BUART:tx_counter_dp\ * 
              \RF_Physical:BUART:tx_bitclk\
        );
        Output = \RF_Physical:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RF_Physical:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \RF_Physical:BUART:tx_state_1\ * \RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_2\ * 
              \RF_Physical:BUART:tx_counter_dp\ * 
              \RF_Physical:BUART:tx_bitclk\
            + \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\ * \RF_Physical:BUART:tx_bitclk\
        );
        Output = \RF_Physical:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\RF_Physical:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              !\RF_Physical:BUART:tx_fifo_empty\
            + !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_fifo_empty\ * 
              !\RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_1\ * \RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_fifo_empty\ * 
              \RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\ * \RF_Physical:BUART:tx_bitclk\
        );
        Output = \RF_Physical:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RF_Physical:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_state_2\
            + !\RF_Physical:BUART:tx_bitclk_enable_pre\
        );
        Output = \RF_Physical:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RF_Physical:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_fifo_empty\ * 
              \RF_Physical:BUART:tx_state_2\
        );
        Output = \RF_Physical:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Display2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Display2:Net_9\ ,
        cs_addr_0 => \Display2:BUART:counter_load_not\ ,
        ce0_reg => \Display2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Display2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Printer:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_470 ,
        status_5 => \Printer:BUART:rx_status_5\ ,
        status_4 => \Printer:BUART:rx_status_4\ ,
        status_3 => \Printer:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Display2:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display2:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\RF_Physical:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\
            + !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\
        );
        Output = \RF_Physical:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RF_Physical:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_1\ * \RF_Physical:BUART:tx_state_0\ * 
              \RF_Physical:BUART:tx_bitclk_enable_pre\ * 
              \RF_Physical:BUART:tx_state_2\
            + \RF_Physical:BUART:tx_state_1\ * \RF_Physical:BUART:tx_state_0\ * 
              !\RF_Physical:BUART:tx_state_2\ * \RF_Physical:BUART:tx_bitclk\
            + \RF_Physical:BUART:tx_state_1\ * 
              !\RF_Physical:BUART:tx_state_2\ * 
              \RF_Physical:BUART:tx_counter_dp\ * 
              \RF_Physical:BUART:tx_bitclk\
        );
        Output = \RF_Physical:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \RF_Physical:Net_9\ ,
        cs_addr_0 => \RF_Physical:BUART:counter_load_not\ ,
        ce0_reg => \RF_Physical:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \RF_Physical:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_Disp2(0)_SYNC
    PORT MAP (
        in => Net_504 ,
        out => Net_504_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SDA_Bus(0)_SYNC
    PORT MAP (
        in => \I2C_Bus:Net_1109_1\ ,
        out => \I2C_Bus:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCL_Bus(0)_SYNC
    PORT MAP (
        in => \I2C_Bus:Net_1109_0\ ,
        out => \I2C_Bus:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Display2:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              !\Display2:BUART:pollcount_1\ * \Display2:BUART:pollcount_0\ * 
              Net_504_SYNCOUT
            + !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              \Display2:BUART:pollcount_1\ * !\Display2:BUART:pollcount_0\
            + !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              \Display2:BUART:pollcount_1\ * !Net_504_SYNCOUT
        );
        Output = \Display2:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display2:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              !\Display2:BUART:pollcount_0\ * Net_504_SYNCOUT
            + !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              \Display2:BUART:pollcount_0\ * !Net_504_SYNCOUT
        );
        Output = \Display2:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Display2:BUART:pollcount_1\
            + \Display2:BUART:pollcount_0\ * Net_504_SYNCOUT
        );
        Output = \Display2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:rx_count_2\ * !\Display2:BUART:rx_count_1\ * 
              !\Display2:BUART:rx_count_0\
        );
        Output = \Display2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Display2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Display2:BUART:rx_load_fifo\ * \Display2:BUART:rx_fifofull\
        );
        Output = \Display2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Display2:BUART:rx_fifonotempty\ * 
              \Display2:BUART:rx_state_stop1_reg\
        );
        Output = \Display2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Display2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Display2:Net_9\ ,
        cs_addr_2 => \Display2:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Display2:BUART:rx_state_0\ ,
        cs_addr_0 => \Display2:BUART:rx_bitclk_enable\ ,
        route_si => \Display2:BUART:rx_postpoll\ ,
        f0_load => \Display2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Display2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Display2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Display2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Display2:Net_9\ ,
        status_5 => \Display2:BUART:rx_status_5\ ,
        status_4 => \Display2:BUART:rx_status_4\ ,
        status_3 => \Display2:BUART:rx_status_3\ ,
        interrupt => Net_528 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Printer:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              !\Printer:BUART:tx_fifo_empty\
            + !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_fifo_empty\ * !\Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_fifo_empty\ * \Printer:BUART:tx_state_2\
            + \Printer:BUART:tx_state_0\ * !\Printer:BUART:tx_state_2\ * 
              \Printer:BUART:tx_bitclk\
        );
        Output = \Printer:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Printer:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_bitclk_enable_pre\ * 
              \Printer:BUART:tx_fifo_empty\ * \Printer:BUART:tx_state_2\
        );
        Output = \Printer:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Printer:BUART:txn\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Printer:BUART:txn\ * \Printer:BUART:tx_state_1\ * 
              !\Printer:BUART:tx_bitclk\
            + \Printer:BUART:txn\ * \Printer:BUART:tx_state_2\
            + !\Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_shift_out\ * !\Printer:BUART:tx_state_2\
            + !\Printer:BUART:tx_state_1\ * \Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_state_2\ * !\Printer:BUART:tx_bitclk\
            + \Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              !\Printer:BUART:tx_shift_out\ * !\Printer:BUART:tx_state_2\ * 
              !\Printer:BUART:tx_counter_dp\ * \Printer:BUART:tx_bitclk\
        );
        Output = \Printer:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Printer:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Printer:BUART:tx_state_1\ * !\Printer:BUART:tx_state_0\ * 
              \Printer:BUART:tx_state_2\
            + !\Printer:BUART:tx_bitclk_enable_pre\
        );
        Output = \Printer:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_358, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:txn\
        );
        Output = Net_358 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Printer:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_470 ,
        cs_addr_2 => \Printer:BUART:tx_state_1\ ,
        cs_addr_1 => \Printer:BUART:tx_state_0\ ,
        cs_addr_0 => \Printer:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Printer:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Printer:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Printer:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\ShiftReg_Security:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_Security:bSR:status_6\ ,
        status_5 => \ShiftReg_Security:bSR:status_5\ ,
        status_4 => \ShiftReg_Security:bSR:status_4\ ,
        status_3 => \ShiftReg_Security:bSR:status_3\ ,
        clk_en => Net_111 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_111)

controlcell: Name =\ShiftReg_Security:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_Security:bSR:control_7\ ,
        control_6 => \ShiftReg_Security:bSR:control_6\ ,
        control_5 => \ShiftReg_Security:bSR:control_5\ ,
        control_4 => \ShiftReg_Security:bSR:control_4\ ,
        control_3 => \ShiftReg_Security:bSR:control_3\ ,
        control_2 => \ShiftReg_Security:bSR:control_2\ ,
        control_1 => \ShiftReg_Security:bSR:control_1\ ,
        control_0 => \ShiftReg_Security:bSR:ctrl_clk_enable\ ,
        clk_en => Net_111 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_111)

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RF_Physical:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:tx_fifo_notfull\
        );
        Output = \RF_Physical:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Display1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_state_2\ * \Display1:BUART:tx_bitclk\
            + \Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_2\ * 
              \Display1:BUART:tx_counter_dp\ * \Display1:BUART:tx_bitclk\
        );
        Output = \Display1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_2\ * 
              \Display1:BUART:tx_counter_dp\ * \Display1:BUART:tx_bitclk\
            + \Display1:BUART:tx_state_0\ * !\Display1:BUART:tx_state_2\ * 
              \Display1:BUART:tx_bitclk\
        );
        Output = \Display1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\
            + !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_state_2\
        );
        Output = \Display1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              !\Display1:BUART:rx_count_0\
        );
        Output = \Display1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\RF_Physical:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \RF_Physical:Net_9\ ,
        cs_addr_2 => \RF_Physical:BUART:tx_state_1\ ,
        cs_addr_1 => \RF_Physical:BUART:tx_state_0\ ,
        cs_addr_0 => \RF_Physical:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \RF_Physical:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \RF_Physical:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \RF_Physical:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Display1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Display1:Net_9\ ,
        load => \Display1:BUART:rx_counter_load\ ,
        count_6 => MODIN16_6 ,
        count_5 => MODIN16_5 ,
        count_4 => MODIN16_4 ,
        count_3 => MODIN16_3 ,
        count_2 => \Display1:BUART:rx_count_2\ ,
        count_1 => \Display1:BUART:rx_count_1\ ,
        count_0 => \Display1:BUART:rx_count_0\ ,
        tc => \Display1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Printer:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              !\Printer:BUART:rx_count_0\
        );
        Output = \Printer:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Printer:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN5_1
            + MODIN5_0 * Net_363_SYNCOUT
        );
        Output = \Printer:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              !MODIN5_0 * Net_363_SYNCOUT
            + !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              MODIN5_0 * !Net_363_SYNCOUT
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              !MODIN5_1 * MODIN5_0 * Net_363_SYNCOUT
            + !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
            + !\Printer:BUART:rx_count_2\ * !\Printer:BUART:rx_count_1\ * 
              MODIN5_1 * !Net_363_SYNCOUT
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Printer:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Printer:BUART:rx_load_fifo\ * \Printer:BUART:rx_fifofull\
        );
        Output = \Printer:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Printer:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:tx_fifo_notfull\
        );
        Output = \Printer:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Printer:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Printer:BUART:rx_fifonotempty\ * 
              \Printer:BUART:rx_state_stop1_reg\
        );
        Output = \Printer:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_504_SYNCOUT
        );
        Output = \Display2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Printer:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_470 ,
        cs_addr_2 => \Printer:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Printer:BUART:rx_state_0\ ,
        cs_addr_0 => \Printer:BUART:rx_bitclk_enable\ ,
        route_si => \Printer:BUART:rx_postpoll\ ,
        f0_load => \Printer:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Printer:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Printer:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Printer:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_470 ,
        status_3 => \Printer:BUART:tx_fifo_notfull\ ,
        status_2 => \Printer:BUART:tx_status_2\ ,
        status_1 => \Printer:BUART:tx_fifo_empty\ ,
        status_0 => \Printer:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Clock_CRC:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Clock_CRC:control_7\ ,
        control_6 => \Clock_CRC:control_6\ ,
        control_5 => \Clock_CRC:control_5\ ,
        control_4 => \Clock_CRC:control_4\ ,
        control_3 => \Clock_CRC:control_3\ ,
        control_2 => \Clock_CRC:control_2\ ,
        control_1 => \Clock_CRC:control_1\ ,
        control_0 => Net_111 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Printer:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              !\Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
            + !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              !\Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\ * 
              !MODIN5_1 * !Net_363_SYNCOUT
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \Printer:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Printer:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\
            + !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_2\
            + !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * !\Printer:BUART:rx_state_3\ * 
              !\Printer:BUART:rx_state_2\ * \Printer:BUART:rx_last\ * 
              !Net_363_SYNCOUT
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \Printer:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Printer:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \Printer:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Printer:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Printer:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Printer:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
            + !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\ * \Printer:BUART:rx_state_2\ * 
              !MODIN5_1 * !Net_363_SYNCOUT
        );
        Output = \Printer:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Printer:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_state_3\ * 
              \Printer:BUART:rx_state_2\
        );
        Output = \Printer:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Printer:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * \Printer:BUART:rx_bitclk_enable\ * 
              \Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\Printer:BUART:tx_ctrl_mark_last\ * \Printer:BUART:rx_state_0\ * 
              !\Printer:BUART:rx_state_3\ * !\Printer:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \Printer:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Printer:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Printer:BUART:tx_ctrl_mark_last\ * 
              !\Printer:BUART:rx_state_0\ * !\Printer:BUART:rx_state_3\ * 
              !\Printer:BUART:rx_state_2\
        );
        Output = \Printer:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Display1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Display1:Net_9\ ,
        cs_addr_0 => \Display1:BUART:counter_load_not\ ,
        ce0_reg => \Display1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Display1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Printer:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_470 ,
        load => \Printer:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \Printer:BUART:rx_count_2\ ,
        count_1 => \Printer:BUART:rx_count_1\ ,
        count_0 => \Printer:BUART:rx_count_0\ ,
        tc => \Printer:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Display2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * 
              !\Display2:BUART:rx_state_3\ * \Display2:BUART:rx_state_2\ * 
              !\Display2:BUART:pollcount_1\ * !\Display2:BUART:pollcount_0\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * 
              !\Display2:BUART:rx_state_3\ * \Display2:BUART:rx_state_2\ * 
              !\Display2:BUART:pollcount_1\ * !Net_504_SYNCOUT
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_5\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_4\
        );
        Output = \Display2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_2\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * \Display2:BUART:rx_last\ * 
              !Net_504_SYNCOUT
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_5\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_4\
        );
        Output = \Display2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\ * 
              \Display2:BUART:rx_state_2\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_5\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_4\
        );
        Output = \Display2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Display2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\ * 
              \Display2:BUART:rx_state_2\ * !\Display2:BUART:pollcount_1\ * 
              !\Display2:BUART:pollcount_0\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\ * 
              \Display2:BUART:rx_state_2\ * !\Display2:BUART:pollcount_1\ * 
              !Net_504_SYNCOUT
        );
        Output = \Display2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * \Display2:BUART:rx_state_3\ * 
              \Display2:BUART:rx_state_2\
        );
        Output = \Display2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * 
              \Display2:BUART:rx_bitclk_enable\ * \Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_5\
            + !\Display2:BUART:tx_ctrl_mark_last\ * 
              \Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\ * !\Display2:BUART:rx_count_6\ * 
              !\Display2:BUART:rx_count_4\
        );
        Output = \Display2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display2:BUART:tx_ctrl_mark_last\ * 
              !\Display2:BUART:rx_state_0\ * !\Display2:BUART:rx_state_3\ * 
              !\Display2:BUART:rx_state_2\
        );
        Output = \Display2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\Display2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Display2:Net_9\ ,
        load => \Display2:BUART:rx_counter_load\ ,
        count_6 => \Display2:BUART:rx_count_6\ ,
        count_5 => \Display2:BUART:rx_count_5\ ,
        count_4 => \Display2:BUART:rx_count_4\ ,
        count_3 => \Display2:BUART:rx_count_3\ ,
        count_2 => \Display2:BUART:rx_count_2\ ,
        count_1 => \Display2:BUART:rx_count_1\ ,
        count_0 => \Display2:BUART:rx_count_0\ ,
        tc => \Display2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Display1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * 
              !\Display1:BUART:rx_state_3\ * \Display1:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * 
              !\Display1:BUART:rx_state_3\ * \Display1:BUART:rx_state_2\ * 
              !MODIN13_1 * !Net_449_SYNCOUT
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Display1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\ * 
              \Display1:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\ * 
              \Display1:BUART:rx_state_2\ * !MODIN13_1 * !Net_449_SYNCOUT
        );
        Output = \Display1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * \Display1:BUART:rx_state_3\ * 
              \Display1:BUART:rx_state_2\
        );
        Output = \Display1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\
        );
        Output = \Display1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Display1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_449_SYNCOUT
        );
        Output = \Display1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_2\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * \Display1:BUART:rx_last\ * 
              !Net_449_SYNCOUT
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Display1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Display1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Display1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display1:BUART:tx_ctrl_mark_last\ * 
              !\Display1:BUART:rx_state_0\ * 
              \Display1:BUART:rx_bitclk_enable\ * \Display1:BUART:rx_state_3\ * 
              \Display1:BUART:rx_state_2\
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\Display1:BUART:tx_ctrl_mark_last\ * 
              \Display1:BUART:rx_state_0\ * !\Display1:BUART:rx_state_3\ * 
              !\Display1:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Display1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_2 => Net_12 ,
        cs_addr_1 => \Timer_DispenserState:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_DispenserState:TimerUDB:per_zero\ ,
        chain_out => \Timer_DispenserState:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_DispenserState:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\Timer_DispenserState:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_12 ,
        clock => Net_10 ,
        status_3 => \Timer_DispenserState:TimerUDB:status_3\ ,
        status_2 => \Timer_DispenserState:TimerUDB:status_2\ ,
        status_0 => \Timer_DispenserState:TimerUDB:status_tc\ ,
        interrupt => Net_59 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_DispenserState:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \Timer_DispenserState:TimerUDB:control_7\ ,
        control_6 => \Timer_DispenserState:TimerUDB:control_6\ ,
        control_5 => \Timer_DispenserState:TimerUDB:control_5\ ,
        control_4 => \Timer_DispenserState:TimerUDB:control_4\ ,
        control_3 => \Timer_DispenserState:TimerUDB:control_3\ ,
        control_2 => \Timer_DispenserState:TimerUDB:control_2\ ,
        control_1 => \Timer_DispenserState:TimerUDB:control_1\ ,
        control_0 => \Timer_DispenserState:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN13_1, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              !MODIN13_1 * MODIN13_0 * Net_449_SYNCOUT
            + !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              MODIN13_1 * !MODIN13_0
            + !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              MODIN13_1 * !Net_449_SYNCOUT
        );
        Output = MODIN13_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN13_0, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              !MODIN13_0 * Net_449_SYNCOUT
            + !\Display1:BUART:rx_count_2\ * !\Display1:BUART:rx_count_1\ * 
              MODIN13_0 * !Net_449_SYNCOUT
        );
        Output = MODIN13_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN13_1
            + MODIN13_0 * Net_449_SYNCOUT
        );
        Output = \Display1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Display1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Display1:BUART:txn\ * \Display1:BUART:tx_state_1\ * 
              !\Display1:BUART:tx_bitclk\
            + \Display1:BUART:txn\ * \Display1:BUART:tx_state_2\
            + !\Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_shift_out\ * !\Display1:BUART:tx_state_2\
            + !\Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_state_2\ * !\Display1:BUART:tx_bitclk\
            + \Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_shift_out\ * !\Display1:BUART:tx_state_2\ * 
              !\Display1:BUART:tx_counter_dp\ * \Display1:BUART:tx_bitclk\
        );
        Output = \Display1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_444, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:txn\
        );
        Output = Net_444 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_DispenserState:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_DispenserState:TimerUDB:control_7\ * 
              \Timer_DispenserState:TimerUDB:per_zero\
        );
        Output = \Timer_DispenserState:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Display1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Display1:Net_9\ ,
        cs_addr_2 => \Display1:BUART:tx_state_1\ ,
        cs_addr_1 => \Display1:BUART:tx_state_0\ ,
        cs_addr_0 => \Display1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Display1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Display1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Display1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Reset_CRC:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Reset_CRC:control_7\ ,
        control_6 => \Reset_CRC:control_6\ ,
        control_5 => \Reset_CRC:control_5\ ,
        control_4 => \Reset_CRC:control_4\ ,
        control_3 => \Reset_CRC:control_3\ ,
        control_2 => \Reset_CRC:control_2\ ,
        control_1 => \Reset_CRC:control_1\ ,
        control_0 => Net_140 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =Rx_RF(0)_SYNC
    PORT MAP (
        in => Net_7 ,
        out => Net_7_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_Disp1(0)_SYNC
    PORT MAP (
        in => Net_449 ,
        out => Net_449_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_Print(0)_SYNC
    PORT MAP (
        in => Net_363 ,
        out => Net_363_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_Pump(0)_SYNC
    PORT MAP (
        in => Net_397 ,
        out => Net_397_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_152, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_996 * Net_997
            + Net_996 * !Net_997
        );
        Output = Net_152 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Display1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Display1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              !\Display1:BUART:tx_fifo_empty\
            + !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              !\Display1:BUART:tx_fifo_empty\ * !\Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_1\ * \Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_fifo_empty\ * \Display1:BUART:tx_state_2\
            + \Display1:BUART:tx_state_0\ * !\Display1:BUART:tx_state_2\ * 
              \Display1:BUART:tx_bitclk\
        );
        Output = \Display1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Display1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_bitclk_enable_pre\ * 
              \Display1:BUART:tx_fifo_empty\ * \Display1:BUART:tx_state_2\
        );
        Output = \Display1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Display1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Display1:BUART:tx_state_1\ * !\Display1:BUART:tx_state_0\ * 
              \Display1:BUART:tx_state_2\
            + !\Display1:BUART:tx_bitclk_enable_pre\
        );
        Output = \Display1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_Security:bSR:ctrl_clk_enable\ ,
        so_comb => Net_133 ,
        f0_bus_stat_comb => \ShiftReg_Security:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_Security:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_Security:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_Security:bSR:status_5\ ,
        clk_en => Net_111 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_111)

statusicell: Name =\ShiftReg_iButtonCRC4LSB:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_iButtonCRC4LSB:bSR:status_6\ ,
        status_5 => \ShiftReg_iButtonCRC4LSB:bSR:status_5\ ,
        status_4 => \ShiftReg_iButtonCRC4LSB:bSR:status_4\ ,
        status_3 => \ShiftReg_iButtonCRC4LSB:bSR:status_3\ ,
        status_2 => Net_160 ,
        clk_en => Net_995 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_995)

controlcell: Name =\ShiftReg_iButtonCRC4LSB:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_iButtonCRC4LSB:bSR:control_7\ ,
        control_6 => \ShiftReg_iButtonCRC4LSB:bSR:control_6\ ,
        control_5 => \ShiftReg_iButtonCRC4LSB:bSR:control_5\ ,
        control_4 => \ShiftReg_iButtonCRC4LSB:bSR:control_4\ ,
        control_3 => \ShiftReg_iButtonCRC4LSB:bSR:control_3\ ,
        control_2 => \ShiftReg_iButtonCRC4LSB:bSR:control_2\ ,
        control_1 => \ShiftReg_iButtonCRC4LSB:bSR:control_1\ ,
        control_0 => \ShiftReg_iButtonCRC4LSB:bSR:ctrl_clk_enable\ ,
        clk_en => Net_995 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_995)

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Printer:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_470) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_363_SYNCOUT
        );
        Output = \Printer:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Display1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Display1:BUART:tx_fifo_notfull\
        );
        Output = \Display1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_87, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_872 * Net_997
            + Net_872 * !Net_997
        );
        Output = Net_87 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_iButtonCRC4LSB:bSR:ctrl_clk_enable\ ,
        cs_addr_0 => Net_160 ,
        route_si => Net_87 ,
        so_comb => Net_996 ,
        f0_bus_stat_comb => \ShiftReg_iButtonCRC4LSB:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_iButtonCRC4LSB:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_iButtonCRC4LSB:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_iButtonCRC4LSB:bSR:status_5\ ,
        clk_en => Net_995 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_995)

statusicell: Name =\Display1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Display1:Net_9\ ,
        status_3 => \Display1:BUART:tx_fifo_notfull\ ,
        status_2 => \Display1:BUART:tx_status_2\ ,
        status_1 => \Display1:BUART:tx_fifo_empty\ ,
        status_0 => \Display1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Input_iButton:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Input_iButton:control_7\ ,
        control_6 => \Input_iButton:control_6\ ,
        control_5 => \Input_iButton:control_5\ ,
        control_4 => \Input_iButton:control_4\ ,
        control_3 => \Input_iButton:control_3\ ,
        control_2 => \Input_iButton:control_2\ ,
        control_1 => \Input_iButton:control_1\ ,
        control_0 => Net_872 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Dispenser:BUART:txn\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Dispenser:BUART:txn\ * \Dispenser:BUART:tx_state_1\ * 
              !\Dispenser:BUART:tx_state_0\ * !\Dispenser:BUART:tx_state_2\ * 
              \Dispenser:BUART:tx_counter_dp\ * \Dispenser:BUART:tx_bitclk\ * 
              \Dispenser:BUART:tx_parity_bit\
            + \Dispenser:BUART:txn\ * \Dispenser:BUART:tx_state_1\ * 
              !\Dispenser:BUART:tx_state_0\ * \Dispenser:BUART:tx_counter_dp\ * 
              !\Dispenser:BUART:tx_parity_bit\
            + \Dispenser:BUART:txn\ * \Dispenser:BUART:tx_state_1\ * 
              !\Dispenser:BUART:tx_bitclk\
            + \Dispenser:BUART:txn\ * \Dispenser:BUART:tx_state_2\
            + !\Dispenser:BUART:tx_state_1\ * \Dispenser:BUART:tx_state_0\ * 
              !\Dispenser:BUART:tx_shift_out\ * !\Dispenser:BUART:tx_state_2\
            + !\Dispenser:BUART:tx_state_1\ * \Dispenser:BUART:tx_state_0\ * 
              !\Dispenser:BUART:tx_state_2\ * !\Dispenser:BUART:tx_bitclk\
            + \Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_0\ * 
              !\Dispenser:BUART:tx_shift_out\ * !\Dispenser:BUART:tx_state_2\ * 
              !\Dispenser:BUART:tx_counter_dp\ * \Dispenser:BUART:tx_bitclk\
        );
        Output = \Dispenser:BUART:txn\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RF_Physical:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RF_Physical:BUART:rx_fifonotempty\ * 
              \RF_Physical:BUART:rx_state_stop1_reg\
        );
        Output = \RF_Physical:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_392, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Dispenser:BUART:txn\
        );
        Output = Net_392 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_iButtonCRC3MSB:bSR:ctrl_clk_enable\ ,
        cs_addr_0 => Net_160 ,
        route_si => Net_996 ,
        so_comb => Net_997 ,
        f0_bus_stat_comb => \ShiftReg_iButtonCRC3MSB:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_iButtonCRC3MSB:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_iButtonCRC3MSB:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_iButtonCRC3MSB:bSR:status_5\ ,
        clk_en => Net_995 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101000000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_995)

statusicell: Name =\RF_Physical:BUART:sRX:RxSts\
    PORT MAP (
        clock => \RF_Physical:Net_9\ ,
        status_5 => \RF_Physical:BUART:rx_status_5\ ,
        status_4 => \RF_Physical:BUART:rx_status_4\ ,
        status_3 => \RF_Physical:BUART:rx_status_3\ ,
        interrupt => Net_36 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Reset_iButton:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Reset_iButton:control_7\ ,
        control_6 => \Reset_iButton:control_6\ ,
        control_5 => \Reset_iButton:control_5\ ,
        control_4 => \Reset_iButton:control_4\ ,
        control_3 => \Reset_iButton:control_3\ ,
        control_2 => \Reset_iButton:control_2\ ,
        control_1 => \Reset_iButton:control_1\ ,
        control_0 => Net_160 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Dispenser:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_0\ * 
              \Dispenser:BUART:tx_bitclk_enable_pre\
            + !\Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_0\ * 
              !\Dispenser:BUART:tx_state_2\
        );
        Output = \Dispenser:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Dispenser:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_0\ * 
              \Dispenser:BUART:tx_bitclk_enable_pre\ * 
              \Dispenser:BUART:tx_state_2\
            + \Dispenser:BUART:tx_state_1\ * \Dispenser:BUART:tx_state_0\ * 
              \Dispenser:BUART:tx_bitclk_enable_pre\ * 
              \Dispenser:BUART:tx_state_2\
            + \Dispenser:BUART:tx_state_1\ * \Dispenser:BUART:tx_state_0\ * 
              !\Dispenser:BUART:tx_state_2\ * \Dispenser:BUART:tx_bitclk\
        );
        Output = \Dispenser:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dispenser:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_0\ * 
              \Dispenser:BUART:tx_bitclk_enable_pre\ * 
              \Dispenser:BUART:tx_fifo_empty\ * \Dispenser:BUART:tx_state_2\
        );
        Output = \Dispenser:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Dispenser:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_0\ * 
              \Dispenser:BUART:tx_state_2\
            + !\Dispenser:BUART:tx_bitclk_enable_pre\
        );
        Output = \Dispenser:BUART:tx_bitclk\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Dispenser:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Dispenser:BUART:txn\ * \Dispenser:BUART:tx_state_1\ * 
              !\Dispenser:BUART:tx_state_0\ * !\Dispenser:BUART:tx_state_2\ * 
              \Dispenser:BUART:tx_bitclk\
            + !\Dispenser:BUART:tx_state_1\ * \Dispenser:BUART:tx_state_0\ * 
              !\Dispenser:BUART:tx_state_2\ * \Dispenser:BUART:tx_bitclk\ * 
              \Dispenser:BUART:tx_parity_bit\
        );
        Output = \Dispenser:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Dispenser:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Dispenser:BUART:tx_state_1\ * \Dispenser:BUART:tx_state_0\ * 
              \Dispenser:BUART:tx_bitclk_enable_pre\ * 
              \Dispenser:BUART:tx_state_2\
            + \Dispenser:BUART:tx_state_0\ * !\Dispenser:BUART:tx_state_2\ * 
              \Dispenser:BUART:tx_bitclk\
        );
        Output = \Dispenser:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Dispenser:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_0\ * 
              \Dispenser:BUART:tx_bitclk_enable_pre\ * 
              !\Dispenser:BUART:tx_fifo_empty\
            + !\Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_0\ * 
              !\Dispenser:BUART:tx_fifo_empty\ * 
              !\Dispenser:BUART:tx_state_2\
            + \Dispenser:BUART:tx_state_1\ * \Dispenser:BUART:tx_state_0\ * 
              \Dispenser:BUART:tx_bitclk_enable_pre\ * 
              \Dispenser:BUART:tx_fifo_empty\ * \Dispenser:BUART:tx_state_2\
            + \Dispenser:BUART:tx_state_1\ * !\Dispenser:BUART:tx_state_2\ * 
              \Dispenser:BUART:tx_counter_dp\ * \Dispenser:BUART:tx_bitclk\
            + \Dispenser:BUART:tx_state_0\ * !\Dispenser:BUART:tx_state_2\ * 
              \Dispenser:BUART:tx_bitclk\
        );
        Output = \Dispenser:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }
}

datapathcell: Name =\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_1067 ,
        cs_addr_0 => \Dispenser:BUART:counter_load_not\ ,
        ce0_reg => \Dispenser:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Dispenser:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\ShiftReg_iButtonCRC3MSB:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_iButtonCRC3MSB:bSR:status_6\ ,
        status_5 => \ShiftReg_iButtonCRC3MSB:bSR:status_5\ ,
        status_4 => \ShiftReg_iButtonCRC3MSB:bSR:status_4\ ,
        status_3 => \ShiftReg_iButtonCRC3MSB:bSR:status_3\ ,
        status_2 => Net_160 ,
        clk_en => Net_995 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_995)

controlcell: Name =\Clock_iButton:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Clock_iButton:control_7\ ,
        control_6 => \Clock_iButton:control_6\ ,
        control_5 => \Clock_iButton:control_5\ ,
        control_4 => \Clock_iButton:control_4\ ,
        control_3 => \Clock_iButton:control_3\ ,
        control_2 => \Clock_iButton:control_2\ ,
        control_1 => \Clock_iButton:control_1\ ,
        control_0 => Net_995 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * !MODIN1_1 * MODIN1_0 * 
              Net_7_SYNCOUT
            + !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * MODIN1_1 * !MODIN1_0
            + !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * MODIN1_1 * !Net_7_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RF_Physical:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * 
              !\RF_Physical:BUART:rx_count_0\
        );
        Output = \RF_Physical:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Display1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Display1:BUART:rx_load_fifo\ * \Display1:BUART:rx_fifofull\
        );
        Output = \Display1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Display1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Display1:BUART:rx_fifonotempty\ * 
              \Display1:BUART:rx_state_stop1_reg\
        );
        Output = \Display1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_2 => Net_12 ,
        cs_addr_1 => \Timer_DispenserState:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_DispenserState:TimerUDB:per_zero\ ,
        z0_comb => \Timer_DispenserState:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_DispenserState:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_DispenserState:TimerUDB:status_2\ ,
        chain_in => \Timer_DispenserState:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_DispenserState:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Display1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Display1:Net_9\ ,
        status_5 => \Display1:BUART:rx_status_5\ ,
        status_4 => \Display1:BUART:rx_status_4\ ,
        status_3 => \Display1:BUART:rx_status_3\ ,
        interrupt => Net_492 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Reset_DispenserTimer:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Reset_DispenserTimer:control_7\ ,
        control_6 => \Reset_DispenserTimer:control_6\ ,
        control_5 => \Reset_DispenserTimer:control_5\ ,
        control_4 => \Reset_DispenserTimer:control_4\ ,
        control_3 => \Reset_DispenserTimer:control_3\ ,
        control_2 => \Reset_DispenserTimer:control_2\ ,
        control_1 => \Reset_DispenserTimer:control_1\ ,
        control_0 => Net_12 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Dispenser:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              !\Dispenser:BUART:rx_postpoll\ * !\Dispenser:BUART:rx_state_3\ * 
              \Dispenser:BUART:rx_state_2\
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              \Dispenser:BUART:rx_state_0\ * !\Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              \Dispenser:BUART:rx_state_0\ * !\Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Dispenser:BUART:rx_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Dispenser:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              \Dispenser:BUART:rx_state_3\ * \Dispenser:BUART:rx_state_2\
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              \Dispenser:BUART:rx_state_0\ * !\Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              \Dispenser:BUART:rx_state_0\ * !\Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Dispenser:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dispenser:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              !\Dispenser:BUART:rx_postpoll\ * !\Dispenser:BUART:rx_state_3\ * 
              \Dispenser:BUART:rx_state_2\ * \Dispenser:BUART:rx_parity_bit\
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              \Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              \Dispenser:BUART:rx_postpoll\ * !\Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\
        );
        Output = \Dispenser:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Dispenser:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              !\Dispenser:BUART:rx_postpoll\ * \Dispenser:BUART:rx_state_3\ * 
              \Dispenser:BUART:rx_state_2\
        );
        Output = \Dispenser:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Dispenser:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * \Dispenser:BUART:rx_state_3\ * 
              \Dispenser:BUART:rx_state_2\
        );
        Output = \Dispenser:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Display1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Display1:Net_9\ ,
        cs_addr_2 => \Display1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Display1:BUART:rx_state_0\ ,
        cs_addr_0 => \Display1:BUART:rx_bitclk_enable\ ,
        route_si => \Display1:BUART:rx_postpoll\ ,
        f0_load => \Display1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Display1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Display1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\RF_Physical:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \RF_Physical:Net_9\ ,
        load => \RF_Physical:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \RF_Physical:BUART:rx_count_2\ ,
        count_1 => \RF_Physical:BUART:rx_count_1\ ,
        count_0 => \RF_Physical:BUART:rx_count_0\ ,
        tc => \RF_Physical:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\RF_Physical:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7_SYNCOUT
        );
        Output = \RF_Physical:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * !MODIN1_0 * Net_7_SYNCOUT
            + !\RF_Physical:BUART:rx_count_2\ * 
              !\RF_Physical:BUART:rx_count_1\ * MODIN1_0 * !Net_7_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CRC_Security:si\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CRC_Security:cmsb\ * Net_133
            + \CRC_Security:cmsb\ * !Net_133
        );
        Output = \CRC_Security:si\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Dispenser:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dispenser:BUART:rx_fifonotempty\ * 
              \Dispenser:BUART:rx_state_stop1_reg\
        );
        Output = \Dispenser:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN9_1, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Dispenser:BUART:rx_count_2\ * !\Dispenser:BUART:rx_count_1\ * 
              !MODIN9_1 * MODIN9_0 * Net_397_SYNCOUT
            + !\Dispenser:BUART:rx_count_2\ * !\Dispenser:BUART:rx_count_1\ * 
              MODIN9_1 * !MODIN9_0
            + !\Dispenser:BUART:rx_count_2\ * !\Dispenser:BUART:rx_count_1\ * 
              MODIN9_1 * !Net_397_SYNCOUT
        );
        Output = MODIN9_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN9_0, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Dispenser:BUART:rx_count_2\ * !\Dispenser:BUART:rx_count_1\ * 
              !MODIN9_0 * Net_397_SYNCOUT
            + !\Dispenser:BUART:rx_count_2\ * !\Dispenser:BUART:rx_count_1\ * 
              MODIN9_0 * !Net_397_SYNCOUT
        );
        Output = MODIN9_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dispenser:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN9_1
            + MODIN9_0 * Net_397_SYNCOUT
        );
        Output = \Dispenser:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\Dispenser:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Dispenser:BUART:rx_count_2\ * !\Dispenser:BUART:rx_count_1\ * 
              !\Dispenser:BUART:rx_count_0\
        );
        Output = \Dispenser:BUART:rx_bitclk_enable\ (fanout=9)
        Properties               : 
        {
        }
}

datapathcell: Name =\CRC_Security:sC8:CRCdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_140 ,
        cs_addr_0 => \CRC_Security:control_0\ ,
        route_si => \CRC_Security:si\ ,
        route_ci => \CRC_Security:si\ ,
        cmsb_comb => \CRC_Security:cmsb\ ,
        clk_en => Net_111 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001000000000111100000000000000000010"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_111)

statusicell: Name =\Dispenser:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_1067 ,
        status_5 => \Dispenser:BUART:rx_status_5\ ,
        status_4 => \Dispenser:BUART:rx_status_4\ ,
        status_3 => \Dispenser:BUART:rx_status_3\ ,
        status_2 => \Dispenser:BUART:rx_status_2\ ,
        interrupt => Net_481 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\CRC_Security:SyncCtrl:CtrlReg\
    PORT MAP (
        control_7 => \CRC_Security:control_7\ ,
        control_6 => \CRC_Security:control_6\ ,
        control_5 => \CRC_Security:control_5\ ,
        control_4 => \CRC_Security:control_4\ ,
        control_3 => \CRC_Security:control_3\ ,
        control_2 => \CRC_Security:control_2\ ,
        control_1 => \CRC_Security:control_1\ ,
        control_0 => \CRC_Security:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RF_Physical:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              \RF_Physical:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              \RF_Physical:BUART:rx_state_2\ * !MODIN1_1 * !Net_7_SYNCOUT
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \RF_Physical:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RF_Physical:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\
        );
        Output = \RF_Physical:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RF_Physical:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_7_SYNCOUT
        );
        Output = \RF_Physical:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RF_Physical:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\ * \RF_Physical:BUART:rx_state_2\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \RF_Physical:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Dispenser:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              !\Dispenser:BUART:rx_postpoll\ * !\Dispenser:BUART:rx_state_3\ * 
              \Dispenser:BUART:rx_state_2\ * 
              \Dispenser:BUART:rx_parity_error_pre\
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              !\Dispenser:BUART:rx_postpoll\ * \Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\ * 
              !\Dispenser:BUART:rx_parity_error_pre\ * 
              \Dispenser:BUART:rx_parity_bit\
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              \Dispenser:BUART:rx_postpoll\ * \Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\ * 
              !\Dispenser:BUART:rx_parity_error_pre\ * 
              !\Dispenser:BUART:rx_parity_bit\
        );
        Output = \Dispenser:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Dispenser:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              \Dispenser:BUART:rx_state_3\ * \Dispenser:BUART:rx_state_2\ * 
              \Dispenser:BUART:rx_parity_error_pre\
        );
        Output = \Dispenser:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dispenser:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              \Dispenser:BUART:rx_state_3\
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              \Dispenser:BUART:rx_state_2\
            + !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * !\Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\ * \Dispenser:BUART:rx_last\ * 
              !Net_397_SYNCOUT
        );
        Output = \Dispenser:BUART:rx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Dispenser:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_397_SYNCOUT
        );
        Output = \Dispenser:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RF_Physical:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \RF_Physical:Net_9\ ,
        cs_addr_2 => \RF_Physical:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \RF_Physical:BUART:rx_state_0\ ,
        cs_addr_0 => \RF_Physical:BUART:rx_bitclk_enable\ ,
        route_si => \RF_Physical:BUART:rx_postpoll\ ,
        f0_load => \RF_Physical:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \RF_Physical:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \RF_Physical:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Dispenser:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_1067 ,
        load => \Dispenser:BUART:rx_counter_load\ ,
        count_6 => MODIN12_6 ,
        count_5 => MODIN12_5 ,
        count_4 => MODIN12_4 ,
        count_3 => MODIN12_3 ,
        count_2 => \Dispenser:BUART:rx_count_2\ ,
        count_1 => \Dispenser:BUART:rx_count_1\ ,
        count_0 => \Dispenser:BUART:rx_count_0\ ,
        tc => \Dispenser:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RF_Physical:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RF_Physical:BUART:rx_load_fifo\ * 
              \RF_Physical:BUART:rx_fifofull\
        );
        Output = \RF_Physical:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RF_Physical:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RF_Physical:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RF_Physical:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_state_3\ * \RF_Physical:BUART:rx_state_2\
        );
        Output = \RF_Physical:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RF_Physical:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\ * \RF_Physical:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\ * \RF_Physical:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_7_SYNCOUT
        );
        Output = \RF_Physical:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RF_Physical:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_2\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * \RF_Physical:BUART:rx_last\ * 
              !Net_7_SYNCOUT
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \RF_Physical:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RF_Physical:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RF_Physical:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              !\RF_Physical:BUART:rx_state_0\ * 
              \RF_Physical:BUART:rx_bitclk_enable\ * 
              \RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\RF_Physical:BUART:tx_ctrl_mark_last\ * 
              \RF_Physical:BUART:rx_state_0\ * 
              !\RF_Physical:BUART:rx_state_3\ * 
              !\RF_Physical:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \RF_Physical:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Dispenser:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_1067 ,
        cs_addr_2 => \Dispenser:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Dispenser:BUART:rx_state_0\ ,
        cs_addr_0 => \Dispenser:BUART:rx_bitclk_enable\ ,
        route_si => \Dispenser:BUART:rx_postpoll\ ,
        f0_load => \Dispenser:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Dispenser:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Dispenser:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\StatusReg_iButton5thCRCBit:sts:sts_reg\
    PORT MAP (
        status_0 => Net_152 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\ShiftReg_iButtonCRC3MSB:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_iButtonCRC3MSB:bSR:control_7\ ,
        control_6 => \ShiftReg_iButtonCRC3MSB:bSR:control_6\ ,
        control_5 => \ShiftReg_iButtonCRC3MSB:bSR:control_5\ ,
        control_4 => \ShiftReg_iButtonCRC3MSB:bSR:control_4\ ,
        control_3 => \ShiftReg_iButtonCRC3MSB:bSR:control_3\ ,
        control_2 => \ShiftReg_iButtonCRC3MSB:bSR:control_2\ ,
        control_1 => \ShiftReg_iButtonCRC3MSB:bSR:control_1\ ,
        control_0 => \ShiftReg_iButtonCRC3MSB:bSR:ctrl_clk_enable\ ,
        clk_en => Net_995 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_995)

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Dispenser:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * !\Dispenser:BUART:rx_state_3\ * 
              !\Dispenser:BUART:rx_state_2\
        );
        Output = \Dispenser:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Dispenser:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dispenser:BUART:rx_load_fifo\ * \Dispenser:BUART:rx_fifofull\
        );
        Output = \Dispenser:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Dispenser:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Dispenser:BUART:tx_ctrl_mark_last\ * 
              !\Dispenser:BUART:rx_state_0\ * 
              \Dispenser:BUART:rx_bitclk_enable\ * 
              \Dispenser:BUART:rx_state_3\ * !\Dispenser:BUART:rx_state_2\
        );
        Output = \Dispenser:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Dispenser:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1067) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Dispenser:BUART:tx_ctrl_mark_last\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Dispenser:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Dispenser:BUART:tx_fifo_notfull\
        );
        Output = \Dispenser:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Dispenser:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_1067 ,
        cs_addr_2 => \Dispenser:BUART:tx_state_1\ ,
        cs_addr_1 => \Dispenser:BUART:tx_state_0\ ,
        cs_addr_0 => \Dispenser:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Dispenser:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Dispenser:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Dispenser:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Dispenser:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_1067 ,
        status_3 => \Dispenser:BUART:tx_fifo_notfull\ ,
        status_2 => \Dispenser:BUART:tx_status_2\ ,
        status_1 => \Dispenser:BUART:tx_fifo_empty\ ,
        status_0 => \Dispenser:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =DispenserStateTimeout_ISR
        PORT MAP (
            interrupt => Net_59 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\Dispenser:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_481 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\Display1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_492 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\Display2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_528 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\RF_Physical:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_36 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_Bus:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Bus:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =Counter_ISR
        PORT MAP (
            interrupt => Net_701 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_Disp1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Disp1(0)__PA ,
        fb => Net_449 ,
        pad => Rx_Disp1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_Disp1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Disp1(0)__PA ,
        input => Net_444 ,
        pad => Tx_Disp1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Tx_Pump(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Pump(0)__PA ,
        input => Net_392 ,
        pad => Tx_Pump(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_Pump(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Pump(0)__PA ,
        fb => Net_397 ,
        pad => Rx_Pump(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 contains the following IO cells:
[IoId=4]: 
Pin : Name = Rx_Disp2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Disp2(0)__PA ,
        fb => Net_504 ,
        pad => Rx_Disp2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_Disp2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Disp2(0)__PA ,
        input => Net_499 ,
        pad => Tx_Disp2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = iButton1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => iButton1(0)__PA ,
        pad => iButton1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = iButton2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => iButton2(0)__PA ,
        pad => iButton2(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_RF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_RF(0)__PA ,
        input => Net_2 ,
        pad => Tx_RF(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rx_RF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_RF(0)__PA ,
        fb => Net_7 ,
        pad => Rx_RF(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = eepromWP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => eepromWP(0)__PA ,
        pad => eepromWP(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_Print(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Print(0)__PA ,
        fb => Net_363 ,
        pad => Rx_Print(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_Print(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Print(0)__PA ,
        input => Net_358 ,
        pad => Tx_Print(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = SCL_Bus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_Bus(0)__PA ,
        fb => \I2C_Bus:Net_1109_0\ ,
        input => \I2C_Bus:Net_643_0\ ,
        pad => SCL_Bus(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA_Bus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_Bus(0)__PA ,
        fb => \I2C_Bus:Net_1109_1\ ,
        input => \I2C_Bus:sda_x_wire\ ,
        pad => SDA_Bus(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_734 ,
            dclk_0 => Net_734_local ,
            dclk_glb_1 => Net_10 ,
            dclk_1 => Net_10_local ,
            dclk_glb_2 => \Display2:Net_9\ ,
            dclk_2 => \Display2:Net_9_local\ ,
            dclk_glb_3 => \Display1:Net_9\ ,
            dclk_3 => \Display1:Net_9_local\ ,
            dclk_glb_4 => Net_470 ,
            dclk_4 => Net_470_local ,
            dclk_glb_5 => \RF_Physical:Net_9\ ,
            dclk_5 => \RF_Physical:Net_9_local\ ,
            dclk_glb_6 => Net_1067 ,
            dclk_6 => Net_1067_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_Bus:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_Bus:Net_1109_0\ ,
            sda_in => \I2C_Bus:Net_1109_1\ ,
            scl_out => \I2C_Bus:Net_643_0\ ,
            sda_out => \I2C_Bus:sda_x_wire\ ,
            interrupt => \I2C_Bus:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_Tick:TimerHW\
        PORT MAP (
            clock => Net_734 ,
            enable => __ONE__ ,
            tc => \Timer_Tick:Net_51\ ,
            cmp => \Timer_Tick:Net_261\ ,
            irq => Net_701 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+---------------------------------------------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL | Rx_Disp1(0) | FB(Net_449)
     |   7 |     * |      NONE |         CMOS_OUT | Tx_Disp1(0) | In(Net_444)
-----+-----+-------+-----------+------------------+-------------+---------------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |  Tx_Pump(0) | In(Net_392)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |  Rx_Pump(0) | FB(Net_397)
-----+-----+-------+-----------+------------------+-------------+---------------------------------------------------
   5 |   4 |     * |      NONE |     HI_Z_DIGITAL | Rx_Disp2(0) | FB(Net_504)
     |   5 |     * |      NONE |         CMOS_OUT | Tx_Disp2(0) | In(Net_499)
     |   6 |     * |      NONE |      RES_PULL_UP | iButton1(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP | iButton2(0) | 
-----+-----+-------+-----------+------------------+-------------+---------------------------------------------------
   6 |   0 |     * |      NONE |         CMOS_OUT |    Tx_RF(0) | In(Net_2)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |    Rx_RF(0) | FB(Net_7)
     |   4 |     * |      NONE |         CMOS_OUT | eepromWP(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL | Rx_Print(0) | FB(Net_363)
     |   7 |     * |      NONE |         CMOS_OUT | Tx_Print(0) | In(Net_358)
-----+-----+-------+-----------+------------------+-------------+---------------------------------------------------
  12 |   4 |     * |      NONE |    OPEN_DRAIN_LO |  SCL_Bus(0) | FB(\I2C_Bus:Net_1109_0\), In(\I2C_Bus:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |  SDA_Bus(0) | FB(\I2C_Bus:Net_1109_1\), In(\I2C_Bus:sda_x_wire\)
--------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 3s.915ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.929ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: CorEx-Mux-Kernel_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\TeamInsepet\NSX-Prime\Hardware\CorEx-MUX-Kernel-Enhanced\Workspace01\CorEx-Mux-Kernel.cydsn\CorEx-Mux-Kernel_timing.html)
Warning: sta.M0019: CorEx-Mux-Kernel_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( Clock_Printer ). (File=C:\TeamInsepet\NSX-Prime\Hardware\CorEx-MUX-Kernel-Enhanced\Workspace01\CorEx-Mux-Kernel.cydsn\CorEx-Mux-Kernel_timing.html)
Timing report is in CorEx-Mux-Kernel_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.873ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.951ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.998ms
API generation phase: Elapsed time ==> 1s.872ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
