// Seed: 2387403836
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output wor id_2,
    input wire id_3
);
  wire id_5;
  wire id_6;
  parameter id_7 = "";
  wire id_8;
  wire [-1 : 1] id_9;
  wire id_10[-1 'h0 : 1];
endmodule
module module_1 (
    input  wor   id_0,
    output wor   id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    input  wand  id_4,
    input  uwire id_5
    , id_7
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_1,
      id_2
  );
endmodule
module module_2 (
    input supply0 id_0,
    output supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    output supply0 id_4,
    output supply0 id_5
);
  logic [-1 : 1] id_7;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
