// Seed: 3486855684
module module_0;
  supply1 id_1 = 1;
  assign id_1 = 1'b0;
  parameter id_2 = -1;
  logic id_3 = id_2, id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd17
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  module_0 modCall_1 ();
  inout logic [7:0] id_1;
  logic [-1 : id_2] id_3 = -1;
  logic [id_2 : -1] id_4;
  assign id_1[1] = -1;
endmodule
module module_2 #(
    parameter id_1 = 32'd33
) (
    _id_1
);
  input wire _id_1;
  module_0 modCall_1 ();
  wire [id_1 : id_1] id_2, id_3;
endmodule
