[2021-09-09 10:07:36,362]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-09 10:07:36,362]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:40,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; ".

Peak memory: 15872000 bytes

[2021-09-09 10:07:40,865]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:41,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 36200448 bytes

[2021-09-09 10:07:41,117]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-09 10:07:41,117]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:41,468]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1376
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1376
score:100
	Report mapping result:
		klut_size()     :1691
		klut.num_gates():1442
		max delay       :9
		max area        :1376
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 17342464 bytes

[2021-09-09 10:07:41,468]mapper_test.py:220:[INFO]: area: 1442 level: 9
[2021-09-09 12:10:00,026]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-09 12:10:00,027]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:10:04,800]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; ".

Peak memory: 16011264 bytes

[2021-09-09 12:10:04,801]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:10:05,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 36085760 bytes

[2021-09-09 12:10:05,060]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-09 12:10:05,060]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:10:08,852]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1376
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1624
score:100
	Report mapping result:
		klut_size()     :1691
		klut.num_gates():1442
		max delay       :9
		max area        :1376
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 46751744 bytes

[2021-09-09 12:10:08,852]mapper_test.py:220:[INFO]: area: 1442 level: 9
[2021-09-09 13:39:35,990]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-09 13:39:35,991]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:39:40,544]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; ".

Peak memory: 15933440 bytes

[2021-09-09 13:39:40,545]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:39:40,788]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 36098048 bytes

[2021-09-09 13:39:40,799]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-09 13:39:40,799]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:39:44,338]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1243
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :1647
score:100
	Report mapping result:
		klut_size()     :1554
		klut.num_gates():1305
		max delay       :9
		max area        :1243
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :121
		LUT fanins:4	 numbers :1181
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 46673920 bytes

[2021-09-09 13:39:44,339]mapper_test.py:220:[INFO]: area: 1305 level: 9
[2021-09-09 15:10:52,544]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-09 15:10:52,545]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:10:52,545]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:10:52,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 36204544 bytes

[2021-09-09 15:10:52,766]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-09 15:10:52,766]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:10:56,678]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1293
score:100
	Report mapping result:
		klut_size()     :1440
		klut.num_gates():1191
		max delay       :9
		max area        :1153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :182
		LUT fanins:3	 numbers :340
		LUT fanins:4	 numbers :669
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 46592000 bytes

[2021-09-09 15:10:56,679]mapper_test.py:220:[INFO]: area: 1191 level: 9
[2021-09-09 15:39:56,830]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-09 15:39:56,830]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:39:56,830]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:39:57,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 36511744 bytes

[2021-09-09 15:39:57,050]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-09 15:39:57,050]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:40:00,957]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1293
score:100
	Report mapping result:
		klut_size()     :1440
		klut.num_gates():1191
		max delay       :9
		max area        :1153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :182
		LUT fanins:3	 numbers :340
		LUT fanins:4	 numbers :669
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 46764032 bytes

[2021-09-09 15:40:00,958]mapper_test.py:220:[INFO]: area: 1191 level: 9
[2021-09-09 16:18:00,177]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-09 16:18:00,177]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:18:00,178]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:18:00,388]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 36204544 bytes

[2021-09-09 16:18:00,399]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-09 16:18:00,399]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:18:04,328]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1149
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1290
score:100
	Report mapping result:
		klut_size()     :1436
		klut.num_gates():1187
		max delay       :9
		max area        :1149
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :180
		LUT fanins:3	 numbers :338
		LUT fanins:4	 numbers :669
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 46596096 bytes

[2021-09-09 16:18:04,329]mapper_test.py:220:[INFO]: area: 1187 level: 9
[2021-09-09 16:52:46,106]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-09 16:52:46,106]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:52:46,107]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:52:46,348]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 36040704 bytes

[2021-09-09 16:52:46,358]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-09 16:52:46,359]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:52:50,258]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1149
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1287
score:100
	Report mapping result:
		klut_size()     :1436
		klut.num_gates():1187
		max delay       :9
		max area        :1149
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :180
		LUT fanins:3	 numbers :338
		LUT fanins:4	 numbers :669
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 46854144 bytes

[2021-09-09 16:52:50,258]mapper_test.py:220:[INFO]: area: 1187 level: 9
[2021-09-09 17:29:04,845]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-09 17:29:04,845]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:29:04,845]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:29:05,093]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 36130816 bytes

[2021-09-09 17:29:05,104]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-09 17:29:05,104]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:29:08,998]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1158
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1298
score:100
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 46637056 bytes

[2021-09-09 17:29:08,999]mapper_test.py:220:[INFO]: area: 1196 level: 9
[2021-09-13 23:33:23,309]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-13 23:33:23,310]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:23,310]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:23,552]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35762176 bytes

[2021-09-13 23:33:23,563]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-13 23:33:23,563]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:26,700]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1158
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1319
score:100
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 28164096 bytes

[2021-09-13 23:33:26,701]mapper_test.py:220:[INFO]: area: 1196 level: 9
[2021-09-13 23:42:59,408]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-13 23:42:59,408]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:59,408]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:59,600]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35639296 bytes

[2021-09-13 23:42:59,611]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-13 23:42:59,611]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:59,910]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1158
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1158
score:100
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 16740352 bytes

[2021-09-13 23:42:59,911]mapper_test.py:220:[INFO]: area: 1196 level: 9
[2021-09-14 09:03:26,046]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-14 09:03:26,046]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:26,046]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:26,234]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35721216 bytes

[2021-09-14 09:03:26,247]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-14 09:03:26,247]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:29,653]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1158
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1298
score:100
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 46768128 bytes

[2021-09-14 09:03:29,654]mapper_test.py:220:[INFO]: area: 1196 level: 9
[2021-09-14 09:21:57,461]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-14 09:21:57,461]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:57,461]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:57,660]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35639296 bytes

[2021-09-14 09:21:57,671]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-14 09:21:57,671]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:57,966]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1158
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1158
score:100
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 17551360 bytes

[2021-09-14 09:21:57,967]mapper_test.py:220:[INFO]: area: 1196 level: 9
[2021-09-15 15:36:25,205]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-15 15:36:25,205]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:25,205]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:25,377]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35835904 bytes

[2021-09-15 15:36:25,388]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-15 15:36:25,388]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:28,170]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1158
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1426
score:100
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 33480704 bytes

[2021-09-15 15:36:28,171]mapper_test.py:220:[INFO]: area: 1196 level: 9
[2021-09-15 15:55:14,513]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-15 15:55:14,513]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:14,514]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:14,741]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 36126720 bytes

[2021-09-15 15:55:14,751]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-15 15:55:14,752]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:15,019]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1158
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1158
score:100
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 10428416 bytes

[2021-09-15 15:55:15,020]mapper_test.py:220:[INFO]: area: 1196 level: 9
[2021-09-18 14:06:51,081]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-18 14:06:51,081]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:06:51,082]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:06:51,255]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35532800 bytes

[2021-09-18 14:06:51,266]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-18 14:06:51,266]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:06:54,138]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1158
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1298
score:100
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 36667392 bytes

[2021-09-18 14:06:54,139]mapper_test.py:220:[INFO]: area: 1196 level: 9
[2021-09-18 16:31:22,759]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-18 16:31:22,760]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:22,760]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:22,937]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35635200 bytes

[2021-09-18 16:31:22,947]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-18 16:31:22,948]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:25,715]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1158
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1276
score:100
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 27422720 bytes

[2021-09-18 16:31:25,716]mapper_test.py:220:[INFO]: area: 1196 level: 9
[2021-09-22 09:00:35,091]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-22 09:00:35,092]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:35,092]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:35,322]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 36171776 bytes

[2021-09-22 09:00:35,333]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-22 09:00:35,333]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:36,820]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :10
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 19595264 bytes

[2021-09-22 09:00:36,820]mapper_test.py:220:[INFO]: area: 1196 level: 10
[2021-09-22 11:30:02,605]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-22 11:30:02,606]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:30:02,606]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:30:02,778]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35667968 bytes

[2021-09-22 11:30:02,788]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-22 11:30:02,789]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:30:05,560]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 24313856 bytes

[2021-09-22 11:30:05,561]mapper_test.py:220:[INFO]: area: 1197 level: 9
[2021-09-23 16:49:17,632]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-23 16:49:17,632]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:17,632]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:17,867]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35860480 bytes

[2021-09-23 16:49:17,878]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-23 16:49:17,878]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:20,868]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
balancing!
	current map manager:
		current min nodes:2636
		current min depth:21
rewriting!
	current map manager:
		current min nodes:2636
		current min depth:21
balancing!
	current map manager:
		current min nodes:2636
		current min depth:21
rewriting!
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 21024768 bytes

[2021-09-23 16:49:20,869]mapper_test.py:220:[INFO]: area: 1197 level: 9
[2021-09-23 17:12:08,097]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-23 17:12:08,098]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:12:08,098]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:12:08,270]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35975168 bytes

[2021-09-23 17:12:08,280]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-23 17:12:08,281]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:12:11,027]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
balancing!
	current map manager:
		current min nodes:2636
		current min depth:21
rewriting!
	current map manager:
		current min nodes:2636
		current min depth:21
balancing!
	current map manager:
		current min nodes:2636
		current min depth:21
rewriting!
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 24211456 bytes

[2021-09-23 17:12:11,028]mapper_test.py:220:[INFO]: area: 1197 level: 9
[2021-09-23 18:13:49,372]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-23 18:13:49,373]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:13:49,373]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:13:49,603]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35889152 bytes

[2021-09-23 18:13:49,613]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-23 18:13:49,614]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:13:52,532]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
balancing!
	current map manager:
		current min nodes:2636
		current min depth:21
rewriting!
	current map manager:
		current min nodes:2636
		current min depth:21
balancing!
	current map manager:
		current min nodes:2636
		current min depth:21
rewriting!
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 21024768 bytes

[2021-09-23 18:13:52,532]mapper_test.py:220:[INFO]: area: 1197 level: 9
[2021-09-27 16:40:55,195]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-27 16:40:55,196]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:40:55,196]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:40:55,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35790848 bytes

[2021-09-27 16:40:55,439]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-27 16:40:55,439]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:40:58,297]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
balancing!
	current map manager:
		current min nodes:2636
		current min depth:21
rewriting!
	current map manager:
		current min nodes:2636
		current min depth:21
balancing!
	current map manager:
		current min nodes:2636
		current min depth:21
rewriting!
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 20537344 bytes

[2021-09-27 16:40:58,298]mapper_test.py:220:[INFO]: area: 1197 level: 9
[2021-09-27 17:47:38,297]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-27 17:47:38,297]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:38,298]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:38,529]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35680256 bytes

[2021-09-27 17:47:38,539]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-27 17:47:38,539]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:41,415]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
balancing!
	current map manager:
		current min nodes:2636
		current min depth:21
rewriting!
	current map manager:
		current min nodes:2636
		current min depth:21
balancing!
	current map manager:
		current min nodes:2636
		current min depth:21
rewriting!
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 20623360 bytes

[2021-09-27 17:47:41,416]mapper_test.py:220:[INFO]: area: 1197 level: 9
[2021-09-28 02:13:51,746]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-28 02:13:51,747]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:13:51,747]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:13:51,921]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35770368 bytes

[2021-09-28 02:13:51,932]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-28 02:13:51,932]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:13:54,822]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 20672512 bytes

[2021-09-28 02:13:54,823]mapper_test.py:220:[INFO]: area: 1197 level: 9
[2021-09-28 16:53:09,762]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-28 16:53:09,763]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:53:09,763]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:53:09,988]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35721216 bytes

[2021-09-28 16:53:09,999]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-28 16:53:09,999]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:53:12,728]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 24231936 bytes

[2021-09-28 16:53:12,729]mapper_test.py:220:[INFO]: area: 1197 level: 9
[2021-09-28 17:32:12,516]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-09-28 17:32:12,516]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:12,517]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:12,744]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 36167680 bytes

[2021-09-28 17:32:12,755]mapper_test.py:156:[INFO]: area: 984 level: 9
[2021-09-28 17:32:12,755]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:15,523]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 34476032 bytes

[2021-09-28 17:32:15,524]mapper_test.py:220:[INFO]: area: 1197 level: 9
[2021-10-09 10:43:39,023]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-09 10:43:39,024]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:39,024]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:39,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35717120 bytes

[2021-10-09 10:43:39,211]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-09 10:43:39,211]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:40,019]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 12967936 bytes

[2021-10-09 10:43:40,019]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-09 11:26:10,752]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-09 11:26:10,752]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:10,752]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:10,935]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35889152 bytes

[2021-10-09 11:26:10,946]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-09 11:26:10,946]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:11,735]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 12640256 bytes

[2021-10-09 11:26:11,736]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-09 16:34:18,766]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-09 16:34:18,766]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:18,766]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:18,994]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35622912 bytes

[2021-10-09 16:34:19,003]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-09 16:34:19,004]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:20,225]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 14643200 bytes

[2021-10-09 16:34:20,226]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-09 16:51:21,915]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-09 16:51:21,916]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:21,916]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:22,093]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35823616 bytes

[2021-10-09 16:51:22,101]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-09 16:51:22,102]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:23,345]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 14479360 bytes

[2021-10-09 16:51:23,346]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-12 11:03:41,340]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-12 11:03:41,341]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:41,341]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:41,526]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35815424 bytes

[2021-10-12 11:03:41,537]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-12 11:03:41,537]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:44,459]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 17653760 bytes

[2021-10-12 11:03:44,459]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-12 11:20:30,528]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-12 11:20:30,528]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:30,529]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:30,710]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35753984 bytes

[2021-10-12 11:20:30,719]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-12 11:20:30,720]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:31,558]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 12578816 bytes

[2021-10-12 11:20:31,559]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-12 13:39:10,860]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-12 13:39:10,860]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:39:10,860]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:39:11,094]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35856384 bytes

[2021-10-12 13:39:11,105]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-12 13:39:11,105]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:39:14,020]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 17682432 bytes

[2021-10-12 13:39:14,020]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-12 15:09:48,699]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-12 15:09:48,699]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:09:48,700]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:09:48,879]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35684352 bytes

[2021-10-12 15:09:48,890]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-12 15:09:48,890]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:09:51,792]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 17743872 bytes

[2021-10-12 15:09:51,793]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-12 18:54:50,683]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-12 18:54:50,683]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:54:50,684]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:54:50,923]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 36048896 bytes

[2021-10-12 18:54:50,933]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-12 18:54:50,934]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:54:53,928]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 16707584 bytes

[2021-10-12 18:54:53,929]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-18 11:48:21,869]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-18 11:48:21,869]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:21,870]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:22,098]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35778560 bytes

[2021-10-18 11:48:22,109]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-18 11:48:22,109]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:25,076]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 16764928 bytes

[2021-10-18 11:48:25,076]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-18 12:04:43,196]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-18 12:04:43,196]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:43,196]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:43,377]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35618816 bytes

[2021-10-18 12:04:43,388]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-18 12:04:43,388]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:43,605]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 8970240 bytes

[2021-10-18 12:04:43,605]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-19 14:12:39,013]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-19 14:12:39,014]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:39,014]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:39,199]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35872768 bytes

[2021-10-19 14:12:39,209]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-19 14:12:39,209]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:39,380]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 8937472 bytes

[2021-10-19 14:12:39,381]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-22 13:35:37,029]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-22 13:35:37,030]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:37,030]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:37,208]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35721216 bytes

[2021-10-22 13:35:37,219]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-22 13:35:37,220]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:37,866]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 11702272 bytes

[2021-10-22 13:35:37,867]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-22 13:56:29,855]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-22 13:56:29,856]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:29,856]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:30,036]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35950592 bytes

[2021-10-22 13:56:30,046]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-22 13:56:30,047]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:30,691]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 11698176 bytes

[2021-10-22 13:56:30,692]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-22 14:03:00,048]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-22 14:03:00,048]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:03:00,049]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:03:00,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35921920 bytes

[2021-10-22 14:03:00,240]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-22 14:03:00,240]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:03:00,405]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 8871936 bytes

[2021-10-22 14:03:00,405]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-22 14:06:21,249]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-22 14:06:21,250]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:21,250]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:21,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35811328 bytes

[2021-10-22 14:06:21,448]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-22 14:06:21,448]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:21,619]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 8933376 bytes

[2021-10-22 14:06:21,620]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-23 13:37:43,617]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-23 13:37:43,617]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:37:43,617]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:37:43,809]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35717120 bytes

[2021-10-23 13:37:43,819]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-23 13:37:43,820]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:37:46,676]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :1516
score:100
	Report mapping result:
		klut_size()     :1798
		klut.num_gates():1549
		max delay       :10
		max area        :1516
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :395
		LUT fanins:3	 numbers :478
		LUT fanins:4	 numbers :676
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 16707584 bytes

[2021-10-23 13:37:46,677]mapper_test.py:224:[INFO]: area: 1549 level: 10
[2021-10-24 17:49:26,516]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-24 17:49:26,517]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:26,517]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:26,697]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35840000 bytes

[2021-10-24 17:49:26,708]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-24 17:49:26,708]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:29,614]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :1516
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 16707584 bytes

[2021-10-24 17:49:29,615]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-24 18:09:52,034]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-24 18:09:52,035]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:09:52,035]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:09:52,218]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35737600 bytes

[2021-10-24 18:09:52,229]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-24 18:09:52,229]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:09:55,124]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
	current map manager:
		current min nodes:2636
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1159
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :1405
score:100
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 16609280 bytes

[2021-10-24 18:09:55,125]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-26 10:26:15,215]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-26 10:26:15,215]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:15,216]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:15,401]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35758080 bytes

[2021-10-26 10:26:15,413]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-26 10:26:15,414]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:15,642]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	current map manager:
		current min nodes:2636
		current min depth:24
	Report mapping result:
		klut_size()     :1641
		klut.num_gates():1392
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :46
		LUT fanins:3	 numbers :623
		LUT fanins:4	 numbers :723
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 8749056 bytes

[2021-10-26 10:26:15,642]mapper_test.py:224:[INFO]: area: 1392 level: 9
[2021-10-26 11:07:52,782]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-26 11:07:52,783]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:07:52,783]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:07:52,961]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35635200 bytes

[2021-10-26 11:07:52,972]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-26 11:07:52,972]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:07:56,019]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	Report mapping result:
		klut_size()     :1641
		klut.num_gates():1392
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :46
		LUT fanins:3	 numbers :623
		LUT fanins:4	 numbers :723
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 16355328 bytes

[2021-10-26 11:07:56,020]mapper_test.py:224:[INFO]: area: 1392 level: 9
[2021-10-26 11:28:25,042]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-26 11:28:25,042]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:25,042]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:25,223]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35840000 bytes

[2021-10-26 11:28:25,233]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-26 11:28:25,233]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:28,159]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	Report mapping result:
		klut_size()     :1933
		klut.num_gates():1684
		max delay       :10
		max area        :1516
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :810
		LUT fanins:4	 numbers :817
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 16588800 bytes

[2021-10-26 11:28:28,160]mapper_test.py:224:[INFO]: area: 1684 level: 10
[2021-10-26 12:26:28,229]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-26 12:26:28,229]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:28,229]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:28,409]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35778560 bytes

[2021-10-26 12:26:28,420]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-26 12:26:28,420]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:31,306]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	Report mapping result:
		klut_size()     :1446
		klut.num_gates():1197
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :348
		LUT fanins:4	 numbers :665
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 16465920 bytes

[2021-10-26 12:26:31,307]mapper_test.py:224:[INFO]: area: 1197 level: 9
[2021-10-26 14:13:40,892]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-26 14:13:40,893]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:40,893]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:41,121]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35848192 bytes

[2021-10-26 14:13:41,132]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-26 14:13:41,132]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:41,322]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	Report mapping result:
		klut_size()     :1641
		klut.num_gates():1392
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :46
		LUT fanins:3	 numbers :623
		LUT fanins:4	 numbers :723
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 8798208 bytes

[2021-10-26 14:13:41,323]mapper_test.py:224:[INFO]: area: 1392 level: 9
[2021-10-29 16:10:46,042]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-10-29 16:10:46,043]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:46,043]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:46,227]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35770368 bytes

[2021-10-29 16:10:46,239]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-10-29 16:10:46,239]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:46,430]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	Report mapping result:
		klut_size()     :2169
		klut.num_gates():1920
		max delay       :10
		max area        :1843
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :875
		LUT fanins:4	 numbers :940
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
Peak memory: 8699904 bytes

[2021-10-29 16:10:46,431]mapper_test.py:224:[INFO]: area: 1920 level: 10
[2021-11-03 09:52:48,826]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-03 09:52:48,826]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:48,826]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:49,014]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35979264 bytes

[2021-11-03 09:52:49,024]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-03 09:52:49,025]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:49,380]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	Report mapping result:
		klut_size()     :2169
		klut.num_gates():1920
		max delay       :9
		max area        :1159
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :875
		LUT fanins:4	 numbers :940
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig_output.v
	Peak memory: 10031104 bytes

[2021-11-03 09:52:49,381]mapper_test.py:226:[INFO]: area: 1920 level: 9
[2021-11-03 10:05:00,371]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-03 10:05:00,371]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:05:00,371]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:05:00,552]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35831808 bytes

[2021-11-03 10:05:00,562]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-03 10:05:00,563]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:05:00,962]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	Report mapping result:
		klut_size()     :2228
		klut.num_gates():1979
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :659
		LUT fanins:4	 numbers :1188
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig_output.v
	Peak memory: 10334208 bytes

[2021-11-03 10:05:00,963]mapper_test.py:226:[INFO]: area: 1979 level: 9
[2021-11-03 13:45:00,499]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-03 13:45:00,499]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:45:00,499]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:45:00,682]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35778560 bytes

[2021-11-03 13:45:00,692]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-03 13:45:00,693]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:45:01,087]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	Report mapping result:
		klut_size()     :2228
		klut.num_gates():1979
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :659
		LUT fanins:4	 numbers :1188
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig_output.v
	Peak memory: 10563584 bytes

[2021-11-03 13:45:01,087]mapper_test.py:226:[INFO]: area: 1979 level: 9
[2021-11-03 13:51:15,570]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-03 13:51:15,570]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:15,571]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:15,750]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35930112 bytes

[2021-11-03 13:51:15,761]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-03 13:51:15,762]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:16,161]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	Report mapping result:
		klut_size()     :2228
		klut.num_gates():1979
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :659
		LUT fanins:4	 numbers :1188
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig_output.v
	Peak memory: 10563584 bytes

[2021-11-03 13:51:16,162]mapper_test.py:226:[INFO]: area: 1979 level: 9
[2021-11-04 15:58:14,421]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-04 15:58:14,421]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:14,422]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:14,615]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35758080 bytes

[2021-11-04 15:58:14,626]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-04 15:58:14,626]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:15,037]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	Report mapping result:
		klut_size()     :1744
		klut.num_gates():1495
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :482
		LUT fanins:4	 numbers :914
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig_output.v
	Peak memory: 10010624 bytes

[2021-11-04 15:58:15,037]mapper_test.py:226:[INFO]: area: 1495 level: 9
[2021-11-16 12:28:52,656]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-16 12:28:52,657]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:52,657]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:52,846]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35647488 bytes

[2021-11-16 12:28:52,857]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-16 12:28:52,857]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:53,080]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
Mapping time: 0.059322 secs
	Report mapping result:
		klut_size()     :1744
		klut.num_gates():1495
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :482
		LUT fanins:4	 numbers :914
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
	Peak memory: 8695808 bytes

[2021-11-16 12:28:53,081]mapper_test.py:228:[INFO]: area: 1495 level: 9
[2021-11-16 14:17:50,334]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-16 14:17:50,335]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:50,335]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:50,513]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35631104 bytes

[2021-11-16 14:17:50,524]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-16 14:17:50,524]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:50,737]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
Mapping time: 0.058832 secs
	Report mapping result:
		klut_size()     :1744
		klut.num_gates():1495
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :482
		LUT fanins:4	 numbers :914
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
	Peak memory: 8388608 bytes

[2021-11-16 14:17:50,738]mapper_test.py:228:[INFO]: area: 1495 level: 9
[2021-11-16 14:24:12,162]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-16 14:24:12,163]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:12,163]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:12,341]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35741696 bytes

[2021-11-16 14:24:12,351]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-16 14:24:12,352]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:12,566]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
Mapping time: 0.05838 secs
	Report mapping result:
		klut_size()     :1744
		klut.num_gates():1495
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :482
		LUT fanins:4	 numbers :914
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
	Peak memory: 8695808 bytes

[2021-11-16 14:24:12,566]mapper_test.py:228:[INFO]: area: 1495 level: 9
[2021-11-17 16:36:49,551]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-17 16:36:49,551]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:49,552]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:49,733]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35672064 bytes

[2021-11-17 16:36:49,744]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-17 16:36:49,744]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:49,957]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
Mapping time: 0.059093 secs
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
	Peak memory: 8871936 bytes

[2021-11-17 16:36:49,958]mapper_test.py:228:[INFO]: area: 1196 level: 9
[2021-11-18 10:19:29,071]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-18 10:19:29,072]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:29,072]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:29,260]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35827712 bytes

[2021-11-18 10:19:29,270]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-18 10:19:29,271]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:29,526]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
Mapping time: 0.101052 secs
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1196
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
	Peak memory: 10932224 bytes

[2021-11-18 10:19:29,527]mapper_test.py:228:[INFO]: area: 1196 level: 9
[2021-11-23 16:12:19,801]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-23 16:12:19,802]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:19,802]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:19,986]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35782656 bytes

[2021-11-23 16:12:19,996]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-23 16:12:19,997]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:20,305]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
Mapping time: 0.100963 secs
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1196
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
	Peak memory: 10268672 bytes

[2021-11-23 16:12:20,305]mapper_test.py:228:[INFO]: area: 1196 level: 9
[2021-11-23 16:43:18,436]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-23 16:43:18,437]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:18,437]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:18,627]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35659776 bytes

[2021-11-23 16:43:18,638]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-23 16:43:18,638]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:18,954]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
Mapping time: 0.104278 secs
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1196
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
	Peak memory: 10326016 bytes

[2021-11-23 16:43:18,954]mapper_test.py:228:[INFO]: area: 1196 level: 9
[2021-11-24 11:39:25,143]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-24 11:39:25,144]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:25,144]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:25,324]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35889152 bytes

[2021-11-24 11:39:25,335]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-24 11:39:25,335]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:25,494]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
Mapping time: 0.002319 secs
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
	Peak memory: 8626176 bytes

[2021-11-24 11:39:25,495]mapper_test.py:228:[INFO]: area: 1196 level: 9
[2021-11-24 12:02:38,968]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-24 12:02:38,968]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:38,969]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:39,196]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35848192 bytes

[2021-11-24 12:02:39,206]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-24 12:02:39,207]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:39,361]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
Mapping time: 0.002328 secs
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
	Peak memory: 8564736 bytes

[2021-11-24 12:02:39,362]mapper_test.py:228:[INFO]: area: 1196 level: 9
[2021-11-24 12:06:29,126]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-24 12:06:29,127]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:29,127]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:29,310]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.05 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35823616 bytes

[2021-11-24 12:06:29,320]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-24 12:06:29,321]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:29,534]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
Mapping time: 0.060136 secs
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
	Peak memory: 9007104 bytes

[2021-11-24 12:06:29,534]mapper_test.py:228:[INFO]: area: 1196 level: 9
[2021-11-24 12:12:01,822]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-24 12:12:01,822]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:01,823]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:02,008]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35782656 bytes

[2021-11-24 12:12:02,018]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-24 12:12:02,019]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:02,179]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
[i] total time =  0.02 secs
Mapping time: 0.01937 secs
	Report mapping result:
		klut_size()     :1215
		klut.num_gates():966
		max delay       :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :92
		LUT fanins:3	 numbers :184
		LUT fanins:4	 numbers :690
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
	Peak memory: 14188544 bytes

[2021-11-24 12:12:02,179]mapper_test.py:228:[INFO]: area: 966 level: 14
[2021-11-24 12:58:27,290]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-24 12:58:27,290]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:27,291]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:27,516]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35860480 bytes

[2021-11-24 12:58:27,526]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-24 12:58:27,527]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:27,743]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
Mapping time: 0.058598 secs
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
	Peak memory: 8871936 bytes

[2021-11-24 12:58:27,744]mapper_test.py:228:[INFO]: area: 1196 level: 9
[2021-11-24 13:14:52,002]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-24 13:14:52,002]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:14:52,003]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:14:52,228]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 36134912 bytes

[2021-11-24 13:14:52,238]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-24 13:14:52,239]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:14:55,315]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
Mapping time: 0.059259 secs
Mapping time: 0.072361 secs
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
	Peak memory: 16347136 bytes

[2021-11-24 13:14:55,316]mapper_test.py:228:[INFO]: area: 1196 level: 9
[2021-11-24 13:37:34,236]mapper_test.py:79:[INFO]: run case "systemcdes_comb"
[2021-11-24 13:37:34,237]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:34,237]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:34,417]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2388.  Ch =     0.  Total mem =    0.38 MB. Peak cut mem =    0.13 MB.
P:  Del =    9.00.  Ar =    1148.0.  Edge =     3859.  Cut =    21344.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1081.0.  Edge =     3925.  Cut =    18396.  T =     0.01 sec
P:  Del =    9.00.  Ar =    1060.0.  Edge =     3679.  Cut =    19239.  T =     0.01 sec
E:  Del =    9.00.  Ar =    1039.0.  Edge =     3633.  Cut =    19239.  T =     0.00 sec
F:  Del =    9.00.  Ar =    1019.0.  Edge =     3597.  Cut =    10614.  T =     0.00 sec
E:  Del =    9.00.  Ar =    1006.0.  Edge =     3565.  Cut =    10614.  T =     0.00 sec
A:  Del =    9.00.  Ar =     987.0.  Edge =     3353.  Cut =    10400.  T =     0.01 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3349.  Cut =    10400.  T =     0.00 sec
A:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
E:  Del =    9.00.  Ar =     984.0.  Edge =     3348.  Cut =    10334.  T =     0.00 sec
Total time =     0.04 sec
Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %
Peak memory: 35794944 bytes

[2021-11-24 13:37:34,428]mapper_test.py:160:[INFO]: area: 984 level: 9
[2021-11-24 13:37:34,428]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:37,291]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
Mapping time: 0.002255 secs
Mapping time: 0.002715 secs
	Report mapping result:
		klut_size()     :1445
		klut.num_gates():1196
		max delay       :9
		max area        :1158
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :184
		LUT fanins:3	 numbers :347
		LUT fanins:4	 numbers :665
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v
	Peak memory: 16486400 bytes

[2021-11-24 13:37:37,292]mapper_test.py:228:[INFO]: area: 1196 level: 9
