{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684080818227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684080818227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 13:13:38 2023 " "Processing started: Sun May 14 13:13:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684080818227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684080818227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684080818227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684080818453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684080818453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file prog_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Prog_mem " "Found entity 1: Prog_mem" {  } { { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684080827325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684080827325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP2 " "Found entity 1: TP2" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684080827326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684080827326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu.v 1 1 " "Found 1 design units, including 1 entities, in source file ifu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ifu " "Found entity 1: ifu" {  } { { "ifu.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/ifu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684080827327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684080827327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/decoder.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684080827328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684080827328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/alu.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684080827329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684080827329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP2 " "Elaborating entity \"TP2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684080827357 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk ifu IFU " "Port \"clk\" of type ifu and instance \"IFU\" is missing source signal" {  } { { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 144 416 608 288 "IFU" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1684080827358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:DECODER " "Elaborating entity \"decoder\" for hierarchy \"decoder:DECODER\"" {  } { { "TP2.bdf" "DECODER" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 144 912 1120 288 "DECODER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684080827359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu ifu:IFU " "Elaborating entity \"ifu\" for hierarchy \"ifu:IFU\"" {  } { { "TP2.bdf" "IFU" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 144 416 608 288 "IFU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684080827360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prog_mem Prog_mem:ROM " "Elaborating entity \"Prog_mem\" for hierarchy \"Prog_mem:ROM\"" {  } { { "TP2.bdf" "ROM" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684080827366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Prog_mem:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Prog_mem:ROM\|altsyncram:altsyncram_component\"" {  } { { "Prog_mem.v" "altsyncram_component" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684080827396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Prog_mem:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Prog_mem:ROM\|altsyncram:altsyncram_component\"" {  } { { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684080827397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Prog_mem:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Prog_mem:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684080827397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684080827397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684080827397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file prog_mem.mif " "Parameter \"init_file\" = \"prog_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684080827397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684080827397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684080827397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684080827397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684080827397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684080827397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684080827397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684080827397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684080827397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684080827397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684080827397 ""}  } { { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684080827397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4j91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4j91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4j91 " "Found entity 1: altsyncram_4j91" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684080827444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684080827444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4j91 Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated " "Elaborating entity \"altsyncram_4j91\" for hierarchy \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684080827444 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[0\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[1\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[2\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[3\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[4\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[5\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[6\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[7\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[8\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[9\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[10\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[11\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[12\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[13\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[14\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[15\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[16\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[17\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[18\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[19\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[20\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[21\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[22\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[23\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[24\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[25\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 585 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[26\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 607 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[27\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[28\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 651 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[29\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[30\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[31\] " "Synthesized away node \"Prog_mem:ROM\|altsyncram:altsyncram_component\|altsyncram_4j91:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_4j91.tdf" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/db/altsyncram_4j91.tdf" 717 2 0 } } { "altsyncram.tdf" "" { Text "e:/windows/programfiles/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Prog_mem.v" "" { Text "E:/Windows/ITBA/Electronica V/Projects/TP2/Prog_mem.v" 82 0 0 } } { "TP2.bdf" "" { Schematic "E:/Windows/ITBA/Electronica V/Projects/TP2/TP2.bdf" { { 152 64 280 280 "ROM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684080827497 "|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_4j91:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1684080827497 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1684080827497 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1684080827695 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 36 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684080827769 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 14 13:13:47 2023 " "Processing ended: Sun May 14 13:13:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684080827769 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684080827769 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684080827769 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684080827769 ""}
