;redcode
;assert 1
	SPL 0, #9
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @0, @2
	ADD @127, 106
	SLT 20, @12
	ADD #270, <0
	SUB @-127, 100
	SUB @-127, 100
	ADD 100, 90
	DAT #200, #0
	SUB 1, <-1
	SUB @-127, 100
	ADD #270, <1
	SLT 20, @12
	SLT #270, <691
	SLT 20, @12
	SLT -702, <-90
	ADD 210, 69
	DJN 20, <12
	SUB @127, 106
	ADD #270, <1
	SUB @0, @2
	SUB @127, 106
	ADD #10, <1
	ADD #10, <1
	JMZ @270, @2
	SPL 220, <12
	SLT -702, <-90
	ADD #270, <1
	JMZ -7, @-20
	ADD #270, <1
	SLT 20, @12
	SUB @-127, 100
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	ADD #270, <2
	SPL 0, #9
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, #9
	CMP -207, <-120
