Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb  1 16:19:09 2026
| Host         : C27-5CG31326ZG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                        Violations  
------  --------  -------------------------------------------------  ----------  
XDCC-2  Warning   Scoped Non-Timing constraint/property overwritten  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.770        0.000                      0                  161        0.128        0.000                      0                  161        3.000        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       27.931        0.000                      0                  102        0.128        0.000                      0                  102       19.500        0.000                       0                    71  
  clk_out2_clk_wiz_0        3.770        0.000                      0                   53        0.196        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.697        0.000                      0                   30        0.172        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.931ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.978ns  (logic 2.540ns (21.205%)  route 9.438ns (78.795%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 38.419 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y131       FDRE (Prop_fdre_C_Q)         0.419    -0.581 f  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/Q
                         net (fo=51, routed)          1.558     0.977    video_inst/Inst_vga/vga_sig_gen/h_counter/Q[2]
    SLICE_X162Y127       LUT3 (Prop_lut3_I1_O)        0.321     1.298 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71/O
                         net (fo=8, routed)           0.842     2.140    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71_n_0
    SLICE_X160Y127       LUT5 (Prop_lut5_I4_O)        0.356     2.496 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73/O
                         net (fo=1, routed)           0.952     3.448    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73_n_0
    SLICE_X160Y126       LUT6 (Prop_lut6_I0_O)        0.326     3.774 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61/O
                         net (fo=4, routed)           0.613     4.386    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61_n_0
    SLICE_X163Y126       LUT5 (Prop_lut5_I1_O)        0.124     4.510 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50/O
                         net (fo=4, routed)           0.826     5.336    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50_n_0
    SLICE_X162Y126       LUT6 (Prop_lut6_I1_O)        0.124     5.460 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32/O
                         net (fo=5, routed)           0.700     6.160    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32_n_0
    SLICE_X162Y127       LUT2 (Prop_lut2_I0_O)        0.150     6.310 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33/O
                         net (fo=2, routed)           0.842     7.152    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33_n_0
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.348     7.500 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17/O
                         net (fo=3, routed)           1.113     8.613    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17_n_0
    SLICE_X162Y128       LUT6 (Prop_lut6_I5_O)        0.124     8.737 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6/O
                         net (fo=2, routed)           0.600     9.337    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X162Y129       LUT6 (Prop_lut6_I2_O)        0.124     9.461 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_3/O
                         net (fo=24, routed)          1.394    10.855    video_inst/inst_dvid/TDMS_encoder_blue/pixel[color][1]
    SLICE_X160Y139       LUT6 (Prop_lut6_I4_O)        0.124    10.979 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    10.979    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.711    38.419    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism              0.554    38.972    
                         clock uncertainty           -0.095    38.878    
    SLICE_X160Y139       FDRE (Setup_fdre_C_D)        0.032    38.910    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         38.910    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                 27.931    

Slack (MET) :             27.949ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.958ns  (logic 2.540ns (21.241%)  route 9.418ns (78.759%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y131       FDRE (Prop_fdre_C_Q)         0.419    -0.581 f  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/Q
                         net (fo=51, routed)          1.558     0.977    video_inst/Inst_vga/vga_sig_gen/h_counter/Q[2]
    SLICE_X162Y127       LUT3 (Prop_lut3_I1_O)        0.321     1.298 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71/O
                         net (fo=8, routed)           0.842     2.140    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71_n_0
    SLICE_X160Y127       LUT5 (Prop_lut5_I4_O)        0.356     2.496 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73/O
                         net (fo=1, routed)           0.952     3.448    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73_n_0
    SLICE_X160Y126       LUT6 (Prop_lut6_I0_O)        0.326     3.774 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61/O
                         net (fo=4, routed)           0.613     4.386    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61_n_0
    SLICE_X163Y126       LUT5 (Prop_lut5_I1_O)        0.124     4.510 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50/O
                         net (fo=4, routed)           0.826     5.336    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50_n_0
    SLICE_X162Y126       LUT6 (Prop_lut6_I1_O)        0.124     5.460 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32/O
                         net (fo=5, routed)           0.700     6.160    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32_n_0
    SLICE_X162Y127       LUT2 (Prop_lut2_I0_O)        0.150     6.310 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33/O
                         net (fo=2, routed)           0.842     7.152    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33_n_0
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.348     7.500 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17/O
                         net (fo=3, routed)           1.113     8.613    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17_n_0
    SLICE_X162Y128       LUT6 (Prop_lut6_I5_O)        0.124     8.737 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6/O
                         net (fo=2, routed)           0.603     9.340    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X162Y129       LUT6 (Prop_lut6_I1_O)        0.124     9.464 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=19, routed)          1.371    10.834    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]_1
    SLICE_X161Y138       LUT6 (Prop_lut6_I0_O)        0.124    10.958 r  video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000    10.958    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]_0
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.710    38.418    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                         clock pessimism              0.554    38.971    
                         clock uncertainty           -0.095    38.877    
    SLICE_X161Y138       FDRE (Setup_fdre_C_D)        0.031    38.908    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                 27.949    

Slack (MET) :             27.973ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.935ns  (logic 2.540ns (21.281%)  route 9.395ns (78.719%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 38.419 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y131       FDRE (Prop_fdre_C_Q)         0.419    -0.581 f  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/Q
                         net (fo=51, routed)          1.558     0.977    video_inst/Inst_vga/vga_sig_gen/h_counter/Q[2]
    SLICE_X162Y127       LUT3 (Prop_lut3_I1_O)        0.321     1.298 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71/O
                         net (fo=8, routed)           0.842     2.140    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71_n_0
    SLICE_X160Y127       LUT5 (Prop_lut5_I4_O)        0.356     2.496 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73/O
                         net (fo=1, routed)           0.952     3.448    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73_n_0
    SLICE_X160Y126       LUT6 (Prop_lut6_I0_O)        0.326     3.774 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61/O
                         net (fo=4, routed)           0.613     4.386    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61_n_0
    SLICE_X163Y126       LUT5 (Prop_lut5_I1_O)        0.124     4.510 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50/O
                         net (fo=4, routed)           0.826     5.336    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50_n_0
    SLICE_X162Y126       LUT6 (Prop_lut6_I1_O)        0.124     5.460 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32/O
                         net (fo=5, routed)           0.700     6.160    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32_n_0
    SLICE_X162Y127       LUT2 (Prop_lut2_I0_O)        0.150     6.310 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33/O
                         net (fo=2, routed)           0.842     7.152    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33_n_0
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.348     7.500 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17/O
                         net (fo=3, routed)           1.113     8.613    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17_n_0
    SLICE_X162Y128       LUT6 (Prop_lut6_I5_O)        0.124     8.737 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6/O
                         net (fo=2, routed)           0.603     9.340    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X162Y129       LUT6 (Prop_lut6_I1_O)        0.124     9.464 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=19, routed)          1.348    10.812    video_inst/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X160Y139       LUT6 (Prop_lut6_I3_O)        0.124    10.936 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    10.936    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.711    38.419    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.554    38.972    
                         clock uncertainty           -0.095    38.878    
    SLICE_X160Y139       FDRE (Setup_fdre_C_D)        0.031    38.909    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                 27.973    

Slack (MET) :             28.098ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.809ns  (logic 2.540ns (21.509%)  route 9.269ns (78.491%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y131       FDRE (Prop_fdre_C_Q)         0.419    -0.581 f  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/Q
                         net (fo=51, routed)          1.558     0.977    video_inst/Inst_vga/vga_sig_gen/h_counter/Q[2]
    SLICE_X162Y127       LUT3 (Prop_lut3_I1_O)        0.321     1.298 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71/O
                         net (fo=8, routed)           0.842     2.140    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71_n_0
    SLICE_X160Y127       LUT5 (Prop_lut5_I4_O)        0.356     2.496 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73/O
                         net (fo=1, routed)           0.952     3.448    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73_n_0
    SLICE_X160Y126       LUT6 (Prop_lut6_I0_O)        0.326     3.774 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61/O
                         net (fo=4, routed)           0.613     4.386    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61_n_0
    SLICE_X163Y126       LUT5 (Prop_lut5_I1_O)        0.124     4.510 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50/O
                         net (fo=4, routed)           0.826     5.336    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50_n_0
    SLICE_X162Y126       LUT6 (Prop_lut6_I1_O)        0.124     5.460 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32/O
                         net (fo=5, routed)           0.700     6.160    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32_n_0
    SLICE_X162Y127       LUT2 (Prop_lut2_I0_O)        0.150     6.310 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33/O
                         net (fo=2, routed)           0.842     7.152    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33_n_0
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.348     7.500 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17/O
                         net (fo=3, routed)           1.113     8.613    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17_n_0
    SLICE_X162Y128       LUT6 (Prop_lut6_I5_O)        0.124     8.737 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6/O
                         net (fo=2, routed)           0.600     9.337    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X162Y129       LUT6 (Prop_lut6_I2_O)        0.124     9.461 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_3/O
                         net (fo=24, routed)          1.224    10.685    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]_0
    SLICE_X160Y138       LUT6 (Prop_lut6_I4_O)        0.124    10.809 r  video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[2]_i_1/O
                         net (fo=1, routed)           0.000    10.809    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]_0
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.710    38.418    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                         clock pessimism              0.554    38.971    
                         clock uncertainty           -0.095    38.877    
    SLICE_X160Y138       FDRE (Setup_fdre_C_D)        0.031    38.908    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                 28.098    

Slack (MET) :             28.099ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.806ns  (logic 2.540ns (21.514%)  route 9.266ns (78.486%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y131       FDRE (Prop_fdre_C_Q)         0.419    -0.581 f  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/Q
                         net (fo=51, routed)          1.558     0.977    video_inst/Inst_vga/vga_sig_gen/h_counter/Q[2]
    SLICE_X162Y127       LUT3 (Prop_lut3_I1_O)        0.321     1.298 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71/O
                         net (fo=8, routed)           0.842     2.140    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71_n_0
    SLICE_X160Y127       LUT5 (Prop_lut5_I4_O)        0.356     2.496 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73/O
                         net (fo=1, routed)           0.952     3.448    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73_n_0
    SLICE_X160Y126       LUT6 (Prop_lut6_I0_O)        0.326     3.774 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61/O
                         net (fo=4, routed)           0.613     4.386    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61_n_0
    SLICE_X163Y126       LUT5 (Prop_lut5_I1_O)        0.124     4.510 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50/O
                         net (fo=4, routed)           0.826     5.336    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50_n_0
    SLICE_X162Y126       LUT6 (Prop_lut6_I1_O)        0.124     5.460 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32/O
                         net (fo=5, routed)           0.700     6.160    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32_n_0
    SLICE_X162Y127       LUT2 (Prop_lut2_I0_O)        0.150     6.310 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33/O
                         net (fo=2, routed)           0.842     7.152    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33_n_0
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.348     7.500 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17/O
                         net (fo=3, routed)           1.113     8.613    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17_n_0
    SLICE_X162Y128       LUT6 (Prop_lut6_I5_O)        0.124     8.737 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6/O
                         net (fo=2, routed)           0.600     9.337    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X162Y129       LUT6 (Prop_lut6_I2_O)        0.124     9.461 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_3/O
                         net (fo=24, routed)          1.222    10.682    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]_0
    SLICE_X160Y138       LUT6 (Prop_lut6_I1_O)        0.124    10.806 r  video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000    10.806    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]_0
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.710    38.418    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                         clock pessimism              0.554    38.971    
                         clock uncertainty           -0.095    38.877    
    SLICE_X160Y138       FDRE (Setup_fdre_C_D)        0.029    38.906    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                 28.099    

Slack (MET) :             28.161ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.748ns  (logic 2.540ns (21.621%)  route 9.208ns (78.379%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y131       FDRE (Prop_fdre_C_Q)         0.419    -0.581 f  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/Q
                         net (fo=51, routed)          1.558     0.977    video_inst/Inst_vga/vga_sig_gen/h_counter/Q[2]
    SLICE_X162Y127       LUT3 (Prop_lut3_I1_O)        0.321     1.298 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71/O
                         net (fo=8, routed)           0.842     2.140    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71_n_0
    SLICE_X160Y127       LUT5 (Prop_lut5_I4_O)        0.356     2.496 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73/O
                         net (fo=1, routed)           0.952     3.448    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73_n_0
    SLICE_X160Y126       LUT6 (Prop_lut6_I0_O)        0.326     3.774 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61/O
                         net (fo=4, routed)           0.613     4.386    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61_n_0
    SLICE_X163Y126       LUT5 (Prop_lut5_I1_O)        0.124     4.510 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50/O
                         net (fo=4, routed)           0.826     5.336    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50_n_0
    SLICE_X162Y126       LUT6 (Prop_lut6_I1_O)        0.124     5.460 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32/O
                         net (fo=5, routed)           0.700     6.160    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32_n_0
    SLICE_X162Y127       LUT2 (Prop_lut2_I0_O)        0.150     6.310 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33/O
                         net (fo=2, routed)           0.842     7.152    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33_n_0
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.348     7.500 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17/O
                         net (fo=3, routed)           1.113     8.613    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17_n_0
    SLICE_X162Y128       LUT6 (Prop_lut6_I5_O)        0.124     8.737 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6/O
                         net (fo=2, routed)           0.603     9.340    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X162Y129       LUT6 (Prop_lut6_I1_O)        0.124     9.464 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=19, routed)          1.160    10.624    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]_1
    SLICE_X161Y138       LUT6 (Prop_lut6_I1_O)        0.124    10.748 r  video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[7]_i_1/O
                         net (fo=1, routed)           0.000    10.748    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[7]_0
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.710    38.418    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[7]/C
                         clock pessimism              0.554    38.971    
                         clock uncertainty           -0.095    38.877    
    SLICE_X161Y138       FDRE (Setup_fdre_C_D)        0.032    38.909    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[7]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                 28.161    

Slack (MET) :             28.169ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.736ns  (logic 2.540ns (21.643%)  route 9.196ns (78.357%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y131       FDRE (Prop_fdre_C_Q)         0.419    -0.581 f  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/Q
                         net (fo=51, routed)          1.558     0.977    video_inst/Inst_vga/vga_sig_gen/h_counter/Q[2]
    SLICE_X162Y127       LUT3 (Prop_lut3_I1_O)        0.321     1.298 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71/O
                         net (fo=8, routed)           0.842     2.140    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71_n_0
    SLICE_X160Y127       LUT5 (Prop_lut5_I4_O)        0.356     2.496 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73/O
                         net (fo=1, routed)           0.952     3.448    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73_n_0
    SLICE_X160Y126       LUT6 (Prop_lut6_I0_O)        0.326     3.774 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61/O
                         net (fo=4, routed)           0.613     4.386    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61_n_0
    SLICE_X163Y126       LUT5 (Prop_lut5_I1_O)        0.124     4.510 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50/O
                         net (fo=4, routed)           0.826     5.336    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50_n_0
    SLICE_X162Y126       LUT6 (Prop_lut6_I1_O)        0.124     5.460 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32/O
                         net (fo=5, routed)           0.700     6.160    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32_n_0
    SLICE_X162Y127       LUT2 (Prop_lut2_I0_O)        0.150     6.310 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33/O
                         net (fo=2, routed)           0.842     7.152    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33_n_0
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.348     7.500 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17/O
                         net (fo=3, routed)           1.113     8.613    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17_n_0
    SLICE_X162Y128       LUT6 (Prop_lut6_I5_O)        0.124     8.737 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6/O
                         net (fo=2, routed)           0.603     9.340    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X162Y129       LUT6 (Prop_lut6_I1_O)        0.124     9.464 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=19, routed)          1.149    10.612    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]_1
    SLICE_X161Y138       LUT6 (Prop_lut6_I2_O)        0.124    10.736 r  video_inst/Inst_vga/vga_sig_gen/h_counter/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.736    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]_0
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.710    38.418    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.554    38.971    
                         clock uncertainty           -0.095    38.877    
    SLICE_X161Y138       FDRE (Setup_fdre_C_D)        0.029    38.906    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                 28.169    

Slack (MET) :             28.186ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.721ns  (logic 2.540ns (21.671%)  route 9.181ns (78.329%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 38.419 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y131       FDRE (Prop_fdre_C_Q)         0.419    -0.581 f  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/Q
                         net (fo=51, routed)          1.558     0.977    video_inst/Inst_vga/vga_sig_gen/h_counter/Q[2]
    SLICE_X162Y127       LUT3 (Prop_lut3_I1_O)        0.321     1.298 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71/O
                         net (fo=8, routed)           0.842     2.140    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71_n_0
    SLICE_X160Y127       LUT5 (Prop_lut5_I4_O)        0.356     2.496 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73/O
                         net (fo=1, routed)           0.952     3.448    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73_n_0
    SLICE_X160Y126       LUT6 (Prop_lut6_I0_O)        0.326     3.774 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61/O
                         net (fo=4, routed)           0.613     4.386    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61_n_0
    SLICE_X163Y126       LUT5 (Prop_lut5_I1_O)        0.124     4.510 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50/O
                         net (fo=4, routed)           0.826     5.336    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50_n_0
    SLICE_X162Y126       LUT6 (Prop_lut6_I1_O)        0.124     5.460 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32/O
                         net (fo=5, routed)           0.700     6.160    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32_n_0
    SLICE_X162Y127       LUT2 (Prop_lut2_I0_O)        0.150     6.310 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33/O
                         net (fo=2, routed)           0.842     7.152    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33_n_0
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.348     7.500 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17/O
                         net (fo=3, routed)           1.113     8.613    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17_n_0
    SLICE_X162Y128       LUT6 (Prop_lut6_I5_O)        0.124     8.737 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6/O
                         net (fo=2, routed)           0.603     9.340    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X162Y129       LUT6 (Prop_lut6_I1_O)        0.124     9.464 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=19, routed)          1.133    10.597    video_inst/inst_dvid/TDMS_encoder_blue/pixel[color][0]
    SLICE_X160Y139       LUT6 (Prop_lut6_I5_O)        0.124    10.721 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    10.721    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.711    38.419    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.554    38.972    
                         clock uncertainty           -0.095    38.878    
    SLICE_X160Y139       FDRE (Setup_fdre_C_D)        0.029    38.907    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                 28.186    

Slack (MET) :             28.202ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.707ns  (logic 2.540ns (21.697%)  route 9.167ns (78.303%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 38.419 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y131       FDRE (Prop_fdre_C_Q)         0.419    -0.581 f  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/Q
                         net (fo=51, routed)          1.558     0.977    video_inst/Inst_vga/vga_sig_gen/h_counter/Q[2]
    SLICE_X162Y127       LUT3 (Prop_lut3_I1_O)        0.321     1.298 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71/O
                         net (fo=8, routed)           0.842     2.140    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71_n_0
    SLICE_X160Y127       LUT5 (Prop_lut5_I4_O)        0.356     2.496 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73/O
                         net (fo=1, routed)           0.952     3.448    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73_n_0
    SLICE_X160Y126       LUT6 (Prop_lut6_I0_O)        0.326     3.774 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61/O
                         net (fo=4, routed)           0.613     4.386    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61_n_0
    SLICE_X163Y126       LUT5 (Prop_lut5_I1_O)        0.124     4.510 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50/O
                         net (fo=4, routed)           0.826     5.336    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50_n_0
    SLICE_X162Y126       LUT6 (Prop_lut6_I1_O)        0.124     5.460 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32/O
                         net (fo=5, routed)           0.700     6.160    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32_n_0
    SLICE_X162Y127       LUT2 (Prop_lut2_I0_O)        0.150     6.310 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33/O
                         net (fo=2, routed)           0.842     7.152    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33_n_0
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.348     7.500 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17/O
                         net (fo=3, routed)           1.113     8.613    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17_n_0
    SLICE_X162Y128       LUT6 (Prop_lut6_I5_O)        0.124     8.737 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6/O
                         net (fo=2, routed)           0.600     9.337    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X162Y129       LUT6 (Prop_lut6_I2_O)        0.124     9.461 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_3/O
                         net (fo=24, routed)          1.122    10.583    video_inst/inst_dvid/TDMS_encoder_blue/pixel[color][1]
    SLICE_X160Y139       LUT6 (Prop_lut6_I4_O)        0.124    10.707 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    10.707    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.711    38.419    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.554    38.972    
                         clock uncertainty           -0.095    38.878    
    SLICE_X160Y139       FDRE (Setup_fdre_C_D)        0.031    38.909    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                 28.202    

Slack (MET) :             28.220ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.745ns  (logic 2.540ns (21.627%)  route 9.205ns (78.373%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 38.413 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.819    -1.000    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y131       FDRE (Prop_fdre_C_Q)         0.419    -0.581 f  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/Q
                         net (fo=51, routed)          1.558     0.977    video_inst/Inst_vga/vga_sig_gen/h_counter/Q[2]
    SLICE_X162Y127       LUT3 (Prop_lut3_I1_O)        0.321     1.298 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71/O
                         net (fo=8, routed)           0.842     2.140    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_71_n_0
    SLICE_X160Y127       LUT5 (Prop_lut5_I4_O)        0.356     2.496 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73/O
                         net (fo=1, routed)           0.952     3.448    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_73_n_0
    SLICE_X160Y126       LUT6 (Prop_lut6_I0_O)        0.326     3.774 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61/O
                         net (fo=4, routed)           0.613     4.386    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_61_n_0
    SLICE_X163Y126       LUT5 (Prop_lut5_I1_O)        0.124     4.510 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50/O
                         net (fo=4, routed)           0.826     5.336    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_50_n_0
    SLICE_X162Y126       LUT6 (Prop_lut6_I1_O)        0.124     5.460 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32/O
                         net (fo=5, routed)           0.700     6.160    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_32_n_0
    SLICE_X162Y127       LUT2 (Prop_lut2_I0_O)        0.150     6.310 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33/O
                         net (fo=2, routed)           0.842     7.152    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_33_n_0
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.348     7.500 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17/O
                         net (fo=3, routed)           1.113     8.613    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_17_n_0
    SLICE_X162Y128       LUT6 (Prop_lut6_I5_O)        0.124     8.737 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6/O
                         net (fo=2, routed)           0.600     9.337    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_6_n_0
    SLICE_X162Y129       LUT6 (Prop_lut6_I2_O)        0.124     9.461 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_3/O
                         net (fo=24, routed)          1.160    10.621    video_inst/inst_dvid/TDMS_encoder_red/pixel[color][0]
    SLICE_X158Y134       LUT5 (Prop_lut5_I3_O)        0.124    10.745 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.745    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X158Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.705    38.413    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X158Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.568    38.980    
                         clock uncertainty           -0.095    38.886    
    SLICE_X158Y134       FDRE (Setup_fdre_C_D)        0.079    38.965    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         38.965    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                 28.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.646    -0.654    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/Q
                         net (fo=1, routed)           0.058    -0.455    video_inst/inst_dvid/TDMS_encoder_blue_n_4
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.919    -0.895    video_inst/inst_dvid/CLK
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X160Y138       FDRE (Hold_fdre_C_D)         0.071    -0.583    video_inst/inst_dvid/latched_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.646    -0.654    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.447    video_inst/inst_dvid/TDMS_encoder_blue_n_6
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.919    -0.895    video_inst/inst_dvid/CLK
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X160Y138       FDRE (Hold_fdre_C_D)         0.075    -0.579    video_inst/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.644    -0.656    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.401    video_inst/inst_dvid/TDMS_encoder_red_n_2
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.915    -0.899    video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
                         clock pessimism              0.243    -0.656    
    SLICE_X160Y134       FDRE (Hold_fdre_C_D)         0.076    -0.580    video_inst/inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.644    -0.656    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/Q
                         net (fo=1, routed)           0.117    -0.398    video_inst/inst_dvid/TDMS_encoder_green_n_0
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.916    -0.898    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[9]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.078    -0.578    video_inst/inst_dvid/latched_green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.644    -0.656    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.390    video_inst/inst_dvid/TDMS_encoder_red_n_3
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.915    -0.899    video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
                         clock pessimism              0.243    -0.656    
    SLICE_X160Y134       FDRE (Hold_fdre_C_D)         0.075    -0.581    video_inst/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.644    -0.656    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/Q
                         net (fo=5, routed)           0.142    -0.373    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg_n_0_[0]
    SLICE_X160Y135       LUT6 (Prop_lut6_I1_O)        0.045    -0.328 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.328    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.916    -0.898    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.255    -0.643    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.092    -0.551    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.644    -0.656    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/Q
                         net (fo=5, routed)           0.141    -0.374    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg_n_0_[0]
    SLICE_X160Y135       LUT6 (Prop_lut6_I1_O)        0.045    -0.329 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.329    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0_n_0
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.916    -0.898    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.255    -0.643    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.091    -0.552    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.667%)  route 0.148ns (44.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.646    -0.654    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/Q
                         net (fo=11, routed)          0.148    -0.365    video_inst/Inst_vga/vga_sig_gen/h_counter/encoded_reg[9][0]
    SLICE_X161Y138       LUT6 (Prop_lut6_I2_O)        0.045    -0.320 r  video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]_0
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.919    -0.895    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                         clock pessimism              0.257    -0.638    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.092    -0.546    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.251ns (70.008%)  route 0.108ns (29.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.643    -0.657    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X158Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.148    -0.509 f  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/Q
                         net (fo=3, routed)           0.108    -0.401    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg_n_0_[1]
    SLICE_X158Y134       LUT5 (Prop_lut5_I2_O)        0.103    -0.298 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.298    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__0_n_0
    SLICE_X158Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.914    -0.900    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X158Y134       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.243    -0.657    
    SLICE_X158Y134       FDRE (Hold_fdre_C_D)         0.131    -0.526    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.501%)  route 0.149ns (44.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.646    -0.654    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/Q
                         net (fo=11, routed)          0.149    -0.364    video_inst/Inst_vga/vga_sig_gen/h_counter/encoded_reg[9][0]
    SLICE_X161Y138       LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  video_inst/Inst_vga/vga_sig_gen/h_counter/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]_0
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.919    -0.895    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.257    -0.638    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.091    -0.547    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y132   video_inst/Inst_vga/vga_sig_gen/h_blank_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y131   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y126   video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y133   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y129   video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y131   video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y131   video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y131   video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y132   video_inst/Inst_vga/vga_sig_gen/h_blank_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y132   video_inst/Inst_vga/vga_sig_gen/h_blank_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y131   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y131   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y126   video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y126   video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y133   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y133   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y129   video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y129   video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y132   video_inst/Inst_vga/vga_sig_gen/h_blank_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y132   video_inst/Inst_vga/vga_sig_gen/h_blank_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y131   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y131   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y126   video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y126   video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y133   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y133   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y129   video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y129   video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.890ns (24.071%)  route 2.807ns (75.929%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 6.415 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.895     1.814    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     1.938 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     2.712    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     6.415    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.568     6.982    
                         clock uncertainty           -0.072     6.910    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     6.481    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.481    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.890ns (24.071%)  route 2.807ns (75.929%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 6.415 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.895     1.814    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     1.938 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     2.712    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     6.415    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.568     6.982    
                         clock uncertainty           -0.072     6.910    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     6.481    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          6.481    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.890ns (24.071%)  route 2.807ns (75.929%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 6.415 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.895     1.814    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     1.938 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     2.712    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     6.415    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.568     6.982    
                         clock uncertainty           -0.072     6.910    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     6.481    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.481    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.890ns (24.071%)  route 2.807ns (75.929%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 6.415 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.895     1.814    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     1.938 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     2.712    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     6.415    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.568     6.982    
                         clock uncertainty           -0.072     6.910    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     6.481    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.481    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.890ns (24.071%)  route 2.807ns (75.929%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 6.415 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -0.468 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     0.487 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     0.919 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.895     1.814    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y134       LUT2 (Prop_lut2_I1_O)        0.124     1.938 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     2.712    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     6.415    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.568     6.982    
                         clock uncertainty           -0.072     6.910    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     6.481    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.481    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.766ns (24.677%)  route 2.338ns (75.323%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 6.415 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -0.468 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     0.487 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     0.919 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.200     2.118    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     6.415    video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.568     6.982    
                         clock uncertainty           -0.072     6.910    
    SLICE_X161Y134       FDRE (Setup_fdre_C_R)       -0.429     6.481    video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          6.481    
                         arrival time                          -2.118    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.766ns (25.746%)  route 2.209ns (74.254%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -0.468 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     0.487 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     0.919 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.071     1.989    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X163Y135       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.568     6.983    
                         clock uncertainty           -0.072     6.911    
    SLICE_X163Y135       FDRE (Setup_fdre_C_R)       -0.429     6.482    video_inst/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          6.482    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.766ns (25.878%)  route 2.194ns (74.122%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -0.468 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     0.487 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     0.919 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.055     1.974    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.568     6.983    
                         clock uncertainty           -0.072     6.911    
    SLICE_X161Y136       FDRE (Setup_fdre_C_R)       -0.429     6.482    video_inst/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          6.482    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.766ns (25.878%)  route 2.194ns (74.122%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 6.416 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -0.468 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     0.487 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     0.919 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.055     1.974    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     6.416    video_inst/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.568     6.983    
                         clock uncertainty           -0.072     6.911    
    SLICE_X161Y136       FDRE (Setup_fdre_C_R)       -0.429     6.482    video_inst/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          6.482    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.766ns (27.373%)  route 2.032ns (72.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 6.418 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -0.986    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -0.468 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831     0.363    video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124     0.487 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307     0.795    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     0.919 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.894     1.813    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     6.418    video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.568     6.985    
                         clock uncertainty           -0.072     6.913    
    SLICE_X162Y138       FDRE (Setup_fdre_C_R)       -0.524     6.389    video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                  4.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.131    -0.379    video_inst/inst_dvid/shift_clock[0]
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/C
                         clock pessimism              0.254    -0.638    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.063    -0.575    video_inst/inst_dvid/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.364    video_inst/inst_dvid/shift_clock__0[2]
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism              0.257    -0.635    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.070    -0.565    video_inst/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.123    -0.364    video_inst/inst_dvid/shift_clock__0[3]
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism              0.257    -0.635    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.066    -0.569    video_inst/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.360    video_inst/inst_dvid/shift_clock__0[6]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/C
                         clock pessimism              0.257    -0.635    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063    -0.572    video_inst/inst_dvid/shift_clock_reg[4]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.128    -0.358    video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/C
                         clock pessimism              0.257    -0.635    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063    -0.572    video_inst/inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.371    video_inst/inst_dvid/shift_clock__0[8]
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.059    -0.592    video_inst/inst_dvid/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.674%)  route 0.181ns (49.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.656    video_inst/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  video_inst/inst_dvid/shift_green_reg[8]/Q
                         net (fo=1, routed)           0.181    -0.334    video_inst/inst_dvid/shift_green_reg_n_0_[8]
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.045    -0.289 r  video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    video_inst/inst_dvid/shift_green[6]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.121    -0.520    video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.359    video_inst/inst_dvid/shift_clock__0[4]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059    -0.592    video_inst/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.121    -0.366    video_inst/inst_dvid/shift_clock__0[5]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052    -0.599    video_inst/inst_dvid/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.651    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.121    -0.366    video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -0.892    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.052    -0.599    video_inst/inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.718ns (29.298%)  route 1.733ns (70.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 6.415 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.825    -0.994    video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -0.575 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.959     0.384    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y134       LUT2 (Prop_lut2_I0_O)        0.299     0.683 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     1.457    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     6.415    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.383     6.798    
                         clock uncertainty           -0.215     6.583    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     6.154    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.718ns (29.298%)  route 1.733ns (70.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 6.415 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.825    -0.994    video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -0.575 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.959     0.384    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y134       LUT2 (Prop_lut2_I0_O)        0.299     0.683 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     1.457    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     6.415    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.383     6.798    
                         clock uncertainty           -0.215     6.583    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     6.154    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.718ns (29.298%)  route 1.733ns (70.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 6.415 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.825    -0.994    video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -0.575 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.959     0.384    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y134       LUT2 (Prop_lut2_I0_O)        0.299     0.683 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     1.457    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     6.415    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.383     6.798    
                         clock uncertainty           -0.215     6.583    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     6.154    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.718ns (29.298%)  route 1.733ns (70.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 6.415 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.825    -0.994    video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -0.575 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.959     0.384    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y134       LUT2 (Prop_lut2_I0_O)        0.299     0.683 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     1.457    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     6.415    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.383     6.798    
                         clock uncertainty           -0.215     6.583    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     6.154    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.718ns (29.298%)  route 1.733ns (70.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 6.415 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.825    -0.994    video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -0.575 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.959     0.384    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y134       LUT2 (Prop_lut2_I0_O)        0.299     0.683 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     1.457    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     6.415    video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.383     6.798    
                         clock uncertainty           -0.215     6.583    
    SLICE_X163Y134       FDSE (Setup_fdse_C_S)       -0.429     6.154    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.740ns (27.652%)  route 1.936ns (72.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.829    -0.990    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.419    -0.571 r  video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=3, routed)           1.936     1.365    video_inst/inst_dvid/latched_blue[1]
    SLICE_X162Y140       LUT3 (Prop_lut3_I2_O)        0.321     1.686 r  video_inst/inst_dvid/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.686    video_inst/inst_dvid/shift_blue[1]
    SLICE_X162Y140       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X162Y140       FDRE (Setup_fdre_C_D)        0.118     6.705    video_inst/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -1.686    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.718ns (27.797%)  route 1.865ns (72.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.829    -0.990    video_inst/inst_dvid/CLK
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.419    -0.571 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           1.865     1.294    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y140       LUT3 (Prop_lut3_I2_O)        0.299     1.593 r  video_inst/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.593    video_inst/inst_dvid/shift_blue[0]
    SLICE_X162Y140       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     6.419    video_inst/inst_dvid/clk_out2
    SLICE_X162Y140       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.383     6.802    
                         clock uncertainty           -0.215     6.587    
    SLICE_X162Y140       FDRE (Setup_fdre_C_D)        0.077     6.664    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          6.664    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.716ns (27.772%)  route 1.862ns (72.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 6.415 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.825    -0.994    video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -0.575 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           1.862     1.287    video_inst/inst_dvid/latched_red[2]
    SLICE_X162Y134       LUT3 (Prop_lut3_I2_O)        0.297     1.584 r  video_inst/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.584    video_inst/inst_dvid/shift_red[2]
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     6.415    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/C
                         clock pessimism              0.383     6.798    
                         clock uncertainty           -0.215     6.583    
    SLICE_X162Y134       FDRE (Setup_fdre_C_D)        0.077     6.660    video_inst/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          6.660    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.716ns (27.880%)  route 1.852ns (72.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 6.415 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.825    -0.994    video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -0.575 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           1.852     1.277    video_inst/inst_dvid/latched_red[2]
    SLICE_X162Y134       LUT3 (Prop_lut3_I2_O)        0.297     1.574 r  video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.574    video_inst/inst_dvid/shift_red[6]
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     6.415    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.383     6.798    
                         clock uncertainty           -0.215     6.583    
    SLICE_X162Y134       FDRE (Setup_fdre_C_D)        0.081     6.664    video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          6.664    
                         arrival time                          -1.574    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.742ns (28.493%)  route 1.862ns (71.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 6.415 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.825    -0.994    video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -0.575 r  video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           1.862     1.287    video_inst/inst_dvid/latched_red[2]
    SLICE_X162Y134       LUT3 (Prop_lut3_I2_O)        0.323     1.610 r  video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.610    video_inst/inst_dvid/shift_red[4]
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     9.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     2.893 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     4.616    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.707 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     6.415    video_inst/inst_dvid/clk_out2
    SLICE_X162Y134       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.383     6.798    
                         clock uncertainty           -0.215     6.583    
    SLICE_X162Y134       FDRE (Setup_fdre_C_D)        0.118     6.701    video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          6.701    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                  5.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.227ns (27.358%)  route 0.603ns (72.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.644    -0.656    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.603     0.075    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.099     0.174 r  video_inst/inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.174    video_inst/inst_dvid/shift_green[0]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.120     0.001    video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.992%)  route 0.643ns (82.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.645    -0.655    video_inst/inst_dvid/CLK
    SLICE_X160Y137       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  video_inst/inst_dvid/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.643     0.129    video_inst/inst_dvid/latched_green[8]
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.070    -0.049    video_inst/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.707%)  route 0.655ns (82.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.644    -0.656    video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  video_inst/inst_dvid/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.655     0.141    video_inst/inst_dvid/latched_red[8]
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915    -0.899    video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.565    -0.334    
                         clock uncertainty            0.215    -0.120    
    SLICE_X161Y134       FDRE (Hold_fdre_C_D)         0.070    -0.050    video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.128ns (16.863%)  route 0.631ns (83.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.644    -0.656    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  video_inst/inst_dvid/latched_green_reg[9]/Q
                         net (fo=1, routed)           0.631     0.103    video_inst/inst_dvid/latched_green[9]
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.013    -0.106    video_inst/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.128ns (17.088%)  route 0.621ns (82.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.646    -0.654    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.128    -0.526 r  video_inst/inst_dvid/latched_blue_reg[9]/Q
                         net (fo=1, routed)           0.621     0.095    video_inst/inst_dvid/latched_blue[9]
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.565    -0.330    
                         clock uncertainty            0.215    -0.116    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)        -0.001    -0.117    video_inst/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.224ns (25.152%)  route 0.667ns (74.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.644    -0.656    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.667     0.139    video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.096     0.235 r  video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.235    video_inst/inst_dvid/shift_green[4]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.131     0.012    video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.226ns (25.320%)  route 0.667ns (74.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.644    -0.656    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.667     0.139    video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.098     0.237 r  video_inst/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.237    video_inst/inst_dvid/shift_green[2]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.121     0.002    video_inst/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.224ns (24.709%)  route 0.683ns (75.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.646    -0.654    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.128    -0.526 r  video_inst/inst_dvid/latched_blue_reg[7]/Q
                         net (fo=1, routed)           0.683     0.157    video_inst/inst_dvid/latched_blue[7]
    SLICE_X162Y139       LUT3 (Prop_lut3_I2_O)        0.096     0.253 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.253    video_inst/inst_dvid/shift_blue[7]
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.565    -0.330    
                         clock uncertainty            0.215    -0.116    
    SLICE_X162Y139       FDRE (Hold_fdre_C_D)         0.131     0.015    video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.228ns (24.863%)  route 0.689ns (75.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.646    -0.654    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.128    -0.526 r  video_inst/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.689     0.163    video_inst/inst_dvid/latched_blue[4]
    SLICE_X162Y139       LUT3 (Prop_lut3_I2_O)        0.100     0.263 r  video_inst/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.263    video_inst/inst_dvid/shift_blue[6]
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -0.895    video_inst/inst_dvid/clk_out2
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.565    -0.330    
                         clock uncertainty            0.215    -0.116    
    SLICE_X162Y139       FDRE (Hold_fdre_C_D)         0.131     0.015    video_inst/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.224ns (24.319%)  route 0.697ns (75.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.644    -0.656    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  video_inst/inst_dvid/latched_green_reg[1]/Q
                         net (fo=4, routed)           0.697     0.169    video_inst/inst_dvid/latched_green[1]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.096     0.265 r  video_inst/inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.265    video_inst/inst_dvid/shift_green[5]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.565    -0.333    
                         clock uncertainty            0.215    -0.119    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.131     0.012    video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.253    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     3.012    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     3.484 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     3.485    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     5.382 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     5.382    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     3.013    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     3.485 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     3.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     5.382 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     5.382    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     3.012    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     3.484 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     3.485    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     5.381 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     5.381    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     3.013    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     3.485 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     3.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     5.381 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     5.381    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     3.016    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     3.488 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     3.489    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     5.373 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     5.373    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     3.016    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     3.488 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     3.489    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     5.372 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     5.372    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     3.019    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     3.491 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     3.492    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     5.360 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     5.360    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.475 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.708    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -0.724 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     1.085    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.181 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     3.019    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     3.491 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     3.492    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     5.359 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     5.359    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640    -0.660    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177    -0.483 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -0.482    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     0.334 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     0.334    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640    -0.660    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177    -0.483 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -0.482    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     0.335 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     0.335    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638    -0.662    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177    -0.485 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -0.484    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     0.349 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     0.349    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638    -0.662    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177    -0.485 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -0.484    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     0.350 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     0.350    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     0.358 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     0.358    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     0.359 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     0.359    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     0.359 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     0.359    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636    -0.664    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177    -0.487 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -0.486    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     0.360 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     0.360    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     5.431 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.579 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     3.157    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.186 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     4.058    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -1.668    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.482ns  (logic 1.212ns (22.106%)  route 4.270ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.122     4.184    video_inst/Inst_vga/vga_sig_gen/h_counter/reset_n_IBUF
    SLICE_X158Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.334 r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[9]_i_1/O
                         net (fo=7, routed)           1.148     5.482    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[9]_i_1_n_0
    SLICE_X156Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.700    -1.592    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.482ns  (logic 1.212ns (22.106%)  route 4.270ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.122     4.184    video_inst/Inst_vga/vga_sig_gen/h_counter/reset_n_IBUF
    SLICE_X158Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.334 r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[9]_i_1/O
                         net (fo=7, routed)           1.148     5.482    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[9]_i_1_n_0
    SLICE_X156Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.700    -1.592    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.482ns  (logic 1.212ns (22.106%)  route 4.270ns (77.894%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.122     4.184    video_inst/Inst_vga/vga_sig_gen/h_counter/reset_n_IBUF
    SLICE_X158Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.334 r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[9]_i_1/O
                         net (fo=7, routed)           1.148     5.482    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[9]_i_1_n_0
    SLICE_X156Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.700    -1.592    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.322ns  (logic 1.186ns (22.283%)  route 4.136ns (77.717%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.122     4.184    video_inst/Inst_vga/vga_sig_gen/v_counter/reset_n_IBUF
    SLICE_X158Y125       LUT3 (Prop_lut3_I2_O)        0.124     4.308 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1/O
                         net (fo=7, routed)           1.013     5.322    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1_n_0
    SLICE_X157Y124       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.694    -1.598    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X157Y124       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.322ns  (logic 1.186ns (22.283%)  route 4.136ns (77.717%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.122     4.184    video_inst/Inst_vga/vga_sig_gen/v_counter/reset_n_IBUF
    SLICE_X158Y125       LUT3 (Prop_lut3_I2_O)        0.124     4.308 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1/O
                         net (fo=7, routed)           1.013     5.322    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1_n_0
    SLICE_X157Y124       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.694    -1.598    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X157Y124       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.322ns  (logic 1.186ns (22.283%)  route 4.136ns (77.717%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.122     4.184    video_inst/Inst_vga/vga_sig_gen/v_counter/reset_n_IBUF
    SLICE_X158Y125       LUT3 (Prop_lut3_I2_O)        0.124     4.308 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1/O
                         net (fo=7, routed)           1.013     5.322    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1_n_0
    SLICE_X157Y124       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.694    -1.598    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X157Y124       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.212ns (24.831%)  route 3.668ns (75.169%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.122     4.184    video_inst/Inst_vga/vga_sig_gen/h_counter/reset_n_IBUF
    SLICE_X158Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.334 r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[9]_i_1/O
                         net (fo=7, routed)           0.546     4.880    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[9]_i_1_n_0
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.701    -1.591    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.212ns (24.831%)  route 3.668ns (75.169%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.122     4.184    video_inst/Inst_vga/vga_sig_gen/h_counter/reset_n_IBUF
    SLICE_X158Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.334 r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[9]_i_1/O
                         net (fo=7, routed)           0.546     4.880    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[9]_i_1_n_0
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.701    -1.591    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.212ns (24.831%)  route 3.668ns (75.169%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.122     4.184    video_inst/Inst_vga/vga_sig_gen/h_counter/reset_n_IBUF
    SLICE_X158Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.334 r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[9]_i_1/O
                         net (fo=7, routed)           0.546     4.880    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[9]_i_1_n_0
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.701    -1.591    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.212ns (24.831%)  route 3.668ns (75.169%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          3.122     4.184    video_inst/Inst_vga/vga_sig_gen/h_counter/reset_n_IBUF
    SLICE_X158Y125       LUT1 (Prop_lut1_I0_O)        0.150     4.334 r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[9]_i_1/O
                         net (fo=7, routed)           0.546     4.880    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[9]_i_1_n_0
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          1.701    -1.591    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.231ns (18.176%)  route 1.039ns (81.824%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.039     1.225    video_inst/Inst_vga/vga_sig_gen/h_counter/reset_n_IBUF
    SLICE_X156Y132       LUT6 (Prop_lut6_I3_O)        0.045     1.270 r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[7]_i_1/O
                         net (fo=1, routed)           0.000     1.270    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[7]_i_1_n_0
    SLICE_X156Y132       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.912    -0.902    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y132       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.231ns (16.626%)  route 1.158ns (83.374%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.158     1.344    video_inst/Inst_vga/vga_sig_gen/v_counter/reset_n_IBUF
    SLICE_X158Y125       LUT6 (Prop_lut6_I5_O)        0.045     1.389 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.389    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[2]_i_1__0_n_0
    SLICE_X158Y125       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.904    -0.910    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X158Y125       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.404ns  (logic 0.231ns (16.449%)  route 1.173ns (83.551%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.173     1.359    video_inst/Inst_vga/vga_sig_gen/h_counter/reset_n_IBUF
    SLICE_X156Y132       LUT5 (Prop_lut5_I2_O)        0.045     1.404 r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[6]_i_1/O
                         net (fo=1, routed)           0.000     1.404    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[6]_i_1_n_0
    SLICE_X156Y132       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.912    -0.902    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y132       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.465ns  (logic 0.231ns (15.764%)  route 1.234ns (84.236%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.234     1.420    video_inst/Inst_vga/vga_sig_gen/h_counter/reset_n_IBUF
    SLICE_X156Y132       LUT5 (Prop_lut5_I2_O)        0.045     1.465 r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[5]_i_1/O
                         net (fo=1, routed)           0.000     1.465    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[5]_i_1_n_0
    SLICE_X156Y132       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.912    -0.902    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y132       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.513ns  (logic 0.231ns (15.258%)  route 1.282ns (84.742%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.282     1.468    video_inst/Inst_vga/vga_sig_gen/v_counter/reset_n_IBUF
    SLICE_X159Y126       LUT6 (Prop_lut6_I5_O)        0.045     1.513 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.513    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X159Y126       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.905    -0.909    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X159Y126       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.523ns  (logic 0.231ns (15.163%)  route 1.292ns (84.837%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.292     1.478    video_inst/Inst_vga/vga_sig_gen/v_counter/reset_n_IBUF
    SLICE_X158Y125       LUT6 (Prop_lut6_I5_O)        0.045     1.523 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.523    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[3]_i_1__0_n_0
    SLICE_X158Y125       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.904    -0.910    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X158Y125       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/h_counter/w_rollSynch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.524ns  (logic 0.231ns (15.152%)  route 1.293ns (84.848%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.293     1.479    video_inst/Inst_vga/vga_sig_gen/h_counter/reset_n_IBUF
    SLICE_X156Y130       LUT5 (Prop_lut5_I3_O)        0.045     1.524 r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_rollSynch_i_1/O
                         net (fo=1, routed)           0.000     1.524    video_inst/Inst_vga/vga_sig_gen/h_counter/w_rollSynch_i_1_n_0
    SLICE_X156Y130       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_rollSynch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.910    -0.904    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X156Y130       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_rollSynch_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.231ns (13.805%)  route 1.442ns (86.195%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.256     1.442    video_inst/Inst_vga/vga_sig_gen/v_counter/reset_n_IBUF
    SLICE_X158Y125       LUT3 (Prop_lut3_I2_O)        0.045     1.487 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1/O
                         net (fo=7, routed)           0.185     1.673    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1_n_0
    SLICE_X157Y125       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.904    -0.910    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X157Y125       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.675ns  (logic 0.231ns (13.788%)  route 1.444ns (86.212%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.256     1.442    video_inst/Inst_vga/vga_sig_gen/v_counter/reset_n_IBUF
    SLICE_X158Y125       LUT3 (Prop_lut3_I2_O)        0.045     1.487 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1/O
                         net (fo=7, routed)           0.187     1.675    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1_n_0
    SLICE_X158Y126       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.905    -0.909    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X158Y126       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.675ns  (logic 0.231ns (13.788%)  route 1.444ns (86.212%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=10, routed)          1.256     1.442    video_inst/Inst_vga/vga_sig_gen/v_counter/reset_n_IBUF
    SLICE_X158Y125       LUT3 (Prop_lut3_I2_O)        0.045     1.487 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1/O
                         net (fo=7, routed)           0.187     1.675    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1_n_0
    SLICE_X158Y126       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=69, routed)          0.905    -0.909    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X158Y126       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[7]/C





