Design,Dynamic Power (W),Signal Power (W),Logic Power (W),Static Power (W),DC Power (W),Total Power (W),Data Path Delay (ns),F7 Muxes,LUT as Memory,LUT as Logic,Slice LUTs,LUT1,LUT2,LUT3,LUT4,LUT5,LUT6,LUT7,LUT as Memory2,Slice LUTs2,LUT as Logic2,LUTs Difference
top_Array_Multiplier_4bit.v,3.951,0.133,0.085,0.083,3.9509999999999996,4.034,10.902,0.0,0.0,17.0,17.0,0.0,7.0,1.0,1.0,5.0,9.0,0.0,0.0,5.0,17.0,0.0
top_CLA8.v,4.807,0.167,0.065,0.088,4.8069999999999995,4.895,9.882,0.0,0.0,13.0,13.0,0.0,1.0,2.0,3.0,3.0,6.0,0.0,0.0,4.0,13.0,0.0
top_CLA16.v,10.89,0.5,0.194,0.156,10.889999999999999,11.046,12.463,0.0,0.0,35.0,35.0,0.0,6.0,4.0,8.0,5.0,22.0,0.0,0.0,10.0,35.0,0.0
top_CLA32.v,22.729,1.749,0.505,0.485,22.728,23.213,18.806,0.0,0.0,96.0,96.0,0.0,26.0,9.0,14.0,15.0,59.0,0.0,0.0,33.0,96.0,0.0
top_mealy.v,0.222,0.14,0.078,0.071,0.22099999999999997,0.292,6.305,0.0,0.0,66.0,66.0,2.0,66.0,11.0,3.0,1.0,0.0,0.0,0.0,35.0,66.0,0.0
top_moore.v,0.222,0.14,0.078,0.069,0.22199999999999998,0.291,6.177,0.0,0.0,67.0,67.0,2.0,66.0,11.0,1.0,4.0,0.0,0.0,0.0,35.0,67.0,0.0
top_Priority_Encoder8_3.v,0.386,0.041,0.013,0.071,0.386,0.457,7.676,0.0,0.0,4.0,4.0,1.0,1.0,0.0,1.0,0.0,2.0,0.0,0.0,2.0,4.0,0.0
