Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 29 07:01:03 2021
| Host         : DESKTOP-F4RPBPN running 64-bit major release  (build 9200)
| Command      : report_methodology -file toplevel_methodology_drc_routed.rpt -pb toplevel_methodology_drc_routed.pb -rpx toplevel_methodology_drc_routed.rpx
| Design       : toplevel
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+----------+----------+---------------------------------------------+------------+
| Rule     | Severity | Description                                 | Violations |
+----------+----------+---------------------------------------------+------------+
| ULMTCS-1 | Warning  | Control Sets use limits recommend reduction | 1          |
+----------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 1030 control sets (vs. available limit of 8150, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>


