/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "LGSynt91/pcler8_orig.v:2" *)
(* top =  1  *)
module pcler8_cl(a, b, c, d, e, f, g, h, i, j, k, l, m, n, o, p, q, r, s, t, u, v, w, x, y, z, a0, b0, c0, d0, e0, f0, g0, h0, i0, j0, k0, l0, m0, n0, o0, p0, q0, r0);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[0] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[10] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[11] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[12] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[13] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[14] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[15] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[16] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[1] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[2] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[3] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[4] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[5] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[6] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[7] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[8] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[9] ;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input a;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input a0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input b;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output b0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input c;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output c0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input d;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output d0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input e;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output e0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input f;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output f0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input g;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output g0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input h;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output h0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input i;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output i0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input j;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output j0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input k;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output k0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input l;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output l0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input m;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output m0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input n;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output n0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input o;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output o0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input p;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output p0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input q;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output q0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input r;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output r0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input s;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input t;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input u;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input v;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input w;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input x;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input y;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input z;
  assign i0 = i & g;
  assign _03_ = _01_ & _10_;
  assign _12_ = _02_ & _11_;
  assign _18_ = _03_ & _12_;
  assign c0 = i & a;
  assign f0 = i & d;
  assign _00_ = _04_ & 1'h0;
  assign _19_ = l & 1'h0;
  assign _14_ = _05_ & _13_;
  assign _20_ = _06_ & _14_;
  assign _09_ = _07_ & _15_;
  assign _17_ = _08_ & _16_;
  assign _21_ = _09_ & _17_;
  assign o0 = ~1'h0;
  assign p0 = ~1'h0;
  assign _02_ = ~1'h0;
  assign _01_ = ~1'h0;
  assign _10_ = ~1'h0;
  assign _11_ = ~i0;
  assign q0 = ~_18_;
  assign r0 = ~1'h0;
  assign l0 = ~1'h0;
  assign _04_ = ~t;
  assign _05_ = ~c0;
  assign _06_ = ~_00_;
  assign _13_ = ~_19_;
  assign k0 = ~_20_;
  assign m0 = ~1'h0;
  assign _08_ = ~1'h0;
  assign _07_ = ~1'h0;
  assign _15_ = ~1'h0;
  assign _16_ = ~f0;
  assign n0 = ~_21_;
  assign \[0]  = 1'h0;
  assign \[10]  = l0;
  assign \[11]  = m0;
  assign \[12]  = n0;
  assign \[13]  = o0;
  assign \[14]  = p0;
  assign \[15]  = q0;
  assign \[16]  = r0;
  assign \[1]  = c0;
  assign \[2]  = 1'h0;
  assign \[3]  = 1'h0;
  assign \[4]  = f0;
  assign \[5]  = 1'h0;
  assign \[6]  = 1'h0;
  assign \[7]  = i0;
  assign \[8]  = 1'h0;
  assign \[9]  = k0;
  assign b0 = 1'h0;
  assign d0 = 1'h0;
  assign e0 = 1'h0;
  assign g0 = 1'h0;
  assign h0 = 1'h0;
  assign j0 = 1'h0;
endmodule
