CxlResult:/home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/axi_tlm_ext_v1_0/.cxl.systemc.sm.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = axi_tlm_ext_v1_0 ,
	SourcePath = /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/tlm_ext/axi_tlm_ext_v1_0 ,
	Simulator = questasim ,
	SimulatorVersion = 2022.4 ,
	CompiledLibrary = axi_tlm_ext_v1_0 ,
	CompiledPath = /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/axi_tlm_ext_v1_0 ,
	Timestamp = Fri Jan 19 18:36:01 2024 ,
	Time = 1705689360 ,
	Language = systemc ,
	XilinxVersion = 2023.2 ,
	LogFile = /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/axi_tlm_ext_v1_0/.cxl.systemc.sm.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 0 ,
