Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 22 15:03:03 2024
| Host         : fpgalab111 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.062        0.000                      0                  511        0.177        0.000                      0                  511        4.500        0.000                       0                   231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.062        0.000                      0                  511        0.177        0.000                      0                  511        4.500        0.000                       0                   231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 dcd/ctc/bits_loaded_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val20_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 1.430ns (24.700%)  route 4.359ns (75.300%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.709     5.311    dcd/ctc/clk_i_IBUF_BUFG
    SLICE_X85Y135        FDRE                                         r  dcd/ctc/bits_loaded_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456     5.767 r  dcd/ctc/bits_loaded_reg[27]/Q
                         net (fo=2, routed)           0.672     6.440    dcd/ctc/bits_loaded_reg[27]
    SLICE_X84Y135        LUT4 (Prop_lut4_I0_O)        0.124     6.564 f  dcd/ctc/val20[7]_i_12/O
                         net (fo=1, routed)           0.417     6.981    dcd/ctc/val20[7]_i_12_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     7.105 f  dcd/ctc/val20[7]_i_5/O
                         net (fo=2, routed)           0.567     7.672    dcd/ctc/val20[7]_i_5_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.796 f  dcd/ctc/in_frame_i_4/O
                         net (fo=2, routed)           0.458     8.254    dcd/ctc/in_frame_i_4_n_0
    SLICE_X84Y131        LUT6 (Prop_lut6_I5_O)        0.124     8.378 f  dcd/ctc/val20[4]_i_2/O
                         net (fo=10, routed)          0.613     8.991    dcd/ctc/val20[4]_i_2_n_0
    SLICE_X84Y133        LUT2 (Prop_lut2_I1_O)        0.150     9.141 f  dcd/ctc/val20[7]_i_3/O
                         net (fo=1, routed)           0.469     9.611    dcd/ctc/frame[9]
    SLICE_X84Y133        LUT6 (Prop_lut6_I0_O)        0.328     9.939 r  dcd/ctc/val20[7]_i_1/O
                         net (fo=9, routed)           1.162    11.101    val_ready_o
    SLICE_X80Y129        FDRE                                         r  val20_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.576    14.998    clk_i_IBUF_BUFG
    SLICE_X80Y129        FDRE                                         r  val20_ready_reg/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X80Y129        FDRE (Setup_fdre_C_D)       -0.059    15.163    val20_ready_reg
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 snd/bit_cooldown_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/bit_cooldown_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.952ns (18.051%)  route 4.322ns (81.949%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.705     5.307    snd/clk_i_IBUF_BUFG
    SLICE_X82Y132        FDRE                                         r  snd/bit_cooldown_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y132        FDRE (Prop_fdre_C_Q)         0.456     5.763 r  snd/bit_cooldown_reg[12]/Q
                         net (fo=3, routed)           0.839     6.602    snd/bit_cooldown_reg[12]
    SLICE_X83Y133        LUT4 (Prop_lut4_I0_O)        0.124     6.726 r  snd/bits_sent[31]_i_16/O
                         net (fo=1, routed)           0.808     7.534    snd/bits_sent[31]_i_16_n_0
    SLICE_X83Y134        LUT6 (Prop_lut6_I2_O)        0.124     7.658 r  snd/bits_sent[31]_i_10/O
                         net (fo=1, routed)           0.739     8.397    snd/bits_sent[31]_i_10_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I1_O)        0.124     8.521 r  snd/bits_sent[31]_i_4/O
                         net (fo=46, routed)          0.736     9.256    snd/bits_sent[31]_i_4_n_0
    SLICE_X81Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.380 r  snd/bit_cooldown[0]_i_1/O
                         net (fo=32, routed)          1.201    10.581    snd/bit_cooldown[0]_i_1_n_0
    SLICE_X82Y136        FDRE                                         r  snd/bit_cooldown_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.589    15.011    snd/clk_i_IBUF_BUFG
    SLICE_X82Y136        FDRE                                         r  snd/bit_cooldown_reg[28]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y136        FDRE (Setup_fdre_C_CE)      -0.205    15.046    snd/bit_cooldown_reg[28]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 snd/bit_cooldown_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/bit_cooldown_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.952ns (18.051%)  route 4.322ns (81.949%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.705     5.307    snd/clk_i_IBUF_BUFG
    SLICE_X82Y132        FDRE                                         r  snd/bit_cooldown_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y132        FDRE (Prop_fdre_C_Q)         0.456     5.763 r  snd/bit_cooldown_reg[12]/Q
                         net (fo=3, routed)           0.839     6.602    snd/bit_cooldown_reg[12]
    SLICE_X83Y133        LUT4 (Prop_lut4_I0_O)        0.124     6.726 r  snd/bits_sent[31]_i_16/O
                         net (fo=1, routed)           0.808     7.534    snd/bits_sent[31]_i_16_n_0
    SLICE_X83Y134        LUT6 (Prop_lut6_I2_O)        0.124     7.658 r  snd/bits_sent[31]_i_10/O
                         net (fo=1, routed)           0.739     8.397    snd/bits_sent[31]_i_10_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I1_O)        0.124     8.521 r  snd/bits_sent[31]_i_4/O
                         net (fo=46, routed)          0.736     9.256    snd/bits_sent[31]_i_4_n_0
    SLICE_X81Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.380 r  snd/bit_cooldown[0]_i_1/O
                         net (fo=32, routed)          1.201    10.581    snd/bit_cooldown[0]_i_1_n_0
    SLICE_X82Y136        FDRE                                         r  snd/bit_cooldown_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.589    15.011    snd/clk_i_IBUF_BUFG
    SLICE_X82Y136        FDRE                                         r  snd/bit_cooldown_reg[29]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y136        FDRE (Setup_fdre_C_CE)      -0.205    15.046    snd/bit_cooldown_reg[29]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 snd/bit_cooldown_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/bit_cooldown_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.952ns (18.051%)  route 4.322ns (81.949%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.705     5.307    snd/clk_i_IBUF_BUFG
    SLICE_X82Y132        FDRE                                         r  snd/bit_cooldown_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y132        FDRE (Prop_fdre_C_Q)         0.456     5.763 r  snd/bit_cooldown_reg[12]/Q
                         net (fo=3, routed)           0.839     6.602    snd/bit_cooldown_reg[12]
    SLICE_X83Y133        LUT4 (Prop_lut4_I0_O)        0.124     6.726 r  snd/bits_sent[31]_i_16/O
                         net (fo=1, routed)           0.808     7.534    snd/bits_sent[31]_i_16_n_0
    SLICE_X83Y134        LUT6 (Prop_lut6_I2_O)        0.124     7.658 r  snd/bits_sent[31]_i_10/O
                         net (fo=1, routed)           0.739     8.397    snd/bits_sent[31]_i_10_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I1_O)        0.124     8.521 r  snd/bits_sent[31]_i_4/O
                         net (fo=46, routed)          0.736     9.256    snd/bits_sent[31]_i_4_n_0
    SLICE_X81Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.380 r  snd/bit_cooldown[0]_i_1/O
                         net (fo=32, routed)          1.201    10.581    snd/bit_cooldown[0]_i_1_n_0
    SLICE_X82Y136        FDRE                                         r  snd/bit_cooldown_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.589    15.011    snd/clk_i_IBUF_BUFG
    SLICE_X82Y136        FDRE                                         r  snd/bit_cooldown_reg[30]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y136        FDRE (Setup_fdre_C_CE)      -0.205    15.046    snd/bit_cooldown_reg[30]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 snd/bit_cooldown_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/bit_cooldown_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.952ns (18.051%)  route 4.322ns (81.949%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.705     5.307    snd/clk_i_IBUF_BUFG
    SLICE_X82Y132        FDRE                                         r  snd/bit_cooldown_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y132        FDRE (Prop_fdre_C_Q)         0.456     5.763 r  snd/bit_cooldown_reg[12]/Q
                         net (fo=3, routed)           0.839     6.602    snd/bit_cooldown_reg[12]
    SLICE_X83Y133        LUT4 (Prop_lut4_I0_O)        0.124     6.726 r  snd/bits_sent[31]_i_16/O
                         net (fo=1, routed)           0.808     7.534    snd/bits_sent[31]_i_16_n_0
    SLICE_X83Y134        LUT6 (Prop_lut6_I2_O)        0.124     7.658 r  snd/bits_sent[31]_i_10/O
                         net (fo=1, routed)           0.739     8.397    snd/bits_sent[31]_i_10_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I1_O)        0.124     8.521 r  snd/bits_sent[31]_i_4/O
                         net (fo=46, routed)          0.736     9.256    snd/bits_sent[31]_i_4_n_0
    SLICE_X81Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.380 r  snd/bit_cooldown[0]_i_1/O
                         net (fo=32, routed)          1.201    10.581    snd/bit_cooldown[0]_i_1_n_0
    SLICE_X82Y136        FDRE                                         r  snd/bit_cooldown_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.589    15.011    snd/clk_i_IBUF_BUFG
    SLICE_X82Y136        FDRE                                         r  snd/bit_cooldown_reg[31]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y136        FDRE (Setup_fdre_C_CE)      -0.205    15.046    snd/bit_cooldown_reg[31]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 snd/bit_cooldown_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/bit_cooldown_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 2.388ns (43.274%)  route 3.130ns (56.726%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.705     5.307    snd/clk_i_IBUF_BUFG
    SLICE_X82Y132        FDRE                                         r  snd/bit_cooldown_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y132        FDRE (Prop_fdre_C_Q)         0.456     5.763 r  snd/bit_cooldown_reg[12]/Q
                         net (fo=3, routed)           0.839     6.602    snd/bit_cooldown_reg[12]
    SLICE_X83Y133        LUT4 (Prop_lut4_I0_O)        0.124     6.726 r  snd/bits_sent[31]_i_16/O
                         net (fo=1, routed)           0.808     7.534    snd/bits_sent[31]_i_16_n_0
    SLICE_X83Y134        LUT6 (Prop_lut6_I2_O)        0.124     7.658 r  snd/bits_sent[31]_i_10/O
                         net (fo=1, routed)           0.739     8.397    snd/bits_sent[31]_i_10_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I1_O)        0.124     8.521 r  snd/bits_sent[31]_i_4/O
                         net (fo=46, routed)          0.745     9.266    snd/bits_sent[31]_i_4_n_0
    SLICE_X82Y130        LUT3 (Prop_lut3_I2_O)        0.124     9.390 r  snd/bit_cooldown[4]_i_5/O
                         net (fo=1, routed)           0.000     9.390    snd/bit_cooldown[4]_i_5_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.922 r  snd/bit_cooldown_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    snd/bit_cooldown_reg[4]_i_1_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.036 r  snd/bit_cooldown_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    snd/bit_cooldown_reg[8]_i_1_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  snd/bit_cooldown_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.150    snd/bit_cooldown_reg[12]_i_1_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  snd/bit_cooldown_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.264    snd/bit_cooldown_reg[16]_i_1_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.378 r  snd/bit_cooldown_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.378    snd/bit_cooldown_reg[20]_i_1_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.492 r  snd/bit_cooldown_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.492    snd/bit_cooldown_reg[24]_i_1_n_0
    SLICE_X82Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.826 r  snd/bit_cooldown_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.826    snd/bit_cooldown_reg[28]_i_1_n_6
    SLICE_X82Y136        FDRE                                         r  snd/bit_cooldown_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.589    15.011    snd/clk_i_IBUF_BUFG
    SLICE_X82Y136        FDRE                                         r  snd/bit_cooldown_reg[29]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y136        FDRE (Setup_fdre_C_D)        0.062    15.313    snd/bit_cooldown_reg[29]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 snd/bit_cooldown_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/bit_cooldown_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 2.367ns (43.057%)  route 3.130ns (56.943%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.705     5.307    snd/clk_i_IBUF_BUFG
    SLICE_X82Y132        FDRE                                         r  snd/bit_cooldown_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y132        FDRE (Prop_fdre_C_Q)         0.456     5.763 r  snd/bit_cooldown_reg[12]/Q
                         net (fo=3, routed)           0.839     6.602    snd/bit_cooldown_reg[12]
    SLICE_X83Y133        LUT4 (Prop_lut4_I0_O)        0.124     6.726 r  snd/bits_sent[31]_i_16/O
                         net (fo=1, routed)           0.808     7.534    snd/bits_sent[31]_i_16_n_0
    SLICE_X83Y134        LUT6 (Prop_lut6_I2_O)        0.124     7.658 r  snd/bits_sent[31]_i_10/O
                         net (fo=1, routed)           0.739     8.397    snd/bits_sent[31]_i_10_n_0
    SLICE_X83Y130        LUT6 (Prop_lut6_I1_O)        0.124     8.521 r  snd/bits_sent[31]_i_4/O
                         net (fo=46, routed)          0.745     9.266    snd/bits_sent[31]_i_4_n_0
    SLICE_X82Y130        LUT3 (Prop_lut3_I2_O)        0.124     9.390 r  snd/bit_cooldown[4]_i_5/O
                         net (fo=1, routed)           0.000     9.390    snd/bit_cooldown[4]_i_5_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.922 r  snd/bit_cooldown_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    snd/bit_cooldown_reg[4]_i_1_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.036 r  snd/bit_cooldown_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    snd/bit_cooldown_reg[8]_i_1_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  snd/bit_cooldown_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.150    snd/bit_cooldown_reg[12]_i_1_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  snd/bit_cooldown_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.264    snd/bit_cooldown_reg[16]_i_1_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.378 r  snd/bit_cooldown_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.378    snd/bit_cooldown_reg[20]_i_1_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.492 r  snd/bit_cooldown_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.492    snd/bit_cooldown_reg[24]_i_1_n_0
    SLICE_X82Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.805 r  snd/bit_cooldown_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.805    snd/bit_cooldown_reg[28]_i_1_n_4
    SLICE_X82Y136        FDRE                                         r  snd/bit_cooldown_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.589    15.011    snd/clk_i_IBUF_BUFG
    SLICE_X82Y136        FDRE                                         r  snd/bit_cooldown_reg[31]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y136        FDRE (Setup_fdre_C_D)        0.062    15.313    snd/bit_cooldown_reg[31]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 dcd/ctc/bits_loaded_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val20_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.430ns (27.624%)  route 3.747ns (72.376%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.709     5.311    dcd/ctc/clk_i_IBUF_BUFG
    SLICE_X85Y135        FDRE                                         r  dcd/ctc/bits_loaded_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456     5.767 r  dcd/ctc/bits_loaded_reg[27]/Q
                         net (fo=2, routed)           0.672     6.440    dcd/ctc/bits_loaded_reg[27]
    SLICE_X84Y135        LUT4 (Prop_lut4_I0_O)        0.124     6.564 f  dcd/ctc/val20[7]_i_12/O
                         net (fo=1, routed)           0.417     6.981    dcd/ctc/val20[7]_i_12_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     7.105 f  dcd/ctc/val20[7]_i_5/O
                         net (fo=2, routed)           0.567     7.672    dcd/ctc/val20[7]_i_5_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.796 f  dcd/ctc/in_frame_i_4/O
                         net (fo=2, routed)           0.458     8.254    dcd/ctc/in_frame_i_4_n_0
    SLICE_X84Y131        LUT6 (Prop_lut6_I5_O)        0.124     8.378 f  dcd/ctc/val20[4]_i_2/O
                         net (fo=10, routed)          0.613     8.991    dcd/ctc/val20[4]_i_2_n_0
    SLICE_X84Y133        LUT2 (Prop_lut2_I1_O)        0.150     9.141 f  dcd/ctc/val20[7]_i_3/O
                         net (fo=1, routed)           0.469     9.611    dcd/ctc/frame[9]
    SLICE_X84Y133        LUT6 (Prop_lut6_I0_O)        0.328     9.939 r  dcd/ctc/val20[7]_i_1/O
                         net (fo=9, routed)           0.549    10.488    val_ready_o
    SLICE_X83Y133        FDRE                                         r  val20_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.587    15.009    clk_i_IBUF_BUFG
    SLICE_X83Y133        FDRE                                         r  val20_reg[0]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X83Y133        FDRE (Setup_fdre_C_CE)      -0.205    15.044    val20_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 dcd/ctc/bits_loaded_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val20_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.430ns (27.624%)  route 3.747ns (72.376%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.709     5.311    dcd/ctc/clk_i_IBUF_BUFG
    SLICE_X85Y135        FDRE                                         r  dcd/ctc/bits_loaded_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456     5.767 r  dcd/ctc/bits_loaded_reg[27]/Q
                         net (fo=2, routed)           0.672     6.440    dcd/ctc/bits_loaded_reg[27]
    SLICE_X84Y135        LUT4 (Prop_lut4_I0_O)        0.124     6.564 f  dcd/ctc/val20[7]_i_12/O
                         net (fo=1, routed)           0.417     6.981    dcd/ctc/val20[7]_i_12_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     7.105 f  dcd/ctc/val20[7]_i_5/O
                         net (fo=2, routed)           0.567     7.672    dcd/ctc/val20[7]_i_5_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.796 f  dcd/ctc/in_frame_i_4/O
                         net (fo=2, routed)           0.458     8.254    dcd/ctc/in_frame_i_4_n_0
    SLICE_X84Y131        LUT6 (Prop_lut6_I5_O)        0.124     8.378 f  dcd/ctc/val20[4]_i_2/O
                         net (fo=10, routed)          0.613     8.991    dcd/ctc/val20[4]_i_2_n_0
    SLICE_X84Y133        LUT2 (Prop_lut2_I1_O)        0.150     9.141 f  dcd/ctc/val20[7]_i_3/O
                         net (fo=1, routed)           0.469     9.611    dcd/ctc/frame[9]
    SLICE_X84Y133        LUT6 (Prop_lut6_I0_O)        0.328     9.939 r  dcd/ctc/val20[7]_i_1/O
                         net (fo=9, routed)           0.549    10.488    val_ready_o
    SLICE_X83Y133        FDRE                                         r  val20_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.587    15.009    clk_i_IBUF_BUFG
    SLICE_X83Y133        FDRE                                         r  val20_reg[1]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X83Y133        FDRE (Setup_fdre_C_CE)      -0.205    15.044    val20_reg[1]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 dcd/ctc/bits_loaded_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val20_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.430ns (27.624%)  route 3.747ns (72.376%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.709     5.311    dcd/ctc/clk_i_IBUF_BUFG
    SLICE_X85Y135        FDRE                                         r  dcd/ctc/bits_loaded_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456     5.767 r  dcd/ctc/bits_loaded_reg[27]/Q
                         net (fo=2, routed)           0.672     6.440    dcd/ctc/bits_loaded_reg[27]
    SLICE_X84Y135        LUT4 (Prop_lut4_I0_O)        0.124     6.564 f  dcd/ctc/val20[7]_i_12/O
                         net (fo=1, routed)           0.417     6.981    dcd/ctc/val20[7]_i_12_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     7.105 f  dcd/ctc/val20[7]_i_5/O
                         net (fo=2, routed)           0.567     7.672    dcd/ctc/val20[7]_i_5_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.796 f  dcd/ctc/in_frame_i_4/O
                         net (fo=2, routed)           0.458     8.254    dcd/ctc/in_frame_i_4_n_0
    SLICE_X84Y131        LUT6 (Prop_lut6_I5_O)        0.124     8.378 f  dcd/ctc/val20[4]_i_2/O
                         net (fo=10, routed)          0.613     8.991    dcd/ctc/val20[4]_i_2_n_0
    SLICE_X84Y133        LUT2 (Prop_lut2_I1_O)        0.150     9.141 f  dcd/ctc/val20[7]_i_3/O
                         net (fo=1, routed)           0.469     9.611    dcd/ctc/frame[9]
    SLICE_X84Y133        LUT6 (Prop_lut6_I0_O)        0.328     9.939 r  dcd/ctc/val20[7]_i_1/O
                         net (fo=9, routed)           0.549    10.488    val_ready_o
    SLICE_X83Y133        FDRE                                         r  val20_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.587    15.009    clk_i_IBUF_BUFG
    SLICE_X83Y133        FDRE                                         r  val20_reg[6]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X83Y133        FDRE (Setup_fdre_C_CE)      -0.205    15.044    val20_reg[6]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dcd/ctc/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dcd/ctc/counter_prev_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.164ns (69.158%)  route 0.073ns (30.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.593     1.512    dcd/ctc/clk_i_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  dcd/ctc/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.164     1.676 r  dcd/ctc/counter_reg[23]/Q
                         net (fo=3, routed)           0.073     1.750    dcd/ctc/counter[23]
    SLICE_X89Y130        FDRE                                         r  dcd/ctc/counter_prev_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.862     2.028    dcd/ctc/clk_i_IBUF_BUFG
    SLICE_X89Y130        FDRE                                         r  dcd/ctc/counter_prev_reg[23]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X89Y130        FDRE (Hold_fdre_C_D)         0.047     1.572    dcd/ctc/counter_prev_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 flip_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/flip_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.586     1.505    clk_i_IBUF_BUFG
    SLICE_X81Y128        FDRE                                         r  flip_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y128        FDRE (Prop_fdre_C_Q)         0.141     1.646 r  flip_stable_reg/Q
                         net (fo=9, routed)           0.145     1.791    snd/flip_prev_reg_1
    SLICE_X80Y128        LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  snd/flip_prev_i_1/O
                         net (fo=1, routed)           0.000     1.836    snd/flip_prev_i_1_n_0
    SLICE_X80Y128        FDRE                                         r  snd/flip_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.855     2.021    snd/clk_i_IBUF_BUFG
    SLICE_X80Y128        FDRE                                         r  snd/flip_prev_reg/C
                         clock pessimism             -0.502     1.518    
    SLICE_X80Y128        FDRE (Hold_fdre_C_D)         0.120     1.638    snd/flip_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 flip_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/sending_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.586     1.505    clk_i_IBUF_BUFG
    SLICE_X81Y128        FDRE                                         r  flip_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y128        FDRE (Prop_fdre_C_Q)         0.141     1.646 r  flip_stable_reg/Q
                         net (fo=9, routed)           0.149     1.795    snd/flip_prev_reg_1
    SLICE_X80Y128        LUT6 (Prop_lut6_I4_O)        0.045     1.840 r  snd/sending_i_1/O
                         net (fo=1, routed)           0.000     1.840    snd/sending_i_1_n_0
    SLICE_X80Y128        FDRE                                         r  snd/sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.855     2.021    snd/clk_i_IBUF_BUFG
    SLICE_X80Y128        FDRE                                         r  snd/sending_reg/C
                         clock pessimism             -0.502     1.518    
    SLICE_X80Y128        FDRE (Hold_fdre_C_D)         0.121     1.639    snd/sending_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dcd/ctc/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dcd/ctc/counter_prev_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.140%)  route 0.123ns (42.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.591     1.510    dcd/ctc/clk_i_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  dcd/ctc/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  dcd/ctc/counter_reg[16]/Q
                         net (fo=3, routed)           0.123     1.797    dcd/ctc/counter[16]
    SLICE_X87Y129        FDRE                                         r  dcd/ctc/counter_prev_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.861     2.027    dcd/ctc/clk_i_IBUF_BUFG
    SLICE_X87Y129        FDRE                                         r  dcd/ctc/counter_prev_reg[16]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X87Y129        FDRE (Hold_fdre_C_D)         0.070     1.595    dcd/ctc/counter_prev_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dcd/ctc/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dcd/ctc/counter_prev_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.884%)  route 0.124ns (43.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.592     1.511    dcd/ctc/clk_i_IBUF_BUFG
    SLICE_X88Y129        FDRE                                         r  dcd/ctc/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y129        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  dcd/ctc/counter_reg[18]/Q
                         net (fo=3, routed)           0.124     1.800    dcd/ctc/counter[18]
    SLICE_X87Y129        FDRE                                         r  dcd/ctc/counter_prev_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.861     2.027    dcd/ctc/clk_i_IBUF_BUFG
    SLICE_X87Y129        FDRE                                         r  dcd/ctc/counter_prev_reg[18]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X87Y129        FDRE (Hold_fdre_C_D)         0.070     1.595    dcd/ctc/counter_prev_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 val20_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.524%)  route 0.149ns (44.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.595     1.514    clk_i_IBUF_BUFG
    SLICE_X86Y132        FDRE                                         r  val20_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y132        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  val20_reg[4]/Q
                         net (fo=1, routed)           0.149     1.804    snd/Q[4]
    SLICE_X83Y132        LUT3 (Prop_lut3_I2_O)        0.045     1.849 r  snd/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.849    snd/temp[4]_i_1_n_0
    SLICE_X83Y132        FDRE                                         r  snd/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.863     2.029    snd/clk_i_IBUF_BUFG
    SLICE_X83Y132        FDRE                                         r  snd/temp_reg[4]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X83Y132        FDRE (Hold_fdre_C_D)         0.092     1.641    snd/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dcd/ctc/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dcd/ctc/counter_prev_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.074%)  route 0.134ns (44.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.595     1.514    dcd/ctc/clk_i_IBUF_BUFG
    SLICE_X88Y132        FDRE                                         r  dcd/ctc/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_fdre_C_Q)         0.164     1.678 r  dcd/ctc/counter_reg[31]/Q
                         net (fo=3, routed)           0.134     1.812    dcd/ctc/counter[31]
    SLICE_X89Y131        FDRE                                         r  dcd/ctc/counter_prev_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.863     2.029    dcd/ctc/clk_i_IBUF_BUFG
    SLICE_X89Y131        FDRE                                         r  dcd/ctc/counter_prev_reg[31]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X89Y131        FDRE (Hold_fdre_C_D)         0.072     1.599    dcd/ctc/counter_prev_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dcd/ctc/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dcd/ctc/counter_prev_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.548%)  route 0.131ns (44.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.593     1.512    dcd/ctc/clk_i_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  dcd/ctc/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.164     1.676 r  dcd/ctc/counter_reg[22]/Q
                         net (fo=3, routed)           0.131     1.808    dcd/ctc/counter[22]
    SLICE_X89Y129        FDRE                                         r  dcd/ctc/counter_prev_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.861     2.027    dcd/ctc/clk_i_IBUF_BUFG
    SLICE_X89Y129        FDRE                                         r  dcd/ctc/counter_prev_reg[22]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X89Y129        FDRE (Hold_fdre_C_D)         0.066     1.591    dcd/ctc/counter_prev_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 snd/temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.594     1.513    snd/clk_i_IBUF_BUFG
    SLICE_X83Y132        FDRE                                         r  snd/temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDRE (Prop_fdre_C_Q)         0.128     1.641 r  snd/temp_reg[5]/Q
                         net (fo=1, routed)           0.086     1.727    snd/temp[5]
    SLICE_X83Y132        LUT3 (Prop_lut3_I0_O)        0.098     1.825 r  snd/temp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.825    snd/temp[6]_i_1_n_0
    SLICE_X83Y132        FDRE                                         r  snd/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.863     2.029    snd/clk_i_IBUF_BUFG
    SLICE_X83Y132        FDRE                                         r  snd/temp_reg[6]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X83Y132        FDRE (Hold_fdre_C_D)         0.092     1.605    snd/temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dcd/ctc/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dcd/ctc/counter_prev_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.843%)  route 0.135ns (45.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.595     1.514    dcd/ctc/clk_i_IBUF_BUFG
    SLICE_X88Y132        FDRE                                         r  dcd/ctc/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_fdre_C_Q)         0.164     1.678 r  dcd/ctc/counter_reg[29]/Q
                         net (fo=3, routed)           0.135     1.813    dcd/ctc/counter[29]
    SLICE_X89Y131        FDRE                                         r  dcd/ctc/counter_prev_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.863     2.029    dcd/ctc/clk_i_IBUF_BUFG
    SLICE_X89Y131        FDRE                                         r  dcd/ctc/counter_prev_reg[29]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X89Y131        FDRE (Hold_fdre_C_D)         0.066     1.593    dcd/ctc/counter_prev_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y129   dcd/ctc/bits_loaded_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y131   dcd/ctc/bits_loaded_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y131   dcd/ctc/bits_loaded_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y132   dcd/ctc/bits_loaded_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y132   dcd/ctc/bits_loaded_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y132   dcd/ctc/bits_loaded_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y132   dcd/ctc/bits_loaded_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y134   dcd/ctc/bits_loaded_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y134   dcd/ctc/bits_loaded_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y131   dcd/ctc/bits_loaded_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y131   dcd/ctc/bits_loaded_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y131   dcd/ctc/bits_loaded_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y128   dcd/ctc/counter_prev_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y128   dcd/ctc/counter_prev_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y128   dcd/ctc/counter_prev_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y128   dcd/ctc/counter_prev_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y128   dcd/ctc/counter_prev_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y128   dcd/ctc/counter_prev_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y128   dcd/ctc/counter_prev_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y132   dcd/ctc/bits_loaded_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y132   dcd/ctc/bits_loaded_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y132   dcd/ctc/bits_loaded_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y132   dcd/ctc/bits_loaded_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y131   dcd/ctc/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y131   dcd/ctc/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y131   dcd/ctc/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y131   dcd/ctc/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y131   dcd/ctc/probe_cooldown_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y128   flip_stable_reg/C



