
*** Running vivado
    with args -log lab9_3_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab9_3_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lab9_3_1.tcl -notrace
Command: synth_design -top lab9_3_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 386.934 ; gain = 99.094
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab9_3_1' [G:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/new/lab9_3_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [G:/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-9144-LAPTOP-UQ84BBO9/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [G:/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-9144-LAPTOP-UQ84BBO9/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_1' [G:/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-9144-LAPTOP-UQ84BBO9/realtime/c_counter_binary_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_1' (2#1) [G:/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-9144-LAPTOP-UQ84BBO9/realtime/c_counter_binary_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [G:/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-9144-LAPTOP-UQ84BBO9/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (3#1) [G:/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-9144-LAPTOP-UQ84BBO9/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_2' [G:/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-9144-LAPTOP-UQ84BBO9/realtime/c_counter_binary_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_2' (4#1) [G:/lab9/lab9_3_1/lab9_3_1.runs/synth_1/.Xil/Vivado-9144-LAPTOP-UQ84BBO9/realtime/c_counter_binary_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lab1_4_2' [G:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/new/lab9_3_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lab1_4_2' (5#1) [G:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/new/lab9_3_1.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [G:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/new/lab9_3_1.v:86]
INFO: [Synth 8-6155] done synthesizing module 'lab9_3_1' (6#1) [G:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/new/lab9_3_1.v:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 442.273 ; gain = 154.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 442.273 ; gain = 154.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 442.273 ; gain = 154.434
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1/c_counter_binary_1_in_context.xdc] for cell 'A'
Finished Parsing XDC File [g:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1/c_counter_binary_1_in_context.xdc] for cell 'A'
Parsing XDC File [g:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1/c_counter_binary_1_in_context.xdc] for cell 'B'
Finished Parsing XDC File [g:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1/c_counter_binary_1_in_context.xdc] for cell 'B'
Parsing XDC File [g:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'C'
Finished Parsing XDC File [g:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'C'
Parsing XDC File [g:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2/c_counter_binary_2_in_context.xdc] for cell 'D'
Finished Parsing XDC File [g:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2/c_counter_binary_2_in_context.xdc] for cell 'D'
Parsing XDC File [g:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLK0'
Finished Parsing XDC File [g:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLK0'
Parsing XDC File [G:/lab9/lab9_3_1/lab9_3_1.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [G:/lab9/lab9_3_1/lab9_3_1.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/lab9/lab9_3_1/lab9_3_1.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab9_3_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab9_3_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 784.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 784.016 ; gain = 496.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 784.016 ; gain = 496.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  g:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  g:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for C. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for D. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CLK0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 784.016 ; gain = 496.176
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "k" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'an_reg' [G:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/new/lab9_3_1.v:87]
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [G:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/new/lab9_3_1.v:87]
WARNING: [Synth 8-327] inferring latch for variable 'DP_reg' [G:/lab9/lab9_3_1/lab9_3_1.srcs/sources_1/new/lab9_3_1.v:87]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 784.016 ; gain = 496.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab9_3_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "k" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'an_reg[0]' (LD) to 'an_reg[3]'
INFO: [Synth 8-3886] merging instance 'an_reg[1]' (LD) to 'an_reg[3]'
INFO: [Synth 8-3886] merging instance 'an_reg[2]' (LD) to 'an_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\an_reg[3] )
WARNING: [Synth 8-3332] Sequential element (an_reg[3]) is unused and will be removed from module lab9_3_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 784.016 ; gain = 496.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLK0/clk_out1' to pin 'CLK0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 788.852 ; gain = 501.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 897.551 ; gain = 609.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 897.551 ; gain = 609.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 897.551 ; gain = 609.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 897.551 ; gain = 609.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 897.551 ; gain = 609.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 897.551 ; gain = 609.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 897.551 ; gain = 609.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 897.551 ; gain = 609.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clk_wiz_0          |         1|
|2     |c_counter_binary_1 |         2|
|3     |c_counter_binary_0 |         1|
|4     |c_counter_binary_2 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |c_counter_binary_0    |     1|
|2     |c_counter_binary_1    |     1|
|3     |c_counter_binary_1__1 |     1|
|4     |c_counter_binary_2    |     1|
|5     |clk_wiz_0             |     1|
|6     |CARRY4                |   136|
|7     |LUT1                  |    52|
|8     |LUT2                  |    45|
|9     |LUT3                  |   158|
|10    |LUT4                  |   160|
|11    |LUT5                  |    91|
|12    |LUT6                  |   411|
|13    |FDRE                  |    33|
|14    |LD                    |    12|
|15    |IBUF                  |     2|
|16    |OBUF                  |    16|
+------+----------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1138|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 897.551 ; gain = 609.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 897.551 ; gain = 267.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 897.551 ; gain = 609.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 150 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab9_3_1' is not ideal for floorplanning, since the cellview 'lab9_3_1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 897.551 ; gain = 621.184
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'G:/lab9/lab9_3_1/lab9_3_1.runs/synth_1/lab9_3_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab9_3_1_utilization_synth.rpt -pb lab9_3_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 897.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 23 20:27:31 2018...
