[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2023.1.150
[EFX-0000 INFO] Compiled: Jun 23 2023.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.

-- Analyzing Verilog file '/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(8): INFO: compiling module 'EFX_IBUF' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(16): INFO: compiling module 'EFX_OBUF' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(23): INFO: compiling module 'EFX_IO_BUF' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(33): INFO: compiling module 'EFX_CLKOUT' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(41): INFO: compiling module 'EFX_IREG' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(51): INFO: compiling module 'EFX_OREG' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(60): INFO: compiling module 'EFX_IOREG' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(75): INFO: compiling module 'EFX_IDDIO' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(87): INFO: compiling module 'EFX_ODDIO' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(99): INFO: compiling module 'EFX_GPIO_V1' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(118): INFO: compiling module 'EFX_PLL_V1' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(136): INFO: compiling module 'EFX_OSC_V1' (VERI-1018)
INFO: Read project database "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/Dual_TX_Controller.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file '/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file '/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
-- Analyzing Verilog file '/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v' (VERI-1482)
-- Analyzing Verilog file '/home/amritansh/Documents/Dual_TX_Controll/UART_Top.v' (VERI-1482)
-- Analyzing Verilog file '/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v' (VERI-1482)
/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v(10): WARNING: parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199)
/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v(11): WARNING: parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199)
/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v(12): WARNING: parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199)
/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v(13): WARNING: parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199)
/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v(14): WARNING: parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199)
-- Analyzing Verilog file '/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v' (VERI-1482)
INFO: Analysis took 0.0101956 seconds.
INFO: 	Analysis took 0.01 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 195.844 MB, end = 195.844 MB, delta = 0 MB
INFO: Analysis resident set memory usage: begin = 76.972 MB, end = 77.484 MB, delta = 0.512 MB
INFO: 	Analysis peak resident set memory usage = 6726.54 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v(1): INFO: compiling module 'UART_Controller' (VERI-1018)
/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v(1): INFO: compiling module 'UART_RX' (VERI-1018)
/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v(54): WARNING: expression size 9 truncated to fit in target size 8 (VERI-1209)
/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v(65): WARNING: expression size 9 truncated to fit in target size 8 (VERI-1209)
/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v(76): WARNING: expression size 4 truncated to fit in target size 3 (VERI-1209)
/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v(94): WARNING: expression size 9 truncated to fit in target size 8 (VERI-1209)
/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v(78): WARNING: expression size 7 truncated to fit in target size 6 (VERI-1209)
/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v(1): INFO: compiling module 'UART_TX' (VERI-1018)
/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v(59): WARNING: expression size 9 truncated to fit in target size 8 (VERI-1209)
/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v(76): WARNING: expression size 9 truncated to fit in target size 8 (VERI-1209)
/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v(86): WARNING: expression size 4 truncated to fit in target size 3 (VERI-1209)
/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v(106): WARNING: expression size 9 truncated to fit in target size 8 (VERI-1209)
INFO: Elaboration took 0.00946062 seconds.
INFO: 	Elaboration took 0.01 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 195.844 MB, end = 196.504 MB, delta = 0.66 MB
INFO: Elaboration resident set memory usage: begin = 77.484 MB, end = 78.764 MB, delta = 1.28 MB
INFO: 	Elaboration peak resident set memory usage = 6726.54 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file '/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v' (VERI-1482)
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(8): INFO: compiling module 'EFX_ADD' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(21): INFO: compiling module 'EFX_FF' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(38): INFO: compiling module 'EFX_COMB4' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(48): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(57): INFO: compiling module 'EFX_IDDR' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(71): INFO: compiling module 'EFX_ODDR' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(87): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(99): INFO: compiling module 'EFX_LUT4' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(107): INFO: compiling module 'EFX_MULT' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(142): INFO: compiling module 'EFX_DSP48' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(198): INFO: compiling module 'EFX_DSP24' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(251): INFO: compiling module 'EFX_DSP12' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(304): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(364): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(436): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(541): INFO: compiling module 'RAMB5' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(603): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(695): INFO: compiling module 'EFX_RAM10' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(796): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v(926): INFO: compiling module 'EFX_SRL8' (VERI-1018)
INFO: Reading Mapping Library took 0.0154812 seconds.
INFO: 	Reading Mapping Library took 0.02 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 196.636 MB, end = 197.148 MB, delta = 0.512 MB
INFO: Reading Mapping Library resident set memory usage: begin = 79.532 MB, end = 79.916 MB, delta = 0.384 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 6726.54 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 49 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 96 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 203 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 126, ed: 377, lv: 4, pw: 206.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 81 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6726536KB)
INFO: ***** Beginning VDB Netlist Checker ... *****
INFO: VDB Netlist Checker took 0.00378992 seconds.
INFO: 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 207.228 MB, end = 207.228 MB, delta = 0 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 96.9 MB, end = 97.028 MB, delta = 0.128 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 6726.54 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'UART_Controller' to Verilog file '/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/outflow/Dual_TX_Controller.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	124
[EFX-0000 INFO] EFX_FF          : 	80
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
