// Seed: 3424288380
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6
);
  assign id_1 = id_5 - 1'b0;
  type_10 id_7 (
      .id_0(1),
      .id_1(1)
  );
endmodule
