// Seed: 145418790
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input tri1 id_3
);
  logic id_4 = id_3[1'b0];
  type_8(
      1'b0, 1
  );
endmodule
