<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Register/Intel/Msr/CoreMsr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_core_msr_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">CoreMsr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_CORE_EBL_CR_POWERON_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e___f_s_b___f_r_e_q___r_e_g_i_s_t_e_r.html">MSR_CORE_FSB_FREQ_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_CORE_BBL_CR_CTL3_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html">MSR_CORE_THERM2_CTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_CORE_IA32_MISC_ENABLE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e___i_a32___e_f_e_r___r_e_g_i_s_t_e_r.html">MSR_CORE_IA32_EFER_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:acede56576085fd77a9b29b48ebfe921d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#acede56576085fd77a9b29b48ebfe921d">IS_CORE_PROCESSOR</a>(DisplayFamily, DisplayModel)</td></tr>
<tr class="separator:acede56576085fd77a9b29b48ebfe921d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7de0a42c2524dbddf1abcf7f8d93da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a5f7de0a42c2524dbddf1abcf7f8d93da">MSR_CORE_P5_MC_ADDR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a5f7de0a42c2524dbddf1abcf7f8d93da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c1d3af428c568589bf8f99ec58f2dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a4c1d3af428c568589bf8f99ec58f2dde">MSR_CORE_P5_MC_TYPE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a4c1d3af428c568589bf8f99ec58f2dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5189d3c39d0267e33e5f1d6d0e13529e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a5189d3c39d0267e33e5f1d6d0e13529e">MSR_CORE_EBL_CR_POWERON</a>&#160;&#160;&#160;0x0000002A</td></tr>
<tr class="separator:a5189d3c39d0267e33e5f1d6d0e13529e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada94885851f7ce4b53b70c4544f6d717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#ada94885851f7ce4b53b70c4544f6d717">MSR_CORE_FSB_FREQ</a>&#160;&#160;&#160;0x000000CD</td></tr>
<tr class="separator:ada94885851f7ce4b53b70c4544f6d717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09552aa793971e592fe15a15cd045d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a09552aa793971e592fe15a15cd045d57">MSR_CORE_BBL_CR_CTL3</a>&#160;&#160;&#160;0x0000011E</td></tr>
<tr class="separator:a09552aa793971e592fe15a15cd045d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff94ac3032da41196a37eff87b129ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a4ff94ac3032da41196a37eff87b129ff">MSR_CORE_THERM2_CTL</a>&#160;&#160;&#160;0x0000019D</td></tr>
<tr class="separator:a4ff94ac3032da41196a37eff87b129ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784778f5360ddb89854a1b4ce1c964f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a784778f5360ddb89854a1b4ce1c964f3">MSR_CORE_IA32_MISC_ENABLE</a>&#160;&#160;&#160;0x000001A0</td></tr>
<tr class="separator:a784778f5360ddb89854a1b4ce1c964f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b39afc81d93958fb2197b0cc36033da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a5b39afc81d93958fb2197b0cc36033da">MSR_CORE_LASTBRANCH_TOS</a>&#160;&#160;&#160;0x000001C9</td></tr>
<tr class="separator:a5b39afc81d93958fb2197b0cc36033da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23011aa28d5bcb6f9bd69043e1c26891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a23011aa28d5bcb6f9bd69043e1c26891">MSR_CORE_LER_FROM_LIP</a>&#160;&#160;&#160;0x000001DD</td></tr>
<tr class="separator:a23011aa28d5bcb6f9bd69043e1c26891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dde82e249e74860708f0d383331a835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a7dde82e249e74860708f0d383331a835">MSR_CORE_LER_TO_LIP</a>&#160;&#160;&#160;0x000001DE</td></tr>
<tr class="separator:a7dde82e249e74860708f0d383331a835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759708f031d3faf6c54010008ff4fe9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a759708f031d3faf6c54010008ff4fe9d">MSR_CORE_MTRRFIX64K_00000</a>&#160;&#160;&#160;0x00000250</td></tr>
<tr class="separator:a759708f031d3faf6c54010008ff4fe9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeddb148e20336fa8dce16344e78ac8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#aeddb148e20336fa8dce16344e78ac8ab">MSR_CORE_MTRRFIX16K_80000</a>&#160;&#160;&#160;0x00000258</td></tr>
<tr class="separator:aeddb148e20336fa8dce16344e78ac8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2b0c0e7da62057a227dfd76c5d83ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a0e2b0c0e7da62057a227dfd76c5d83ce">MSR_CORE_MTRRFIX16K_A0000</a>&#160;&#160;&#160;0x00000259</td></tr>
<tr class="separator:a0e2b0c0e7da62057a227dfd76c5d83ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865109499eee5e6fbcd7e61413a2af53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a865109499eee5e6fbcd7e61413a2af53">MSR_CORE_MTRRFIX4K_C0000</a>&#160;&#160;&#160;0x00000268</td></tr>
<tr class="separator:a865109499eee5e6fbcd7e61413a2af53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af242f98fdf5ff398a832778c15a37955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#af242f98fdf5ff398a832778c15a37955">MSR_CORE_MTRRFIX4K_C8000</a>&#160;&#160;&#160;0x00000269</td></tr>
<tr class="separator:af242f98fdf5ff398a832778c15a37955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e8b34afc0024a48713f19938d1d3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#ac0e8b34afc0024a48713f19938d1d3c1">MSR_CORE_MTRRFIX4K_D0000</a>&#160;&#160;&#160;0x0000026A</td></tr>
<tr class="separator:ac0e8b34afc0024a48713f19938d1d3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaddf3bfb6dc9109d2337a23b662ae70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#aeaddf3bfb6dc9109d2337a23b662ae70">MSR_CORE_MTRRFIX4K_D8000</a>&#160;&#160;&#160;0x0000026B</td></tr>
<tr class="separator:aeaddf3bfb6dc9109d2337a23b662ae70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a961a3303a5840fca6e4dbb2b9afe876a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a961a3303a5840fca6e4dbb2b9afe876a">MSR_CORE_MTRRFIX4K_E0000</a>&#160;&#160;&#160;0x0000026C</td></tr>
<tr class="separator:a961a3303a5840fca6e4dbb2b9afe876a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2bef70384bb764602a8a09a86d70adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#ab2bef70384bb764602a8a09a86d70adc">MSR_CORE_MTRRFIX4K_E8000</a>&#160;&#160;&#160;0x0000026D</td></tr>
<tr class="separator:ab2bef70384bb764602a8a09a86d70adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a831cae197408e479d5477debc66b251f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a831cae197408e479d5477debc66b251f">MSR_CORE_MTRRFIX4K_F0000</a>&#160;&#160;&#160;0x0000026E</td></tr>
<tr class="separator:a831cae197408e479d5477debc66b251f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac4c54489b741dc628b2708178f4b82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#aac4c54489b741dc628b2708178f4b82d">MSR_CORE_MTRRFIX4K_F8000</a>&#160;&#160;&#160;0x0000026F</td></tr>
<tr class="separator:aac4c54489b741dc628b2708178f4b82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a327035a98c89e34086482225fc388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a95a327035a98c89e34086482225fc388">MSR_CORE_MC4_CTL</a>&#160;&#160;&#160;0x0000040C</td></tr>
<tr class="separator:a95a327035a98c89e34086482225fc388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76e24f3de2c0d2d1b8933291f0e04518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a76e24f3de2c0d2d1b8933291f0e04518">MSR_CORE_MC4_STATUS</a>&#160;&#160;&#160;0x0000040D</td></tr>
<tr class="separator:a76e24f3de2c0d2d1b8933291f0e04518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34121e995b732a0fd80afa9ab90cd09c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a34121e995b732a0fd80afa9ab90cd09c">MSR_CORE_MC4_ADDR</a>&#160;&#160;&#160;0x0000040E</td></tr>
<tr class="separator:a34121e995b732a0fd80afa9ab90cd09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9823ab2deb6f7745823bdc4ef5bfc73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#ae9823ab2deb6f7745823bdc4ef5bfc73">MSR_CORE_MC3_ADDR</a>&#160;&#160;&#160;0x00000412</td></tr>
<tr class="separator:ae9823ab2deb6f7745823bdc4ef5bfc73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a167b917f2818c49d8cc900be5e0681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a1a167b917f2818c49d8cc900be5e0681">MSR_CORE_MC3_MISC</a>&#160;&#160;&#160;0x00000413</td></tr>
<tr class="separator:a1a167b917f2818c49d8cc900be5e0681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5846a6e55f0904d9c905afa0c1f90b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a5846a6e55f0904d9c905afa0c1f90b53">MSR_CORE_MC5_CTL</a>&#160;&#160;&#160;0x00000414</td></tr>
<tr class="separator:a5846a6e55f0904d9c905afa0c1f90b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6308b46f9e97c3c784c9ea577dfb58c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a6308b46f9e97c3c784c9ea577dfb58c6">MSR_CORE_MC5_STATUS</a>&#160;&#160;&#160;0x00000415</td></tr>
<tr class="separator:a6308b46f9e97c3c784c9ea577dfb58c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65dc80cff33db246b755693fb150a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#ab65dc80cff33db246b755693fb150a1a">MSR_CORE_MC5_ADDR</a>&#160;&#160;&#160;0x00000416</td></tr>
<tr class="separator:ab65dc80cff33db246b755693fb150a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab41f25a3df0ba052ee604f2445babd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#ab41f25a3df0ba052ee604f2445babd11">MSR_CORE_MC5_MISC</a>&#160;&#160;&#160;0x00000417</td></tr>
<tr class="separator:ab41f25a3df0ba052ee604f2445babd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e3ab3854ebbfa50ba066c20d5dd6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#af7e3ab3854ebbfa50ba066c20d5dd6fe">MSR_CORE_IA32_EFER</a>&#160;&#160;&#160;0xC0000080</td></tr>
<tr class="separator:af7e3ab3854ebbfa50ba066c20d5dd6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a297d2202423483013bd5e8eb8d523679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:a297d2202423483013bd5e8eb8d523679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89e3e27feac366a2ac571d93e9f14ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a89e3e27feac366a2ac571d93e9f14ac5">MSR_CORE_LASTBRANCH_1</a>&#160;&#160;&#160;0x00000041</td></tr>
<tr class="separator:a89e3e27feac366a2ac571d93e9f14ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56bd1153a358f5ef3ead38843e234b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a56bd1153a358f5ef3ead38843e234b15">MSR_CORE_LASTBRANCH_2</a>&#160;&#160;&#160;0x00000042</td></tr>
<tr class="separator:a56bd1153a358f5ef3ead38843e234b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada475e3b565fadc4e2b899ee73de64fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#ada475e3b565fadc4e2b899ee73de64fd">MSR_CORE_LASTBRANCH_3</a>&#160;&#160;&#160;0x00000043</td></tr>
<tr class="separator:ada475e3b565fadc4e2b899ee73de64fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3069fef1088b1a12a2269c3698a4a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#ac3069fef1088b1a12a2269c3698a4a3b">MSR_CORE_LASTBRANCH_4</a>&#160;&#160;&#160;0x00000044</td></tr>
<tr class="separator:ac3069fef1088b1a12a2269c3698a4a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66668ef8b49c6fedf301fdf88d50043a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a66668ef8b49c6fedf301fdf88d50043a">MSR_CORE_LASTBRANCH_5</a>&#160;&#160;&#160;0x00000045</td></tr>
<tr class="separator:a66668ef8b49c6fedf301fdf88d50043a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4081c1945fe391f743816e7789ce9251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a4081c1945fe391f743816e7789ce9251">MSR_CORE_LASTBRANCH_6</a>&#160;&#160;&#160;0x00000046</td></tr>
<tr class="separator:a4081c1945fe391f743816e7789ce9251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6790ed2e913f3f0f4850b9d56af8ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#ad6790ed2e913f3f0f4850b9d56af8ea4">MSR_CORE_LASTBRANCH_7</a>&#160;&#160;&#160;0x00000047</td></tr>
<tr class="separator:ad6790ed2e913f3f0f4850b9d56af8ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a42c542f22c78b74884e2c48132277b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a42c542f22c78b74884e2c48132277b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab51c164238c7a3bc5fd7061f1cfcf8bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#ab51c164238c7a3bc5fd7061f1cfcf8bc">MSR_CORE_MTRRPHYSBASE1</a>&#160;&#160;&#160;0x00000202</td></tr>
<tr class="separator:ab51c164238c7a3bc5fd7061f1cfcf8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ec33482ebbcfaa2fcf0c1f07fdcbfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a92ec33482ebbcfaa2fcf0c1f07fdcbfd">MSR_CORE_MTRRPHYSBASE2</a>&#160;&#160;&#160;0x00000204</td></tr>
<tr class="separator:a92ec33482ebbcfaa2fcf0c1f07fdcbfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d3048847ac27a630ca92d9c39f3707c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a9d3048847ac27a630ca92d9c39f3707c">MSR_CORE_MTRRPHYSBASE3</a>&#160;&#160;&#160;0x00000206</td></tr>
<tr class="separator:a9d3048847ac27a630ca92d9c39f3707c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9104dbe6661ec99e8297260a3f452f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#ae9104dbe6661ec99e8297260a3f452f7">MSR_CORE_MTRRPHYSBASE4</a>&#160;&#160;&#160;0x00000208</td></tr>
<tr class="separator:ae9104dbe6661ec99e8297260a3f452f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29863438149c0bd3970e04abf7f7430d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a29863438149c0bd3970e04abf7f7430d">MSR_CORE_MTRRPHYSBASE5</a>&#160;&#160;&#160;0x0000020A</td></tr>
<tr class="separator:a29863438149c0bd3970e04abf7f7430d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4065d6f4e201a3fb06202dfe88f491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a1d4065d6f4e201a3fb06202dfe88f491">MSR_CORE_MTRRPHYSMASK6</a>&#160;&#160;&#160;0x0000020D</td></tr>
<tr class="separator:a1d4065d6f4e201a3fb06202dfe88f491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a004e27d7e3a1afefc9784c6690c8a42a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a004e27d7e3a1afefc9784c6690c8a42a">MSR_CORE_MTRRPHYSMASK7</a>&#160;&#160;&#160;0x0000020F</td></tr>
<tr class="separator:a004e27d7e3a1afefc9784c6690c8a42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:acc2d33c83ed33abe499056508a40117a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>&#160;&#160;&#160;0x00000201</td></tr>
<tr class="separator:acc2d33c83ed33abe499056508a40117a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23fb068062b427c7460cf5cd1cc5dac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a23fb068062b427c7460cf5cd1cc5dac2">MSR_CORE_MTRRPHYSMASK1</a>&#160;&#160;&#160;0x00000203</td></tr>
<tr class="separator:a23fb068062b427c7460cf5cd1cc5dac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37331b088551bb8c60e5b75a000e7957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a37331b088551bb8c60e5b75a000e7957">MSR_CORE_MTRRPHYSMASK2</a>&#160;&#160;&#160;0x00000205</td></tr>
<tr class="separator:a37331b088551bb8c60e5b75a000e7957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06e9d21c6c8d2e178f796b7e413f6b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#ae06e9d21c6c8d2e178f796b7e413f6b3">MSR_CORE_MTRRPHYSMASK3</a>&#160;&#160;&#160;0x00000207</td></tr>
<tr class="separator:ae06e9d21c6c8d2e178f796b7e413f6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc65fd935ab167661c90ae05008bf51d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#afc65fd935ab167661c90ae05008bf51d">MSR_CORE_MTRRPHYSMASK4</a>&#160;&#160;&#160;0x00000209</td></tr>
<tr class="separator:afc65fd935ab167661c90ae05008bf51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b4f95be1633e35e72a89c431a8dfc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#a18b4f95be1633e35e72a89c431a8dfc1">MSR_CORE_MTRRPHYSMASK5</a>&#160;&#160;&#160;0x0000020B</td></tr>
<tr class="separator:a18b4f95be1633e35e72a89c431a8dfc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae72c0bfa27c4cf98dacb35c628c66faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#ae72c0bfa27c4cf98dacb35c628c66faf">MSR_CORE_MTRRPHYSBASE6</a>&#160;&#160;&#160;0x0000020C</td></tr>
<tr class="separator:ae72c0bfa27c4cf98dacb35c628c66faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa078424b4fdc1d0aeb5e6daaa82c5bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_core_msr_8h.html#aa078424b4fdc1d0aeb5e6daaa82c5bfd">MSR_CORE_MTRRPHYSBASE7</a>&#160;&#160;&#160;0x0000020E</td></tr>
<tr class="separator:aa078424b4fdc1d0aeb5e6daaa82c5bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR Definitions for Intel Core Solo and Intel Core Duo Processors.</p>
<p>Provides defines for Machine Specific Registers(MSR) indexes. Data structures are provided for MSRs that contain one or more bit fields. If the MSR value returned is a single 32-bit or 64-bit value, then a data structure is not provided for that MSR.</p>
<p>Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent</p>
<dl class="section user"><dt>Specification Reference:</dt><dd>Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 4, May 2018, Volume 4: Model-Specific-Registers (MSR) </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="acede56576085fd77a9b29b48ebfe921d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_CORE_PROCESSOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayFamily, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayModel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(DisplayFamily == 0x06 &amp;&amp; \</div>
<div class="line">   ( \</div>
<div class="line">    DisplayModel == 0x0E \</div>
<div class="line">    ) \</div>
<div class="line">   )</div>
</div><!-- fragment --><p>Is Intel Core Solo and Intel Core Duo Processors?</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DisplayFamily</td><td>Display Family ID </td></tr>
    <tr><td class="paramname">DisplayModel</td><td>Display Model ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">TRUE</td><td>Yes, it is. </td></tr>
    <tr><td class="paramname">FALSE</td><td>No, it isn't. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a09552aa793971e592fe15a15cd045d57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_BBL_CR_CTL3&#160;&#160;&#160;0x0000011E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shared.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_BBL_CR_CTL3 (0x0000011E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_CORE_BBL_CR_CTL3_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_CORE_BBL_CR_CTL3_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_CORE_BBL_CR_CTL3_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#a61adfce8ec4c12e3ff2122b622c8c22d">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a09552aa793971e592fe15a15cd045d57">MSR_CORE_BBL_CR_CTL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a09552aa793971e592fe15a15cd045d57">MSR_CORE_BBL_CR_CTL3</a>, Msr.<a class="code" href="union_m_s_r___c_o_r_e___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#a61adfce8ec4c12e3ff2122b622c8c22d">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_BBL_CR_CTL3 is defined as MSR_BBL_CR_CTL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5189d3c39d0267e33e5f1d6d0e13529e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_EBL_CR_POWERON&#160;&#160;&#160;0x0000002A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shared. Processor Hard Power-On Configuration (R/W) Enables and disables processor features; (R) indicates current processor configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_EBL_CR_POWERON (0x0000002A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_CORE_EBL_CR_POWERON_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_CORE_EBL_CR_POWERON_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_CORE_EBL_CR_POWERON_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#afe6133122027c200fa508b2a43344270">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a5189d3c39d0267e33e5f1d6d0e13529e">MSR_CORE_EBL_CR_POWERON</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a5189d3c39d0267e33e5f1d6d0e13529e">MSR_CORE_EBL_CR_POWERON</a>, Msr.<a class="code" href="union_m_s_r___c_o_r_e___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#afe6133122027c200fa508b2a43344270">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_EBL_CR_POWERON is defined as MSR_EBL_CR_POWERON in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ada94885851f7ce4b53b70c4544f6d717"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_FSB_FREQ&#160;&#160;&#160;0x000000CD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shared. Scalable Bus Speed (RO) This field indicates the scalable bus clock speed:.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_FSB_FREQ (0x000000CD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e___f_s_b___f_r_e_q___r_e_g_i_s_t_e_r.html">MSR_CORE_FSB_FREQ_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e___f_s_b___f_r_e_q___r_e_g_i_s_t_e_r.html">MSR_CORE_FSB_FREQ_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e___f_s_b___f_r_e_q___r_e_g_i_s_t_e_r.html">MSR_CORE_FSB_FREQ_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e___f_s_b___f_r_e_q___r_e_g_i_s_t_e_r.html#ab817ad585ccdaf0aed06b44202fc75cb">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#ada94885851f7ce4b53b70c4544f6d717">MSR_CORE_FSB_FREQ</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_FSB_FREQ is defined as MSR_FSB_FREQ in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af7e3ab3854ebbfa50ba066c20d5dd6fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_IA32_EFER&#160;&#160;&#160;0xC0000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. See Table 2-2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_IA32_EFER (0xC0000080) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e___i_a32___e_f_e_r___r_e_g_i_s_t_e_r.html">MSR_CORE_IA32_EFER_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e___i_a32___e_f_e_r___r_e_g_i_s_t_e_r.html">MSR_CORE_IA32_EFER_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e___i_a32___e_f_e_r___r_e_g_i_s_t_e_r.html">MSR_CORE_IA32_EFER_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e___i_a32___e_f_e_r___r_e_g_i_s_t_e_r.html#a3bdbe18b905f302f58b114457a7ffc97">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#af7e3ab3854ebbfa50ba066c20d5dd6fe">MSR_CORE_IA32_EFER</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#af7e3ab3854ebbfa50ba066c20d5dd6fe">MSR_CORE_IA32_EFER</a>, Msr.<a class="code" href="union_m_s_r___c_o_r_e___i_a32___e_f_e_r___r_e_g_i_s_t_e_r.html#a3bdbe18b905f302f58b114457a7ffc97">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_IA32_EFER is defined as IA32_EFER in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a784778f5360ddb89854a1b4ce1c964f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_IA32_MISC_ENABLE&#160;&#160;&#160;0x000001A0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Miscellaneous Processor Features (R/W) Allows a variety of processor functions to be enabled and disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_IA32_MISC_ENABLE (0x000001A0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_CORE_IA32_MISC_ENABLE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_CORE_IA32_MISC_ENABLE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_CORE_IA32_MISC_ENABLE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#abf98b437e4c5965ce2a5e540f539331c">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a784778f5360ddb89854a1b4ce1c964f3">MSR_CORE_IA32_MISC_ENABLE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a784778f5360ddb89854a1b4ce1c964f3">MSR_CORE_IA32_MISC_ENABLE</a>, Msr.<a class="code" href="union_m_s_r___c_o_r_e___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#abf98b437e4c5965ce2a5e540f539331c">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_IA32_MISC_ENABLE is defined as IA32_MISC_ENABLE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a297d2202423483013bd5e8eb8d523679"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_LASTBRANCH_0&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record n (R/W) One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the 'to' address. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.15, "Last Branch, Interrupt, and Exception Recording
(Pentium M Processors).".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_CORE_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_CORE_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_CORE_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. MSR_CORE_LASTBRANCH_4 is defined as MSR_LASTBRANCH_4 in SDM. MSR_CORE_LASTBRANCH_5 is defined as MSR_LASTBRANCH_5 in SDM. MSR_CORE_LASTBRANCH_6 is defined as MSR_LASTBRANCH_6 in SDM. MSR_CORE_LASTBRANCH_7 is defined as MSR_LASTBRANCH_7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a89e3e27feac366a2ac571d93e9f14ac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_LASTBRANCH_1&#160;&#160;&#160;0x00000041</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record n (R/W) One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the 'to' address. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.15, "Last Branch, Interrupt, and Exception Recording
(Pentium M Processors).".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_CORE_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_CORE_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_CORE_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. MSR_CORE_LASTBRANCH_4 is defined as MSR_LASTBRANCH_4 in SDM. MSR_CORE_LASTBRANCH_5 is defined as MSR_LASTBRANCH_5 in SDM. MSR_CORE_LASTBRANCH_6 is defined as MSR_LASTBRANCH_6 in SDM. MSR_CORE_LASTBRANCH_7 is defined as MSR_LASTBRANCH_7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a56bd1153a358f5ef3ead38843e234b15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_LASTBRANCH_2&#160;&#160;&#160;0x00000042</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record n (R/W) One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the 'to' address. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.15, "Last Branch, Interrupt, and Exception Recording
(Pentium M Processors).".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_CORE_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_CORE_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_CORE_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. MSR_CORE_LASTBRANCH_4 is defined as MSR_LASTBRANCH_4 in SDM. MSR_CORE_LASTBRANCH_5 is defined as MSR_LASTBRANCH_5 in SDM. MSR_CORE_LASTBRANCH_6 is defined as MSR_LASTBRANCH_6 in SDM. MSR_CORE_LASTBRANCH_7 is defined as MSR_LASTBRANCH_7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ada475e3b565fadc4e2b899ee73de64fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_LASTBRANCH_3&#160;&#160;&#160;0x00000043</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record n (R/W) One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the 'to' address. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.15, "Last Branch, Interrupt, and Exception Recording
(Pentium M Processors).".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_CORE_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_CORE_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_CORE_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. MSR_CORE_LASTBRANCH_4 is defined as MSR_LASTBRANCH_4 in SDM. MSR_CORE_LASTBRANCH_5 is defined as MSR_LASTBRANCH_5 in SDM. MSR_CORE_LASTBRANCH_6 is defined as MSR_LASTBRANCH_6 in SDM. MSR_CORE_LASTBRANCH_7 is defined as MSR_LASTBRANCH_7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac3069fef1088b1a12a2269c3698a4a3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_LASTBRANCH_4&#160;&#160;&#160;0x00000044</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record n (R/W) One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the 'to' address. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.15, "Last Branch, Interrupt, and Exception Recording
(Pentium M Processors).".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_CORE_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_CORE_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_CORE_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. MSR_CORE_LASTBRANCH_4 is defined as MSR_LASTBRANCH_4 in SDM. MSR_CORE_LASTBRANCH_5 is defined as MSR_LASTBRANCH_5 in SDM. MSR_CORE_LASTBRANCH_6 is defined as MSR_LASTBRANCH_6 in SDM. MSR_CORE_LASTBRANCH_7 is defined as MSR_LASTBRANCH_7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a66668ef8b49c6fedf301fdf88d50043a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_LASTBRANCH_5&#160;&#160;&#160;0x00000045</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record n (R/W) One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the 'to' address. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.15, "Last Branch, Interrupt, and Exception Recording
(Pentium M Processors).".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_CORE_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_CORE_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_CORE_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. MSR_CORE_LASTBRANCH_4 is defined as MSR_LASTBRANCH_4 in SDM. MSR_CORE_LASTBRANCH_5 is defined as MSR_LASTBRANCH_5 in SDM. MSR_CORE_LASTBRANCH_6 is defined as MSR_LASTBRANCH_6 in SDM. MSR_CORE_LASTBRANCH_7 is defined as MSR_LASTBRANCH_7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4081c1945fe391f743816e7789ce9251"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_LASTBRANCH_6&#160;&#160;&#160;0x00000046</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record n (R/W) One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the 'to' address. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.15, "Last Branch, Interrupt, and Exception Recording
(Pentium M Processors).".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_CORE_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_CORE_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_CORE_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. MSR_CORE_LASTBRANCH_4 is defined as MSR_LASTBRANCH_4 in SDM. MSR_CORE_LASTBRANCH_5 is defined as MSR_LASTBRANCH_5 in SDM. MSR_CORE_LASTBRANCH_6 is defined as MSR_LASTBRANCH_6 in SDM. MSR_CORE_LASTBRANCH_7 is defined as MSR_LASTBRANCH_7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad6790ed2e913f3f0f4850b9d56af8ea4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_LASTBRANCH_7&#160;&#160;&#160;0x00000047</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record n (R/W) One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the 'to' address. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.15, "Last Branch, Interrupt, and Exception Recording
(Pentium M Processors).".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a297d2202423483013bd5e8eb8d523679">MSR_CORE_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_CORE_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_CORE_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_CORE_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. MSR_CORE_LASTBRANCH_4 is defined as MSR_LASTBRANCH_4 in SDM. MSR_CORE_LASTBRANCH_5 is defined as MSR_LASTBRANCH_5 in SDM. MSR_CORE_LASTBRANCH_6 is defined as MSR_LASTBRANCH_6 in SDM. MSR_CORE_LASTBRANCH_7 is defined as MSR_LASTBRANCH_7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5b39afc81d93958fb2197b0cc36033da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_LASTBRANCH_TOS&#160;&#160;&#160;0x000001C9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_LASTBRANCH_TOS (0x000001C9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a5b39afc81d93958fb2197b0cc36033da">MSR_CORE_LASTBRANCH_TOS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a5b39afc81d93958fb2197b0cc36033da">MSR_CORE_LASTBRANCH_TOS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_LASTBRANCH_TOS is defined as MSR_LASTBRANCH_TOS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a23011aa28d5bcb6f9bd69043e1c26891"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_LER_FROM_LIP&#160;&#160;&#160;0x000001DD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Exception Record From Linear IP (R) Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_LER_FROM_LIP (0x000001DD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a23011aa28d5bcb6f9bd69043e1c26891">MSR_CORE_LER_FROM_LIP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_LER_FROM_LIP is defined as MSR_LER_FROM_LIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7dde82e249e74860708f0d383331a835"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_LER_TO_LIP&#160;&#160;&#160;0x000001DE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. Last Exception Record To Linear IP (R) This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_LER_TO_LIP (0x000001DE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a7dde82e249e74860708f0d383331a835">MSR_CORE_LER_TO_LIP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_LER_TO_LIP is defined as MSR_LER_TO_LIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae9823ab2deb6f7745823bdc4ef5bfc73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MC3_ADDR&#160;&#160;&#160;0x00000412</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MC3_ADDR (0x00000412) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#ae9823ab2deb6f7745823bdc4ef5bfc73">MSR_CORE_MC3_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#ae9823ab2deb6f7745823bdc4ef5bfc73">MSR_CORE_MC3_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MC3_ADDR is defined as MSR_MC3_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1a167b917f2818c49d8cc900be5e0681"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MC3_MISC&#160;&#160;&#160;0x00000413</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MC3_MISC (0x00000413) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a1a167b917f2818c49d8cc900be5e0681">MSR_CORE_MC3_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a1a167b917f2818c49d8cc900be5e0681">MSR_CORE_MC3_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MC3_MISC is defined as MSR_MC3_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a34121e995b732a0fd80afa9ab90cd09c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MC4_ADDR&#160;&#160;&#160;0x0000040E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC4_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MC4_ADDR (0x0000040E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a34121e995b732a0fd80afa9ab90cd09c">MSR_CORE_MC4_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a34121e995b732a0fd80afa9ab90cd09c">MSR_CORE_MC4_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MC4_ADDR is defined as MSR_MC4_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a95a327035a98c89e34086482225fc388"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MC4_CTL&#160;&#160;&#160;0x0000040C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. See Section 15.3.2.1, "IA32_MCi_CTL MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MC4_CTL (0x0000040C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a95a327035a98c89e34086482225fc388">MSR_CORE_MC4_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a95a327035a98c89e34086482225fc388">MSR_CORE_MC4_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MC4_CTL is defined as MSR_MC4_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a76e24f3de2c0d2d1b8933291f0e04518"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MC4_STATUS&#160;&#160;&#160;0x0000040D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. See Section 15.3.2.2, "IA32_MCi_STATUS MSRS.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MC4_STATUS (0x0000040D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a76e24f3de2c0d2d1b8933291f0e04518">MSR_CORE_MC4_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a76e24f3de2c0d2d1b8933291f0e04518">MSR_CORE_MC4_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MC4_STATUS is defined as MSR_MC4_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab65dc80cff33db246b755693fb150a1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MC5_ADDR&#160;&#160;&#160;0x00000416</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MC5_ADDR (0x00000416) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#ab65dc80cff33db246b755693fb150a1a">MSR_CORE_MC5_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#ab65dc80cff33db246b755693fb150a1a">MSR_CORE_MC5_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MC5_ADDR is defined as MSR_MC5_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5846a6e55f0904d9c905afa0c1f90b53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MC5_CTL&#160;&#160;&#160;0x00000414</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MC5_CTL (0x00000414) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a5846a6e55f0904d9c905afa0c1f90b53">MSR_CORE_MC5_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a5846a6e55f0904d9c905afa0c1f90b53">MSR_CORE_MC5_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MC5_CTL is defined as MSR_MC5_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab41f25a3df0ba052ee604f2445babd11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MC5_MISC&#160;&#160;&#160;0x00000417</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MC5_MISC (0x00000417) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#ab41f25a3df0ba052ee604f2445babd11">MSR_CORE_MC5_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#ab41f25a3df0ba052ee604f2445babd11">MSR_CORE_MC5_MISC</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MC5_MISC is defined as MSR_MC5_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6308b46f9e97c3c784c9ea577dfb58c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MC5_STATUS&#160;&#160;&#160;0x00000415</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MC5_STATUS (0x00000415) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a6308b46f9e97c3c784c9ea577dfb58c6">MSR_CORE_MC5_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a6308b46f9e97c3c784c9ea577dfb58c6">MSR_CORE_MC5_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MC5_STATUS is defined as MSR_MC5_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aeddb148e20336fa8dce16344e78ac8ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRFIX16K_80000&#160;&#160;&#160;0x00000258</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRFIX16K_80000 (0x00000258) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#aeddb148e20336fa8dce16344e78ac8ab">MSR_CORE_MTRRFIX16K_80000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#aeddb148e20336fa8dce16344e78ac8ab">MSR_CORE_MTRRFIX16K_80000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRFIX16K_80000 is defined as MTRRFIX16K_80000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0e2b0c0e7da62057a227dfd76c5d83ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRFIX16K_A0000&#160;&#160;&#160;0x00000259</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRFIX16K_A0000 (0x00000259) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a0e2b0c0e7da62057a227dfd76c5d83ce">MSR_CORE_MTRRFIX16K_A0000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a0e2b0c0e7da62057a227dfd76c5d83ce">MSR_CORE_MTRRFIX16K_A0000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRFIX16K_A0000 is defined as MTRRFIX16K_A0000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a865109499eee5e6fbcd7e61413a2af53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRFIX4K_C0000&#160;&#160;&#160;0x00000268</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRFIX4K_C0000 (0x00000268) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a865109499eee5e6fbcd7e61413a2af53">MSR_CORE_MTRRFIX4K_C0000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a865109499eee5e6fbcd7e61413a2af53">MSR_CORE_MTRRFIX4K_C0000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRFIX4K_C0000 is defined as MTRRFIX4K_C0000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af242f98fdf5ff398a832778c15a37955"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRFIX4K_C8000&#160;&#160;&#160;0x00000269</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRFIX4K_C8000 (0x00000269) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#af242f98fdf5ff398a832778c15a37955">MSR_CORE_MTRRFIX4K_C8000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#af242f98fdf5ff398a832778c15a37955">MSR_CORE_MTRRFIX4K_C8000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRFIX4K_C8000 is defined as MTRRFIX4K_C8000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac0e8b34afc0024a48713f19938d1d3c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRFIX4K_D0000&#160;&#160;&#160;0x0000026A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRFIX4K_D0000 (0x0000026A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#ac0e8b34afc0024a48713f19938d1d3c1">MSR_CORE_MTRRFIX4K_D0000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#ac0e8b34afc0024a48713f19938d1d3c1">MSR_CORE_MTRRFIX4K_D0000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRFIX4K_D0000 is defined as MTRRFIX4K_D0000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aeaddf3bfb6dc9109d2337a23b662ae70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRFIX4K_D8000&#160;&#160;&#160;0x0000026B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRFIX4K_D8000 (0x0000026B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#aeaddf3bfb6dc9109d2337a23b662ae70">MSR_CORE_MTRRFIX4K_D8000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#aeaddf3bfb6dc9109d2337a23b662ae70">MSR_CORE_MTRRFIX4K_D8000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRFIX4K_D8000 is defined as MTRRFIX4K_D8000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a961a3303a5840fca6e4dbb2b9afe876a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRFIX4K_E0000&#160;&#160;&#160;0x0000026C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRFIX4K_E0000 (0x0000026C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a961a3303a5840fca6e4dbb2b9afe876a">MSR_CORE_MTRRFIX4K_E0000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a961a3303a5840fca6e4dbb2b9afe876a">MSR_CORE_MTRRFIX4K_E0000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRFIX4K_E0000 is defined as MTRRFIX4K_E0000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab2bef70384bb764602a8a09a86d70adc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRFIX4K_E8000&#160;&#160;&#160;0x0000026D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRFIX4K_E8000 (0x0000026D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#ab2bef70384bb764602a8a09a86d70adc">MSR_CORE_MTRRFIX4K_E8000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#ab2bef70384bb764602a8a09a86d70adc">MSR_CORE_MTRRFIX4K_E8000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRFIX4K_E8000 is defined as MTRRFIX4K_E8000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a831cae197408e479d5477debc66b251f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRFIX4K_F0000&#160;&#160;&#160;0x0000026E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRFIX4K_F0000 (0x0000026E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a831cae197408e479d5477debc66b251f">MSR_CORE_MTRRFIX4K_F0000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a831cae197408e479d5477debc66b251f">MSR_CORE_MTRRFIX4K_F0000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRFIX4K_F0000 is defined as MTRRFIX4K_F0000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aac4c54489b741dc628b2708178f4b82d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRFIX4K_F8000&#160;&#160;&#160;0x0000026F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRFIX4K_F8000 (0x0000026F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#aac4c54489b741dc628b2708178f4b82d">MSR_CORE_MTRRFIX4K_F8000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#aac4c54489b741dc628b2708178f4b82d">MSR_CORE_MTRRFIX4K_F8000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRFIX4K_F8000 is defined as MTRRFIX4K_F8000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a759708f031d3faf6c54010008ff4fe9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRFIX64K_00000&#160;&#160;&#160;0x00000250</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRFIX64K_00000 (0x00000250) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a759708f031d3faf6c54010008ff4fe9d">MSR_CORE_MTRRFIX64K_00000</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a759708f031d3faf6c54010008ff4fe9d">MSR_CORE_MTRRFIX64K_00000</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRFIX64K_00000 is defined as MTRRFIX64K_00000 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a42c542f22c78b74884e2c48132277b65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRPHYSBASE0&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRPHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRPHYSBASE0 is defined as MTRRPHYSBASE0 in SDM. MSR_CORE_MTRRPHYSBASE1 is defined as MTRRPHYSBASE1 in SDM. MSR_CORE_MTRRPHYSBASE2 is defined as MTRRPHYSBASE2 in SDM. MSR_CORE_MTRRPHYSBASE3 is defined as MTRRPHYSBASE3 in SDM. MSR_CORE_MTRRPHYSBASE4 is defined as MTRRPHYSBASE4 in SDM. MSR_CORE_MTRRPHYSBASE5 is defined as MTRRPHYSBASE5 in SDM. MSR_CORE_MTRRPHYSMASK6 is defined as MTRRPHYSMASK6 in SDM. MSR_CORE_MTRRPHYSMASK7 is defined as MTRRPHYSMASK7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab51c164238c7a3bc5fd7061f1cfcf8bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRPHYSBASE1&#160;&#160;&#160;0x00000202</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRPHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRPHYSBASE0 is defined as MTRRPHYSBASE0 in SDM. MSR_CORE_MTRRPHYSBASE1 is defined as MTRRPHYSBASE1 in SDM. MSR_CORE_MTRRPHYSBASE2 is defined as MTRRPHYSBASE2 in SDM. MSR_CORE_MTRRPHYSBASE3 is defined as MTRRPHYSBASE3 in SDM. MSR_CORE_MTRRPHYSBASE4 is defined as MTRRPHYSBASE4 in SDM. MSR_CORE_MTRRPHYSBASE5 is defined as MTRRPHYSBASE5 in SDM. MSR_CORE_MTRRPHYSMASK6 is defined as MTRRPHYSMASK6 in SDM. MSR_CORE_MTRRPHYSMASK7 is defined as MTRRPHYSMASK7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a92ec33482ebbcfaa2fcf0c1f07fdcbfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRPHYSBASE2&#160;&#160;&#160;0x00000204</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRPHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRPHYSBASE0 is defined as MTRRPHYSBASE0 in SDM. MSR_CORE_MTRRPHYSBASE1 is defined as MTRRPHYSBASE1 in SDM. MSR_CORE_MTRRPHYSBASE2 is defined as MTRRPHYSBASE2 in SDM. MSR_CORE_MTRRPHYSBASE3 is defined as MTRRPHYSBASE3 in SDM. MSR_CORE_MTRRPHYSBASE4 is defined as MTRRPHYSBASE4 in SDM. MSR_CORE_MTRRPHYSBASE5 is defined as MTRRPHYSBASE5 in SDM. MSR_CORE_MTRRPHYSMASK6 is defined as MTRRPHYSMASK6 in SDM. MSR_CORE_MTRRPHYSMASK7 is defined as MTRRPHYSMASK7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9d3048847ac27a630ca92d9c39f3707c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRPHYSBASE3&#160;&#160;&#160;0x00000206</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRPHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRPHYSBASE0 is defined as MTRRPHYSBASE0 in SDM. MSR_CORE_MTRRPHYSBASE1 is defined as MTRRPHYSBASE1 in SDM. MSR_CORE_MTRRPHYSBASE2 is defined as MTRRPHYSBASE2 in SDM. MSR_CORE_MTRRPHYSBASE3 is defined as MTRRPHYSBASE3 in SDM. MSR_CORE_MTRRPHYSBASE4 is defined as MTRRPHYSBASE4 in SDM. MSR_CORE_MTRRPHYSBASE5 is defined as MTRRPHYSBASE5 in SDM. MSR_CORE_MTRRPHYSMASK6 is defined as MTRRPHYSMASK6 in SDM. MSR_CORE_MTRRPHYSMASK7 is defined as MTRRPHYSMASK7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae9104dbe6661ec99e8297260a3f452f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRPHYSBASE4&#160;&#160;&#160;0x00000208</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRPHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRPHYSBASE0 is defined as MTRRPHYSBASE0 in SDM. MSR_CORE_MTRRPHYSBASE1 is defined as MTRRPHYSBASE1 in SDM. MSR_CORE_MTRRPHYSBASE2 is defined as MTRRPHYSBASE2 in SDM. MSR_CORE_MTRRPHYSBASE3 is defined as MTRRPHYSBASE3 in SDM. MSR_CORE_MTRRPHYSBASE4 is defined as MTRRPHYSBASE4 in SDM. MSR_CORE_MTRRPHYSBASE5 is defined as MTRRPHYSBASE5 in SDM. MSR_CORE_MTRRPHYSMASK6 is defined as MTRRPHYSMASK6 in SDM. MSR_CORE_MTRRPHYSMASK7 is defined as MTRRPHYSMASK7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a29863438149c0bd3970e04abf7f7430d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRPHYSBASE5&#160;&#160;&#160;0x0000020A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRPHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRPHYSBASE0 is defined as MTRRPHYSBASE0 in SDM. MSR_CORE_MTRRPHYSBASE1 is defined as MTRRPHYSBASE1 in SDM. MSR_CORE_MTRRPHYSBASE2 is defined as MTRRPHYSBASE2 in SDM. MSR_CORE_MTRRPHYSBASE3 is defined as MTRRPHYSBASE3 in SDM. MSR_CORE_MTRRPHYSBASE4 is defined as MTRRPHYSBASE4 in SDM. MSR_CORE_MTRRPHYSBASE5 is defined as MTRRPHYSBASE5 in SDM. MSR_CORE_MTRRPHYSMASK6 is defined as MTRRPHYSMASK6 in SDM. MSR_CORE_MTRRPHYSMASK7 is defined as MTRRPHYSMASK7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae72c0bfa27c4cf98dacb35c628c66faf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRPHYSBASE6&#160;&#160;&#160;0x0000020C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRPHYSMASKn (0x00000201) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRPHYSMASK0 is defined as MTRRPHYSMASK0 in SDM. MSR_CORE_MTRRPHYSMASK1 is defined as MTRRPHYSMASK1 in SDM. MSR_CORE_MTRRPHYSMASK2 is defined as MTRRPHYSMASK2 in SDM. MSR_CORE_MTRRPHYSMASK3 is defined as MTRRPHYSMASK3 in SDM. MSR_CORE_MTRRPHYSMASK4 is defined as MTRRPHYSMASK4 in SDM. MSR_CORE_MTRRPHYSMASK5 is defined as MTRRPHYSMASK5 in SDM. MSR_CORE_MTRRPHYSBASE6 is defined as MTRRPHYSBASE6 in SDM. MSR_CORE_MTRRPHYSBASE7 is defined as MTRRPHYSBASE7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa078424b4fdc1d0aeb5e6daaa82c5bfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRPHYSBASE7&#160;&#160;&#160;0x0000020E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRPHYSMASKn (0x00000201) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRPHYSMASK0 is defined as MTRRPHYSMASK0 in SDM. MSR_CORE_MTRRPHYSMASK1 is defined as MTRRPHYSMASK1 in SDM. MSR_CORE_MTRRPHYSMASK2 is defined as MTRRPHYSMASK2 in SDM. MSR_CORE_MTRRPHYSMASK3 is defined as MTRRPHYSMASK3 in SDM. MSR_CORE_MTRRPHYSMASK4 is defined as MTRRPHYSMASK4 in SDM. MSR_CORE_MTRRPHYSMASK5 is defined as MTRRPHYSMASK5 in SDM. MSR_CORE_MTRRPHYSBASE6 is defined as MTRRPHYSBASE6 in SDM. MSR_CORE_MTRRPHYSBASE7 is defined as MTRRPHYSBASE7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acc2d33c83ed33abe499056508a40117a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRPHYSMASK0&#160;&#160;&#160;0x00000201</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRPHYSMASKn (0x00000201) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRPHYSMASK0 is defined as MTRRPHYSMASK0 in SDM. MSR_CORE_MTRRPHYSMASK1 is defined as MTRRPHYSMASK1 in SDM. MSR_CORE_MTRRPHYSMASK2 is defined as MTRRPHYSMASK2 in SDM. MSR_CORE_MTRRPHYSMASK3 is defined as MTRRPHYSMASK3 in SDM. MSR_CORE_MTRRPHYSMASK4 is defined as MTRRPHYSMASK4 in SDM. MSR_CORE_MTRRPHYSMASK5 is defined as MTRRPHYSMASK5 in SDM. MSR_CORE_MTRRPHYSBASE6 is defined as MTRRPHYSBASE6 in SDM. MSR_CORE_MTRRPHYSBASE7 is defined as MTRRPHYSBASE7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a23fb068062b427c7460cf5cd1cc5dac2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRPHYSMASK1&#160;&#160;&#160;0x00000203</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRPHYSMASKn (0x00000201) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRPHYSMASK0 is defined as MTRRPHYSMASK0 in SDM. MSR_CORE_MTRRPHYSMASK1 is defined as MTRRPHYSMASK1 in SDM. MSR_CORE_MTRRPHYSMASK2 is defined as MTRRPHYSMASK2 in SDM. MSR_CORE_MTRRPHYSMASK3 is defined as MTRRPHYSMASK3 in SDM. MSR_CORE_MTRRPHYSMASK4 is defined as MTRRPHYSMASK4 in SDM. MSR_CORE_MTRRPHYSMASK5 is defined as MTRRPHYSMASK5 in SDM. MSR_CORE_MTRRPHYSBASE6 is defined as MTRRPHYSBASE6 in SDM. MSR_CORE_MTRRPHYSBASE7 is defined as MTRRPHYSBASE7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a37331b088551bb8c60e5b75a000e7957"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRPHYSMASK2&#160;&#160;&#160;0x00000205</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRPHYSMASKn (0x00000201) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRPHYSMASK0 is defined as MTRRPHYSMASK0 in SDM. MSR_CORE_MTRRPHYSMASK1 is defined as MTRRPHYSMASK1 in SDM. MSR_CORE_MTRRPHYSMASK2 is defined as MTRRPHYSMASK2 in SDM. MSR_CORE_MTRRPHYSMASK3 is defined as MTRRPHYSMASK3 in SDM. MSR_CORE_MTRRPHYSMASK4 is defined as MTRRPHYSMASK4 in SDM. MSR_CORE_MTRRPHYSMASK5 is defined as MTRRPHYSMASK5 in SDM. MSR_CORE_MTRRPHYSBASE6 is defined as MTRRPHYSBASE6 in SDM. MSR_CORE_MTRRPHYSBASE7 is defined as MTRRPHYSBASE7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae06e9d21c6c8d2e178f796b7e413f6b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRPHYSMASK3&#160;&#160;&#160;0x00000207</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRPHYSMASKn (0x00000201) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRPHYSMASK0 is defined as MTRRPHYSMASK0 in SDM. MSR_CORE_MTRRPHYSMASK1 is defined as MTRRPHYSMASK1 in SDM. MSR_CORE_MTRRPHYSMASK2 is defined as MTRRPHYSMASK2 in SDM. MSR_CORE_MTRRPHYSMASK3 is defined as MTRRPHYSMASK3 in SDM. MSR_CORE_MTRRPHYSMASK4 is defined as MTRRPHYSMASK4 in SDM. MSR_CORE_MTRRPHYSMASK5 is defined as MTRRPHYSMASK5 in SDM. MSR_CORE_MTRRPHYSBASE6 is defined as MTRRPHYSBASE6 in SDM. MSR_CORE_MTRRPHYSBASE7 is defined as MTRRPHYSBASE7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afc65fd935ab167661c90ae05008bf51d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRPHYSMASK4&#160;&#160;&#160;0x00000209</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRPHYSMASKn (0x00000201) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRPHYSMASK0 is defined as MTRRPHYSMASK0 in SDM. MSR_CORE_MTRRPHYSMASK1 is defined as MTRRPHYSMASK1 in SDM. MSR_CORE_MTRRPHYSMASK2 is defined as MTRRPHYSMASK2 in SDM. MSR_CORE_MTRRPHYSMASK3 is defined as MTRRPHYSMASK3 in SDM. MSR_CORE_MTRRPHYSMASK4 is defined as MTRRPHYSMASK4 in SDM. MSR_CORE_MTRRPHYSMASK5 is defined as MTRRPHYSMASK5 in SDM. MSR_CORE_MTRRPHYSBASE6 is defined as MTRRPHYSBASE6 in SDM. MSR_CORE_MTRRPHYSBASE7 is defined as MTRRPHYSBASE7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a18b4f95be1633e35e72a89c431a8dfc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRPHYSMASK5&#160;&#160;&#160;0x0000020B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRPHYSMASKn (0x00000201) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#acc2d33c83ed33abe499056508a40117a">MSR_CORE_MTRRPHYSMASK0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRPHYSMASK0 is defined as MTRRPHYSMASK0 in SDM. MSR_CORE_MTRRPHYSMASK1 is defined as MTRRPHYSMASK1 in SDM. MSR_CORE_MTRRPHYSMASK2 is defined as MTRRPHYSMASK2 in SDM. MSR_CORE_MTRRPHYSMASK3 is defined as MTRRPHYSMASK3 in SDM. MSR_CORE_MTRRPHYSMASK4 is defined as MTRRPHYSMASK4 in SDM. MSR_CORE_MTRRPHYSMASK5 is defined as MTRRPHYSMASK5 in SDM. MSR_CORE_MTRRPHYSBASE6 is defined as MTRRPHYSBASE6 in SDM. MSR_CORE_MTRRPHYSBASE7 is defined as MTRRPHYSBASE7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1d4065d6f4e201a3fb06202dfe88f491"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRPHYSMASK6&#160;&#160;&#160;0x0000020D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRPHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRPHYSBASE0 is defined as MTRRPHYSBASE0 in SDM. MSR_CORE_MTRRPHYSBASE1 is defined as MTRRPHYSBASE1 in SDM. MSR_CORE_MTRRPHYSBASE2 is defined as MTRRPHYSBASE2 in SDM. MSR_CORE_MTRRPHYSBASE3 is defined as MTRRPHYSBASE3 in SDM. MSR_CORE_MTRRPHYSBASE4 is defined as MTRRPHYSBASE4 in SDM. MSR_CORE_MTRRPHYSBASE5 is defined as MTRRPHYSBASE5 in SDM. MSR_CORE_MTRRPHYSMASK6 is defined as MTRRPHYSMASK6 in SDM. MSR_CORE_MTRRPHYSMASK7 is defined as MTRRPHYSMASK7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a004e27d7e3a1afefc9784c6690c8a42a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_MTRRPHYSMASK7&#160;&#160;&#160;0x0000020F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_MTRRPHYSBASEn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a42c542f22c78b74884e2c48132277b65">MSR_CORE_MTRRPHYSBASE0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_MTRRPHYSBASE0 is defined as MTRRPHYSBASE0 in SDM. MSR_CORE_MTRRPHYSBASE1 is defined as MTRRPHYSBASE1 in SDM. MSR_CORE_MTRRPHYSBASE2 is defined as MTRRPHYSBASE2 in SDM. MSR_CORE_MTRRPHYSBASE3 is defined as MTRRPHYSBASE3 in SDM. MSR_CORE_MTRRPHYSBASE4 is defined as MTRRPHYSBASE4 in SDM. MSR_CORE_MTRRPHYSBASE5 is defined as MTRRPHYSBASE5 in SDM. MSR_CORE_MTRRPHYSMASK6 is defined as MTRRPHYSMASK6 in SDM. MSR_CORE_MTRRPHYSMASK7 is defined as MTRRPHYSMASK7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5f7de0a42c2524dbddf1abcf7f8d93da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_P5_MC_ADDR&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. See Section 2.22, "MSRs in Pentium Processors," and see Table 2-2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_P5_MC_ADDR (0x00000000) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a5f7de0a42c2524dbddf1abcf7f8d93da">MSR_CORE_P5_MC_ADDR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a5f7de0a42c2524dbddf1abcf7f8d93da">MSR_CORE_P5_MC_ADDR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_P5_MC_ADDR is defined as P5_MC_ADDR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4c1d3af428c568589bf8f99ec58f2dde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_P5_MC_TYPE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique. See Section 2.22, "MSRs in Pentium Processors," and see Table 2-2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_P5_MC_TYPE (0x00000001) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a4c1d3af428c568589bf8f99ec58f2dde">MSR_CORE_P5_MC_TYPE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a4c1d3af428c568589bf8f99ec58f2dde">MSR_CORE_P5_MC_TYPE</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_P5_MC_TYPE is defined as P5_MC_TYPE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4ff94ac3032da41196a37eff87b129ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_CORE_THERM2_CTL&#160;&#160;&#160;0x0000019D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unique.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_CORE_THERM2_CTL (0x0000019D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html">MSR_CORE_THERM2_CTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___c_o_r_e___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html">MSR_CORE_THERM2_CTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___c_o_r_e___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html">MSR_CORE_THERM2_CTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___c_o_r_e___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html#a27fb9b9b25dc188ae637ee93291bfe61">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_core_msr_8h.html#a4ff94ac3032da41196a37eff87b129ff">MSR_CORE_THERM2_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_core_msr_8h.html#a4ff94ac3032da41196a37eff87b129ff">MSR_CORE_THERM2_CTL</a>, Msr.<a class="code" href="union_m_s_r___c_o_r_e___t_h_e_r_m2___c_t_l___r_e_g_i_s_t_e_r.html#a27fb9b9b25dc188ae637ee93291bfe61">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_CORE_THERM2_CTL is defined as MSR_THERM2_CTL in SDM. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c048fdeadf06364e9318d2cbb3390051.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_525332e2e2b2ed96fb8f8316b580bf1e.html">Include</a></li><li class="navelem"><a class="el" href="dir_4926bea4d687c1b7ad5cb654162a97f8.html">Register</a></li><li class="navelem"><a class="el" href="dir_604a5b88e314d275dbc7aa59af9d0dd7.html">Intel</a></li><li class="navelem"><a class="el" href="dir_f6ac9f15c3cc694be683fac191e80c35.html">Msr</a></li><li class="navelem"><a class="el" href="_core_msr_8h.html">CoreMsr.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 02:59:37 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
