

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_add_constant_loop'
================================================================
* Date:           Mon Jun 26 10:21:37 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.417 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.250 us|  0.250 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_constant_loop  |        3|        3|         1|          1|          1|     3|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    113|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     28|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     262|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     262|    195|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_32_85_1_1_U41  |mux_32_85_1_1  |        0|   0|  0|  14|    0|
    |mux_32_85_1_1_U42  |mux_32_85_1_1  |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  28|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_174_p2     |         +|   0|  0|  10|           2|           1|
    |r_in_V_1_12_fu_212_p2  |         +|   0|  0|  93|          86|          86|
    |ap_condition_81        |       and|   0|  0|   2|           1|           1|
    |icmp_ln29_fu_168_p2    |      icmp|   0|  0|   8|           2|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 113|          91|          90|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    2|          4|
    |i_6_fu_54           |   9|          2|    2|          4|
    |r_in_V_1_10_fu_66   |   9|          2|   86|        172|
    |r_in_V_1_9_fu_62    |   9|          2|   86|        172|
    |r_in_V_1_fu_58      |   9|          2|   86|        172|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  54|         12|  263|        526|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |i_6_fu_54          |   2|   0|    2|          0|
    |r_in_V_1_10_fu_66  |  86|   0|   86|          0|
    |r_in_V_1_9_fu_62   |  86|   0|   86|          0|
    |r_in_V_1_fu_58     |  86|   0|   86|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 262|   0|  262|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop|  return value|
|r_in_V_2_113             |   in|   86|     ap_none|                               r_in_V_2_113|        scalar|
|r_in_V_1_19              |   in|   86|     ap_none|                                r_in_V_1_19|        scalar|
|r_in_V_0_15              |   in|   86|     ap_none|                                r_in_V_0_15|        scalar|
|r_in_V_0_1_1_reload      |   in|   85|     ap_none|                        r_in_V_0_1_1_reload|        scalar|
|r_in_V_1_1_1_reload      |   in|   85|     ap_none|                        r_in_V_1_1_1_reload|        scalar|
|r_in_V_2_1_1_reload      |   in|   85|     ap_none|                        r_in_V_2_1_1_reload|        scalar|
|cr_V_0_147_reload        |   in|   85|     ap_none|                          cr_V_0_147_reload|        scalar|
|cr_V_1_150_reload        |   in|   85|     ap_none|                          cr_V_1_150_reload|        scalar|
|cr_V_2_153_reload        |   in|   85|     ap_none|                          cr_V_2_153_reload|        scalar|
|r_in_V_2_214_out         |  out|   86|      ap_vld|                           r_in_V_2_214_out|       pointer|
|r_in_V_2_214_out_ap_vld  |  out|    1|      ap_vld|                           r_in_V_2_214_out|       pointer|
|r_in_V_1_210_out         |  out|   86|      ap_vld|                           r_in_V_1_210_out|       pointer|
|r_in_V_1_210_out_ap_vld  |  out|    1|      ap_vld|                           r_in_V_1_210_out|       pointer|
|r_in_V_0_26_out          |  out|   86|      ap_vld|                            r_in_V_0_26_out|       pointer|
|r_in_V_0_26_out_ap_vld   |  out|    1|      ap_vld|                            r_in_V_0_26_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+

