# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../exp.srcs/sources_1/ip/clk_wiz_0" \
"../../../../exp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../exp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../exp.srcs/sources_1/ip/ila/sim/ila.v" \
"../../../../exp.srcs/sources_1/ip/test_ROM_distributed/sim/test_ROM_distributed.v" \
"../../../../exp.srcs/sources_1/new/imem.v" \
"../../../../exp.srcs/sources_1/new/regfile.v" \
"../../../../exp.srcs/sources_1/new/arm.v" \
"../../../../exp.srcs/sources_1/new/extend.v" \
"../../../../exp.srcs/sources_1/new/ROM_out.v" \
"../../../../exp.srcs/sources_1/new/if_zero.v" \
"../../../../exp.srcs/sources_1/new/shifter.v" \
"../../../../exp.srcs/sources_1/new/dmem.v" \
"../../../../exp.srcs/sources_1/new/adder.v" \
"../../../../exp.srcs/sources_1/new/top.v" \
"../../../../exp.srcs/sources_1/new/mux2.v" \
"../../../../exp.srcs/sources_1/new/datapath.v" \
"../../../../exp.srcs/sources_1/new/ROM.v" \
"../../../../exp.srcs/sources_1/new/flopenr.v" \
"../../../../exp.srcs/sources_1/new/alu.v" \
"../../../../exp.srcs/sources_1/new/controller.v" \
"../../../../exp.srcs/sources_1/new/conditional.v" \
"../../../../exp.srcs/sources_1/new/flopenrc.v" \
"../../../../exp.srcs/sources_1/new/eqcmp.v" \
"../../../../exp.srcs/sources_1/new/main_test_pipeline.v" \
"../../../../exp.srcs/sources_1/new/mux3.v" \
"../../../../exp.srcs/sources_1/new/floprc.v" \
"../../../../exp.srcs/sources_1/new/hazard.v" \
"../../../../exp.srcs/sources_1/new/flopr.v" \
"../../../../exp.srcs/sources_1/ip/ROM_output/sim/ROM_output.v" \
"../../../../exp.srcs/sources_1/ip/verify_RAM/sim/verify_RAM.v" \
"../../../../exp.srcs/sim_1/new/pipelinetb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
