<?xml version="1.0" encoding="UTF-8"?>
<module id="DDR2" HW_revision="" XML_version="1" description="This module provides an interface between the DSP and JESD79D-2A standard compliant DDR2 SDRAM devices.">
   <register id="MIDR" acronym="MIDR" offset="0x00" width="32" description="This register reflects the latest changes made to the memory controller.">
      <bitfield id="_RESV" width="2" begin="31" end="30" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="MOD_ID" width="14" begin="29" end="16" resetval="49" description="Module ID bits." range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="MJ_REV" width="8" begin="15" end="8" resetval="3" description="Major Revision" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="MN_REV" width="8" begin="7" end="0" resetval="15" description="Minor Revision" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="DMCSTAT" acronym="DMCSTAT" offset="0x04" width="32" description="This register reflects the status of the DDR2 Memory Controller.">
      <bitfield id="BE" width="1" begin="31" end="31" resetval="0" description="Big endian bit. Reflects whether the DDR2 Memory Controller is configured for big or little endian mode." range="" rwaccess="R">
         
         
         <bitenum id="B_ENDIAN" value="1" token="B_ENDIAN" description="DDR2 Memory Controller is configured for big endian mode." />
         <bitenum id="L_ENDIAN" value="0" token="L_ENDIAN" description="DDR2 Memory Controller is configured for little endian mode." />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="30" end="30" resetval="1" description="Reserved. The reserved bit location is always read as 1. A value written to this field has no effect." range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="14" begin="29" end="16" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="13" begin="15" end="3" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="IFRDY" width="1" begin="2" end="2" resetval="0" description="DDR2 memory controller interface logic ready bit. The interface logic controls the signals used to communicate with  DDR2 SDRAM devices. This bit displays the status of the interface logic." range="" rwaccess="R">
         
         <bitenum id="NOTREADY" value="0" token="NOTREADY" description="Interface logic is not ready; either powered down, in reset, or not locked." />
         <bitenum id="READY" value="1" token="READY" description="Interface logic is powered up, locked, and ready for operation." />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="1" end="0" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="SDCFG" acronym="SDCFG" offset="0x08" width="32" description="This register is used to configure the DDR2 Memory Controller access parameters.">
      <bitfield id="_RESV" width="8" begin="31" end="24" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="8" begin="23" end="16" resetval="83" description="Reserved. Writes to this register must keep these bits at their default value." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="TIMING_UNLCK" width="1" begin="15" end="15" resetval="0" description="Timing unlock bit. Controls the write permission settings for the SDRAM Timing Register (SDTIM1) and SDRAM Timing Register 2 (SDTIM2). A write to this bit will cause the DDR2 Memory Controller to start the SDRAM initialization sequence." range="" rwaccess="RW">
         
         <bitenum id="CLEAR" value="0" token="CLEAR" description="Register fields in the SDTIM1 and SDTIM2 registers may not be changed." />
         <bitenum id="SET" value="1" token="SET" description="Register fields in the SDTIM1 and SDTIM2 registers may be changed." />
      </bitfield>
      <bitfield id="NM" width="1" begin="14" end="14" resetval="0" description="DDR2 SDRAM data bus width bit. A write to this bit will cause the DDR2 Memory Controller to start the SDRAM initialization sequence." range="" rwaccess="RW">
         
         <bitenum id="32BIT" value="0" token="32BIT" description="32-bit bus width." />
         <bitenum id="16BIT" value="1" token="16BIT" description="16-bit bus width." />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="13" end="12" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="CL" width="3" begin="11" end="9" resetval="5" description="CAS latency bits. The value of this field defines the CAS latency, to be used when accessing connected SDRAM devices. A write to this field will cause the DDR2 Memory Controller to start the SDRAM initialization sequence. This field is writeable only when the TIMING_UNLCK bit is unlocked. Values 0, 1, 6, and 7 are reserved for this field." range="" rwaccess="RW">
         
         <bitenum id="TWO" value="2" token="TWO" description="CAS Latency = 2" />
         <bitenum id="THREE" value="3" token="THREE" description="CAS Latency = 3" />
         <bitenum id="FOUR" value="4" token="FOUR" description="CAS Latency = 4" />
         <bitenum id="FIVE" value="5" token="FIVE" description="CAS Latency = 5" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="8" end="7" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="IBANK" width="3" begin="6" end="4" resetval="2" description="Internal SDRAM bank setup bits. Defines number of banks inside connected SDRAM devices. A write to this bit will cause the DDR2 Memory Controller to start the SDRAM initialization sequence. Values 4-7 are reserved for this field." range="" rwaccess="RW">
         
         <bitenum id="ONE" value="0" token="ONE" description="One bank SDRAM devices" />
         <bitenum id="TWO" value="1" token="TWO" description="Two banks SDRAM devices" />
         <bitenum id="FOUR" value="2" token="FOUR" description="Four banks SDRAM devices" />
         <bitenum id="EIGHT" value="3" token="EIGHT" description="Eight banks SDRAM devices" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="PAGESIZE" width="3" begin="2" end="0" resetval="0" description="Page size bits. Defines the internal page size of the external DDR2 memory. A write to this bit will cause the DDR2 Memory Controller to start the SDRAM initialization sequence. Values 0, 1, 6, and 7 are reserved for this field. Values 4-7 are reserved for this field." range="" rwaccess="RW">
         
         <bitenum id="256W_PAGE" value="0" token="256W_PAGE" description="256-word page requiring 8 column address bits." />
         <bitenum id="512W_PAGE" value="1" token="512W_PAGE" description="512-word page requiring 9 column address bits." />
         <bitenum id="1024W_PAGE" value="2" token="1024W_PAGE" description="1024-word page requiring 10 column address bits." />
         <bitenum id="2048W_PAGE" value="3" token="2048W_PAGE" description="2048-word page requiring 11 column address bits." />
      </bitfield>
   </register>
   <register id="SDRFC" acronym="SDRFC" offset="0x000C" width="32" description="This register controls the SDRAM refreshing timing.">
      <bitfield id="SR" width="1" begin="31" end="31" resetval="0" description="Self-refresh bit. Writing a 1 to this bit will cause connected SDRAM devices to be place into Self Refresh mode and the DDR2 Memory Controller to enter the Self Refresh state." range="" rwaccess="RW">
         
         <bitenum id="EXIT" value="0" token="EXIT" description="Exit self-refresh mode." />
         <bitenum id="ENTER" value="1" token="ENTER" description="Enter self-refresh mode." />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="30" end="30" resetval="0" description="Reserved. Writes to this register must keep this field at its default value." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="14" begin="29" end="16" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="REFRESH_RATE" width="16" begin="15" end="0" resetval="1875" description="Refresh rate bits. The value in this field is used to define the rate at which connected SDRAM devices will be refreshed as follows:  SDRAM refresh rate = DDR2CLKOUT clock rate / REFRESH_RATE  Writing a value less than 0x0100 to this field will cause it to be loaded with 2 * T_RFC value from the SDRAM Timing 1 Register." range="" rwaccess="RW">
         
         
         
         
         
      </bitfield>
   </register>
   <register id="SDTIM1" acronym="SDTIM1" offset="0x0010" width="32" description="Configures the timing parameters for SDRAM accesses.">
      <bitfield id="T_RFC" width="7" begin="31" end="25" resetval="63" description="These bits specify the minimum number of DDR2CLKOUT cycles from a refresh or load mode command to a refresh or activate command, minus one.  The value for these bits can be derived from the trfc AC timing parameter in the DDR2 memory data sheet.  Calculate using this formula:  T_RFC = (trfc/DDR2CLKOUT) - 1" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="T_RP" width="3" begin="24" end="22" resetval="7" description="These bits specify the minimum number of DDR2CLKOUT cycles from a precharge command to a refresh or activate command, minus 1. The value for these bits can be derived from the trp AC timing parameter in the DDR2 memory data sheet. Calculate using the formula:  T_RP = (trp/DDR_CLKO) - 1." range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="T_RCD" width="3" begin="21" end="19" resetval="7" description="These bits specify the minimum number of DDR2CLKOUT cycles from an activate command to a read or write command, minus 1. The value for these bits can be derived from the trcd AC timing parameter in the DDR2 memory data sheet. Calculate using the formula:  T_RCD = (trcd/DDR2CLKOUT) - 1" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="T_WR" width="3" begin="18" end="16" resetval="7" description="These bits specify the minimum number of DDR2CLKOUT cycles from the last write transfer to a precharge command, minus 1. The value for these bits can be derived from the twr AC timing parameter in the DDR2 memory data sheet. Calculate using the formula:  T_WR = (twr/DDR2CLKOUT) - 1  The SDRAM initialization sequence will be started when the value of this field is changed from the previous value and the DDR2_ENABLE in SDCFG is equal to 1." range="" rwaccess="RW">
         
         
         
         
         
      </bitfield>
      <bitfield id="T_RAS" width="5" begin="15" end="11" resetval="31" description="These bits specify the minimum number of DDR2CLKOUT cycles from an activate command to a precharge command, minus 1. The value for these bits can be derived from the tras AC timing parameter in the DDR2 memory data sheet. Calculate using this formula:  T_RAS = (tras/DDR2CLKOUT) - 1  T_RAS must be greater than or equal to T_RCD." range="" rwaccess="RW">
         
         
         
         
         
      </bitfield>
      <bitfield id="T_RC" width="5" begin="10" end="6" resetval="31" description="These bits specify the minimum number of DDR2CLKOUT cycles from an activate command to an activate command, minus 1. The value for these bits can be derived from the trc AC timing parameter in the DDR2 memory data sheet. Calculate using this formula:  T_RC = (trc/DDR2CLKOUT) - 1" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="T_RRD" width="3" begin="5" end="3" resetval="7" description="These bits specify the minimum number of DDR2CLKOUT cycles from an activate command to an activate command in a different bank, minus 1. The value for these bits can be derived from the trrd AC timing parameter in the DDR2 memory data sheet. Calculate using this formula:  T_RRD = (trrd/DDR2CLKOUT) - 1  When connecting to an 8-bank DDR2 SDRAM, this field must be equal to:  T_RRD = ( (4*trdd + 2*tck) / (4*tck)   ) - 1" range="" rwaccess="RW">
         
         
         
         
         
         
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="2" end="2" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="T_WTR" width="2" begin="1" end="0" resetval="3" description="These bits specify the minimum number of DDR2CLKOUT cycles from the last write to a read command, minus 1. The value for these bits can be derived from the twtr AC timing parameter in the DDR2 memory data sheet. Calculate using this formula:  T_WTR = (twtr/DDR2CLKOUT) - 1" range="" rwaccess="RW">
         
         
         
      </bitfield>
   </register>
   <register id="SDTIM2" acronym="SDTIM2" offset="0x0014" width="32" description="Configures the timing parameters for SDRAM accesses.">
      <bitfield id="_RESV" width="7" begin="31" end="25" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="T_ODT" width="2" begin="24" end="23" resetval="3" description="These bits specify the number of DDR2CLKOUT cycles from ODT enable to write data driven for DDR2 SDRAM.  T_ODT must be less than the CAS latency minus one.  Calculate using this formula:  T_ODT = CAS latency - taond - 1" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="T_SXNR" width="7" begin="22" end="16" resetval="127" description="These bits specify the minimum number of DDR2CLKOUT cycles from a self-refresh exit to any other command except a read command, minus 1. The value for these bits can be derived from the txsnr AC timing parameter in the DDR2 data sheet. Calculate using this formula:  T_XSNR = (trtp/DDR2CLKOUT) - 1" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="T_SXRD" width="8" begin="15" end="8" resetval="255" description="These bits specify the minimum number of DDR2CLKOUT cycles from a self-refresh exit to a read command, minus 1. The value for these bits can be derived from the txsrd AC timing parameter in the DDR2 data sheet. Calculate using this formula:  T_XSRD = txsrd - 1" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="T_RTP" width="3" begin="7" end="5" resetval="7" description="These bits specify the minimum number of DDR2CLKOUT cycles from a last read command to a precharge command, minus 1. The value for these bits can be derived from the trtp AC timing parameter in the DDR2 data sheet. Calculate using this formula:  T_RTP = (trtp/DDR2CLKOUT) - 1" range="" rwaccess="RW">
         
         
         
      </bitfield>
      <bitfield id="T_CKE" width="5" begin="4" end="0" resetval="31" description="These bits specify the minimum number of DDR2CLKOUT cycles between transitions on the DSDCKE pin, minus 1. The value for these bits can be derived from the tcke AC timing parameter in the DDR2 data sheet. Calculate using this formula:  T_CKE = tcke - 1" range="" rwaccess="RW">
         
         
         
      </bitfield>
   </register>
   <register id="BPRIO" acronym="BPRIO" offset="0x0020" width="32" description="Used to temporarily raise the priority of old commands.">
      <bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PRIO_RAISE" width="8" begin="7" end="0" resetval="255" description="Priority raise old counter bits. These bits specify the number of memory transfers after which the DDR2 port will elevate the priority of the oldest command in the command FIFO." range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="DMCCTL" acronym="DMCCTL" offset="0x00E4" width="32" description="Configures the DDR2 Memory Controller.">
      <bitfield id="_RESV" width="16" begin="31" end="16" resetval="20480" description="Reserved. Writes to this register must keep this field at its default value." range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="10" begin="15" end="6" resetval="400" description="Reserved. Writes to this register must keep this field at its default value." range="" rwaccess="">
         
      </bitfield>
      <bitfield id="IFRESET" width="1" begin="5" end="5" resetval="1" description="DDR2 memory controller interface logic reset. The interface logic controls the signals used to communicate with  DDR2 SDRAM devices. This bit resets the interface logic. The status of this interface logic is shown on the DDR2 memory controller status register." range="" rwaccess="RW">
         
         <bitenum id="RELEASE" value="0" token="RELEASE" description="Release reset." />
         <bitenum id="ASSERT" value="1" token="ASSERT" description="Assert reset." />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="4" end="4" resetval="0" description="Reserved. Writes to this register must keep this field at its default value." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="RL" width="3" begin="2" end="0" resetval="7" description="Read latency bits. These bits must be set equal to the CAS latency plus the round trip board delay for data minus 1, in DDR2CLKOUT cycles. The maximum supported value for RL is CAS latency plus 3. The minimum supported value for RL is CAS latency plus 1." range="" rwaccess="RW">
         
      </bitfield>
   </register>
</module>
