<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset="utf-8" />

<title>TriCore TC1798 (GPTA0)</title>
<style type="text/css">
.url { text-decoration:none; }
td   { vertical-align:top; }
</style>
</head>
<body>

<a name="top">&nbsp;</a>

<h2>GPTA0</h2>

<h2><tt>#include &lt;tc1798/gpta0.h&gt;</tt></h2>

<h3>&rarr;&nbsp;<a href="#c-types">defined C types</a></h3>


<h3>defined SFRs</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Register Name</b></td>
<td><b>Description</b></td>
<td><b>Address</b></td>
<td><b>Type</b></td>
<td><b>Reset</b></td>
<td><b>access (read)</b></td>
<td><b>access (write)</b></td>
</tr>

<tr>
<td><a class="url" href="#GPTA0_CLC">GPTA0_CLC</a></td>
<td>GPTA Clock Control Register</td>
<td>0xF0001800</td>
<td><a class="url" href="types/g.html#GPTA0_CLC_t">GPTA0_CLC_t</a></td>
<td>0x00000003</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DBGCTR">GPTA0_DBGCTR</a></td>
<td>GPTA Debug Clock Control Register</td>
<td>0xF0001804</td>
<td><a class="url" href="types/g.html#GPTA0_DBGCTR_t">GPTA0_DBGCTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_ID">GPTA0_ID</a></td>
<td>GPTA0 Identification Register</td>
<td>0xF0001808</td>
<td><a class="url" href="types/g.html#GPTAn_ID_t">GPTAn_ID_t</a></td>
<td>0x0029C0XX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_FDR">GPTA0_FDR</a></td>
<td>GPTA Fractional Divider Register</td>
<td>0xF000180C</td>
<td><a class="url" href="types/g.html#GPTA0_FDR_t">GPTA0_FDR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRSC0">GPTA0_SRSC0</a></td>
<td>GPTA0 Service Request State Clear Register 0</td>
<td>0xF0001810</td>
<td><a class="url" href="types/g.html#GPTAn_SRSC0_t">GPTAn_SRSC0_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRSS0">GPTA0_SRSS0</a></td>
<td>GPTA0 Service Request State Set Register 0</td>
<td>0xF0001814</td>
<td><a class="url" href="types/g.html#GPTAn_SRSS0_t">GPTAn_SRSS0_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRSC1">GPTA0_SRSC1</a></td>
<td>GPTA0 Service Request State Clear Register 1</td>
<td>0xF0001818</td>
<td><a class="url" href="types/g.html#GPTAn_SRSC1_t">GPTAn_SRSC1_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRSS1">GPTA0_SRSS1</a></td>
<td>GPTA0 Service Request State Set Register 1</td>
<td>0xF000181C</td>
<td><a class="url" href="types/g.html#GPTAn_SRSS1_t">GPTAn_SRSS1_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRSC2">GPTA0_SRSC2</a></td>
<td>GPTA0 Service Request State Clear Register 2</td>
<td>0xF0001820</td>
<td><a class="url" href="types/g.html#GPTAn_SRSCm_t">GPTAn_SRSCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRSS2">GPTA0_SRSS2</a></td>
<td>GPTA0 Service Request State Set Register 2</td>
<td>0xF0001824</td>
<td><a class="url" href="types/g.html#GPTAn_SRSSm_t">GPTAn_SRSSm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRSC3">GPTA0_SRSC3</a></td>
<td>GPTA0 Service Request State Clear Register 3</td>
<td>0xF0001828</td>
<td><a class="url" href="types/g.html#GPTAn_SRSCm_t">GPTAn_SRSCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRSS3">GPTA0_SRSS3</a></td>
<td>GPTA0 Service Request State Set Register 3</td>
<td>0xF000182C</td>
<td><a class="url" href="types/g.html#GPTAn_SRSSm_t">GPTAn_SRSSm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRNR">GPTA0_SRNR</a></td>
<td>GPTA0 Service Request Node Redirection Register</td>
<td>0xF0001830</td>
<td><a class="url" href="types/g.html#GPTAn_SRNR_t">GPTAn_SRNR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_MRACTL">GPTA0_MRACTL</a></td>
<td>GPTA0 Multiplexer Register Array Control Register</td>
<td>0xF0001838</td>
<td><a class="url" href="types/g.html#GPTAn_MRACTL_t">GPTAn_MRACTL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_MRADIN">GPTA0_MRADIN</a></td>
<td>GPTA0 Multiplexer Register Array Data In Register</td>
<td>0xF000183C</td>
<td><a class="url" href="types/g.html#GPTAn_MRADIN_t">GPTAn_MRADIN_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_MRADOUT">GPTA0_MRADOUT</a></td>
<td>GPTA0 Multiplexer Register Array Data Out Register</td>
<td>0xF0001840</td>
<td><a class="url" href="types/g.html#GPTAn_MRADOUT_t">GPTAn_MRADOUT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_FPCSTAT">GPTA0_FPCSTAT</a></td>
<td>GPTA0 Filter and Prescaler Cell Status Register</td>
<td>0xF0001844</td>
<td><a class="url" href="types/g.html#GPTAn_FPCSTAT_t">GPTAn_FPCSTAT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_FPCCTR0">GPTA0_FPCCTR0</a></td>
<td>GPTA0 Filter and Prescaler Cell Control Register 0</td>
<td>0xF0001848</td>
<td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_FPCTIM0">GPTA0_FPCTIM0</a></td>
<td>GPTA0 Filter and Prescaler Cell Timer Register 0</td>
<td>0xF000184C</td>
<td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_FPCCTR1">GPTA0_FPCCTR1</a></td>
<td>GPTA0 Filter and Prescaler Cell Control Register 1</td>
<td>0xF0001850</td>
<td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_FPCTIM1">GPTA0_FPCTIM1</a></td>
<td>GPTA0 Filter and Prescaler Cell Timer Register 1</td>
<td>0xF0001854</td>
<td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_FPCCTR2">GPTA0_FPCCTR2</a></td>
<td>GPTA0 Filter and Prescaler Cell Control Register 2</td>
<td>0xF0001858</td>
<td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_FPCTIM2">GPTA0_FPCTIM2</a></td>
<td>GPTA0 Filter and Prescaler Cell Timer Register 2</td>
<td>0xF000185C</td>
<td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_FPCCTR3">GPTA0_FPCCTR3</a></td>
<td>GPTA0 Filter and Prescaler Cell Control Register 3</td>
<td>0xF0001860</td>
<td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_FPCTIM3">GPTA0_FPCTIM3</a></td>
<td>GPTA0 Filter and Prescaler Cell Timer Register 3</td>
<td>0xF0001864</td>
<td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_FPCCTR4">GPTA0_FPCCTR4</a></td>
<td>GPTA0 Filter and Prescaler Cell Control Register 4</td>
<td>0xF0001868</td>
<td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_FPCTIM4">GPTA0_FPCTIM4</a></td>
<td>GPTA0 Filter and Prescaler Cell Timer Register 4</td>
<td>0xF000186C</td>
<td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_FPCCTR5">GPTA0_FPCCTR5</a></td>
<td>GPTA0 Filter and Prescaler Cell Control Register 5</td>
<td>0xF0001870</td>
<td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_FPCTIM5">GPTA0_FPCTIM5</a></td>
<td>GPTA0 Filter and Prescaler Cell Timer Register 5</td>
<td>0xF0001874</td>
<td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_PDLCTR">GPTA0_PDLCTR</a></td>
<td>GPTA0 Phase Discrimination Logic Control Register</td>
<td>0xF0001878</td>
<td><a class="url" href="types/g.html#GPTAn_PDLCTR_t">GPTAn_PDLCTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DCMCTR0">GPTA0_DCMCTR0</a></td>
<td>GPTA0 Duty Cycle Measurement Control Register 0</td>
<td>0xF0001880</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DCMTIM0">GPTA0_DCMTIM0</a></td>
<td>GPTA0 Duty Cycle Measurement Timer Register 0</td>
<td>0xF0001884</td>
<td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DCMCAV0">GPTA0_DCMCAV0</a></td>
<td>GPTA0 Duty Cycle Measurement Capture Register 0</td>
<td>0xF0001888</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DCMCOV0">GPTA0_DCMCOV0</a></td>
<td>GPTA0 Duty Cycle Measurement Capture/Compare Register 0</td>
<td>0xF000188C</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DCMCTR1">GPTA0_DCMCTR1</a></td>
<td>GPTA0 Duty Cycle Measurement Control Register 1</td>
<td>0xF0001890</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DCMTIM1">GPTA0_DCMTIM1</a></td>
<td>GPTA0 Duty Cycle Measurement Timer Register 1</td>
<td>0xF0001894</td>
<td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DCMCAV1">GPTA0_DCMCAV1</a></td>
<td>GPTA0 Duty Cycle Measurement Capture Register 1</td>
<td>0xF0001898</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DCMCOV1">GPTA0_DCMCOV1</a></td>
<td>GPTA0 Duty Cycle Measurement Capture/Compare Register 1</td>
<td>0xF000189C</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DCMCTR2">GPTA0_DCMCTR2</a></td>
<td>GPTA0 Duty Cycle Measurement Control Register 2</td>
<td>0xF00018A0</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DCMTIM2">GPTA0_DCMTIM2</a></td>
<td>GPTA0 Duty Cycle Measurement Timer Register 2</td>
<td>0xF00018A4</td>
<td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DCMCAV2">GPTA0_DCMCAV2</a></td>
<td>GPTA0 Duty Cycle Measurement Capture Register 2</td>
<td>0xF00018A8</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DCMCOV2">GPTA0_DCMCOV2</a></td>
<td>GPTA0 Duty Cycle Measurement Capture/Compare Register 2</td>
<td>0xF00018AC</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DCMCTR3">GPTA0_DCMCTR3</a></td>
<td>GPTA0 Duty Cycle Measurement Control Register 3</td>
<td>0xF00018B0</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DCMTIM3">GPTA0_DCMTIM3</a></td>
<td>GPTA0 Duty Cycle Measurement Timer Register 3</td>
<td>0xF00018B4</td>
<td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DCMCAV3">GPTA0_DCMCAV3</a></td>
<td>GPTA0 Duty Cycle Measurement Capture Register 3</td>
<td>0xF00018B8</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_DCMCOV3">GPTA0_DCMCOV3</a></td>
<td>GPTA0 Duty Cycle Measurement Capture/Compare Register 3</td>
<td>0xF00018BC</td>
<td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_PLLCTR">GPTA0_PLLCTR</a></td>
<td>GPTA0 Phase Locked Loop Control Register</td>
<td>0xF00018C0</td>
<td><a class="url" href="types/g.html#GPTAn_PLLCTR_t">GPTAn_PLLCTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_PLLMTI">GPTA0_PLLMTI</a></td>
<td>GPTA0 Phase Locked Loop Microtick Register</td>
<td>0xF00018C4</td>
<td><a class="url" href="types/g.html#GPTAn_PLLMTI_t">GPTAn_PLLMTI_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_PLLCNT">GPTA0_PLLCNT</a></td>
<td>GPTA0 Phase Locked Loop Counter Register</td>
<td>0xF00018C8</td>
<td><a class="url" href="types/g.html#GPTAn_PLLCNT_t">GPTAn_PLLCNT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_PLLSTP">GPTA0_PLLSTP</a></td>
<td>GPTA0 Phase Locked Loop Step Register</td>
<td>0xF00018CC</td>
<td><a class="url" href="types/g.html#GPTAn_PLLSTP_t">GPTAn_PLLSTP_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_PLLREV">GPTA0_PLLREV</a></td>
<td>GPTA0 Phase Locked Loop Reload Register</td>
<td>0xF00018D0</td>
<td><a class="url" href="types/g.html#GPTAn_PLLREV_t">GPTAn_PLLREV_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_PLLDTR">GPTA0_PLLDTR</a></td>
<td>GPTA0 Phase Locked Loop Delta Register</td>
<td>0xF00018D4</td>
<td><a class="url" href="types/g.html#GPTAn_PLLDTR_t">GPTAn_PLLDTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_CKBCTR">GPTA0_CKBCTR</a></td>
<td>GPTA0 Clock Bus Control Register</td>
<td>0xF00018D8</td>
<td><a class="url" href="types/g.html#GPTAn_CKBCTR_t">GPTAn_CKBCTR_t</a></td>
<td>0x0000FFFF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCTR0">GPTA0_GTCTR0</a></td>
<td>GPTA0 Global Timer Control Register 0</td>
<td>0xF00018E0</td>
<td><a class="url" href="types/g.html#GPTAn_GTCTRm_t">GPTAn_GTCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTREV0">GPTA0_GTREV0</a></td>
<td>GPTA0 Global Timer Reload Value Register 0</td>
<td>0xF00018E4</td>
<td><a class="url" href="types/g.html#GPTAn_GTREVm_t">GPTAn_GTREVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTTIM0">GPTA0_GTTIM0</a></td>
<td>GPTA0 Global Timer Register 0</td>
<td>0xF00018E8</td>
<td><a class="url" href="types/g.html#GPTAn_GTTIMm_t">GPTAn_GTTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCTR1">GPTA0_GTCTR1</a></td>
<td>GPTA0 Global Timer Control Register 1</td>
<td>0xF00018F0</td>
<td><a class="url" href="types/g.html#GPTAn_GTCTRm_t">GPTAn_GTCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTREV1">GPTA0_GTREV1</a></td>
<td>GPTA0 Global Timer Reload Value Register 1</td>
<td>0xF00018F4</td>
<td><a class="url" href="types/g.html#GPTAn_GTREVm_t">GPTAn_GTREVm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTTIM1">GPTA0_GTTIM1</a></td>
<td>GPTA0 Global Timer Register 1</td>
<td>0xF00018F8</td>
<td><a class="url" href="types/g.html#GPTAn_GTTIMm_t">GPTAn_GTTIMm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR00">GPTA0_GTCCTR00</a></td>
<td>GPTA0 Global Timer Cell Control Register 00</td>
<td>0xF0001900</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR00">GPTA0_GTCXR00</a></td>
<td>GPTA0 Global Timer Cell X Register 00</td>
<td>0xF0001904</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR01">GPTA0_GTCCTR01</a></td>
<td>GPTA0 Global Timer Cell Control Register 01</td>
<td>0xF0001908</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR01">GPTA0_GTCXR01</a></td>
<td>GPTA0 Global Timer Cell X Register 01</td>
<td>0xF000190C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR02">GPTA0_GTCCTR02</a></td>
<td>GPTA0 Global Timer Cell Control Register 02</td>
<td>0xF0001910</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR02">GPTA0_GTCXR02</a></td>
<td>GPTA0 Global Timer Cell X Register 02</td>
<td>0xF0001914</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR03">GPTA0_GTCCTR03</a></td>
<td>GPTA0 Global Timer Cell Control Register 03</td>
<td>0xF0001918</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR03">GPTA0_GTCXR03</a></td>
<td>GPTA0 Global Timer Cell X Register 03</td>
<td>0xF000191C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR04">GPTA0_GTCCTR04</a></td>
<td>GPTA0 Global Timer Cell Control Register 04</td>
<td>0xF0001920</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR04">GPTA0_GTCXR04</a></td>
<td>GPTA0 Global Timer Cell X Register 04</td>
<td>0xF0001924</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR05">GPTA0_GTCCTR05</a></td>
<td>GPTA0 Global Timer Cell Control Register 05</td>
<td>0xF0001928</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR05">GPTA0_GTCXR05</a></td>
<td>GPTA0 Global Timer Cell X Register 05</td>
<td>0xF000192C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR06">GPTA0_GTCCTR06</a></td>
<td>GPTA0 Global Timer Cell Control Register 06</td>
<td>0xF0001930</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR06">GPTA0_GTCXR06</a></td>
<td>GPTA0 Global Timer Cell X Register 06</td>
<td>0xF0001934</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR07">GPTA0_GTCCTR07</a></td>
<td>GPTA0 Global Timer Cell Control Register 07</td>
<td>0xF0001938</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR07">GPTA0_GTCXR07</a></td>
<td>GPTA0 Global Timer Cell X Register 07</td>
<td>0xF000193C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR08">GPTA0_GTCCTR08</a></td>
<td>GPTA0 Global Timer Cell Control Register 08</td>
<td>0xF0001940</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR08">GPTA0_GTCXR08</a></td>
<td>GPTA0 Global Timer Cell X Register 08</td>
<td>0xF0001944</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR09">GPTA0_GTCCTR09</a></td>
<td>GPTA0 Global Timer Cell Control Register 09</td>
<td>0xF0001948</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR09">GPTA0_GTCXR09</a></td>
<td>GPTA0 Global Timer Cell X Register 09</td>
<td>0xF000194C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR10">GPTA0_GTCCTR10</a></td>
<td>GPTA0 Global Timer Cell Control Register 10</td>
<td>0xF0001950</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR10">GPTA0_GTCXR10</a></td>
<td>GPTA0 Global Timer Cell X Register 10</td>
<td>0xF0001954</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR11">GPTA0_GTCCTR11</a></td>
<td>GPTA0 Global Timer Cell Control Register 11</td>
<td>0xF0001958</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR11">GPTA0_GTCXR11</a></td>
<td>GPTA0 Global Timer Cell X Register 11</td>
<td>0xF000195C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR12">GPTA0_GTCCTR12</a></td>
<td>GPTA0 Global Timer Cell Control Register 12</td>
<td>0xF0001960</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR12">GPTA0_GTCXR12</a></td>
<td>GPTA0 Global Timer Cell X Register 12</td>
<td>0xF0001964</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR13">GPTA0_GTCCTR13</a></td>
<td>GPTA0 Global Timer Cell Control Register 13</td>
<td>0xF0001968</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR13">GPTA0_GTCXR13</a></td>
<td>GPTA0 Global Timer Cell X Register 13</td>
<td>0xF000196C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR14">GPTA0_GTCCTR14</a></td>
<td>GPTA0 Global Timer Cell Control Register 14</td>
<td>0xF0001970</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR14">GPTA0_GTCXR14</a></td>
<td>GPTA0 Global Timer Cell X Register 14</td>
<td>0xF0001974</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR15">GPTA0_GTCCTR15</a></td>
<td>GPTA0 Global Timer Cell Control Register 15</td>
<td>0xF0001978</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR15">GPTA0_GTCXR15</a></td>
<td>GPTA0 Global Timer Cell X Register 15</td>
<td>0xF000197C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR16">GPTA0_GTCCTR16</a></td>
<td>GPTA0 Global Timer Cell Control Register 16</td>
<td>0xF0001980</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR16">GPTA0_GTCXR16</a></td>
<td>GPTA0 Global Timer Cell X Register 16</td>
<td>0xF0001984</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR17">GPTA0_GTCCTR17</a></td>
<td>GPTA0 Global Timer Cell Control Register 17</td>
<td>0xF0001988</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR17">GPTA0_GTCXR17</a></td>
<td>GPTA0 Global Timer Cell X Register 17</td>
<td>0xF000198C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR18">GPTA0_GTCCTR18</a></td>
<td>GPTA0 Global Timer Cell Control Register 18</td>
<td>0xF0001990</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR18">GPTA0_GTCXR18</a></td>
<td>GPTA0 Global Timer Cell X Register 18</td>
<td>0xF0001994</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR19">GPTA0_GTCCTR19</a></td>
<td>GPTA0 Global Timer Cell Control Register 19</td>
<td>0xF0001998</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR19">GPTA0_GTCXR19</a></td>
<td>GPTA0 Global Timer Cell X Register 19</td>
<td>0xF000199C</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR20">GPTA0_GTCCTR20</a></td>
<td>GPTA0 Global Timer Cell Control Register 20</td>
<td>0xF00019A0</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR20">GPTA0_GTCXR20</a></td>
<td>GPTA0 Global Timer Cell X Register 20</td>
<td>0xF00019A4</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR21">GPTA0_GTCCTR21</a></td>
<td>GPTA0 Global Timer Cell Control Register 21</td>
<td>0xF00019A8</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR21">GPTA0_GTCXR21</a></td>
<td>GPTA0 Global Timer Cell X Register 21</td>
<td>0xF00019AC</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR22">GPTA0_GTCCTR22</a></td>
<td>GPTA0 Global Timer Cell Control Register 22</td>
<td>0xF00019B0</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR22">GPTA0_GTCXR22</a></td>
<td>GPTA0 Global Timer Cell X Register 22</td>
<td>0xF00019B4</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR23">GPTA0_GTCCTR23</a></td>
<td>GPTA0 Global Timer Cell Control Register 23</td>
<td>0xF00019B8</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR23">GPTA0_GTCXR23</a></td>
<td>GPTA0 Global Timer Cell X Register 23</td>
<td>0xF00019BC</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR24">GPTA0_GTCCTR24</a></td>
<td>GPTA0 Global Timer Cell Control Register 24</td>
<td>0xF00019C0</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR24">GPTA0_GTCXR24</a></td>
<td>GPTA0 Global Timer Cell X Register 24</td>
<td>0xF00019C4</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR25">GPTA0_GTCCTR25</a></td>
<td>GPTA0 Global Timer Cell Control Register 25</td>
<td>0xF00019C8</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR25">GPTA0_GTCXR25</a></td>
<td>GPTA0 Global Timer Cell X Register 25</td>
<td>0xF00019CC</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR26">GPTA0_GTCCTR26</a></td>
<td>GPTA0 Global Timer Cell Control Register 26</td>
<td>0xF00019D0</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR26">GPTA0_GTCXR26</a></td>
<td>GPTA0 Global Timer Cell X Register 26</td>
<td>0xF00019D4</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR27">GPTA0_GTCCTR27</a></td>
<td>GPTA0 Global Timer Cell Control Register 27</td>
<td>0xF00019D8</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR27">GPTA0_GTCXR27</a></td>
<td>GPTA0 Global Timer Cell X Register 27</td>
<td>0xF00019DC</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR28">GPTA0_GTCCTR28</a></td>
<td>GPTA0 Global Timer Cell Control Register 28</td>
<td>0xF00019E0</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR28">GPTA0_GTCXR28</a></td>
<td>GPTA0 Global Timer Cell X Register 28</td>
<td>0xF00019E4</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR29">GPTA0_GTCCTR29</a></td>
<td>GPTA0 Global Timer Cell Control Register 29</td>
<td>0xF00019E8</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR29">GPTA0_GTCXR29</a></td>
<td>GPTA0 Global Timer Cell X Register 29</td>
<td>0xF00019EC</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR30">GPTA0_GTCCTR30</a></td>
<td>GPTA0 Global Timer Cell Control Register 30</td>
<td>0xF00019F0</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR30">GPTA0_GTCXR30</a></td>
<td>GPTA0 Global Timer Cell X Register 30</td>
<td>0xF00019F4</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCCTR31">GPTA0_GTCCTR31</a></td>
<td>GPTA0 Global Timer Cell Control Register 31</td>
<td>0xF00019F8</td>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_GTCXR31">GPTA0_GTCXR31</a></td>
<td>GPTA0 Global Timer Cell X Register 31</td>
<td>0xF00019FC</td>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR00">GPTA0_LTCCTR00</a></td>
<td>GPTA0 Local Timer Cell Control Register 00</td>
<td>0xF0001A00</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR00">GPTA0_LTCXR00</a></td>
<td>GPTA0 Local Timer Cell X Register 00</td>
<td>0xF0001A04</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR01">GPTA0_LTCCTR01</a></td>
<td>GPTA0 Local Timer Cell Control Register 01</td>
<td>0xF0001A08</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR01">GPTA0_LTCXR01</a></td>
<td>GPTA0 Local Timer Cell X Register 01</td>
<td>0xF0001A0C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR02">GPTA0_LTCCTR02</a></td>
<td>GPTA0 Local Timer Cell Control Register 02</td>
<td>0xF0001A10</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR02">GPTA0_LTCXR02</a></td>
<td>GPTA0 Local Timer Cell X Register 02</td>
<td>0xF0001A14</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR03">GPTA0_LTCCTR03</a></td>
<td>GPTA0 Local Timer Cell Control Register 03</td>
<td>0xF0001A18</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR03">GPTA0_LTCXR03</a></td>
<td>GPTA0 Local Timer Cell X Register 03</td>
<td>0xF0001A1C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR04">GPTA0_LTCCTR04</a></td>
<td>GPTA0 Local Timer Cell Control Register 04</td>
<td>0xF0001A20</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR04">GPTA0_LTCXR04</a></td>
<td>GPTA0 Local Timer Cell X Register 04</td>
<td>0xF0001A24</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR05">GPTA0_LTCCTR05</a></td>
<td>GPTA0 Local Timer Cell Control Register 05</td>
<td>0xF0001A28</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR05">GPTA0_LTCXR05</a></td>
<td>GPTA0 Local Timer Cell X Register 05</td>
<td>0xF0001A2C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR06">GPTA0_LTCCTR06</a></td>
<td>GPTA0 Local Timer Cell Control Register 06</td>
<td>0xF0001A30</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR06">GPTA0_LTCXR06</a></td>
<td>GPTA0 Local Timer Cell X Register 06</td>
<td>0xF0001A34</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR07">GPTA0_LTCCTR07</a></td>
<td>GPTA0 Local Timer Cell Control Register 07</td>
<td>0xF0001A38</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR07">GPTA0_LTCXR07</a></td>
<td>GPTA0 Local Timer Cell X Register 07</td>
<td>0xF0001A3C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR08">GPTA0_LTCCTR08</a></td>
<td>GPTA0 Local Timer Cell Control Register 08</td>
<td>0xF0001A40</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR08">GPTA0_LTCXR08</a></td>
<td>GPTA0 Local Timer Cell X Register 08</td>
<td>0xF0001A44</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR09">GPTA0_LTCCTR09</a></td>
<td>GPTA0 Local Timer Cell Control Register 09</td>
<td>0xF0001A48</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR09">GPTA0_LTCXR09</a></td>
<td>GPTA0 Local Timer Cell X Register 09</td>
<td>0xF0001A4C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR10">GPTA0_LTCCTR10</a></td>
<td>GPTA0 Local Timer Cell Control Register 10</td>
<td>0xF0001A50</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR10">GPTA0_LTCXR10</a></td>
<td>GPTA0 Local Timer Cell X Register 10</td>
<td>0xF0001A54</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR11">GPTA0_LTCCTR11</a></td>
<td>GPTA0 Local Timer Cell Control Register 11</td>
<td>0xF0001A58</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR11">GPTA0_LTCXR11</a></td>
<td>GPTA0 Local Timer Cell X Register 11</td>
<td>0xF0001A5C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR12">GPTA0_LTCCTR12</a></td>
<td>GPTA0 Local Timer Cell Control Register 12</td>
<td>0xF0001A60</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR12">GPTA0_LTCXR12</a></td>
<td>GPTA0 Local Timer Cell X Register 12</td>
<td>0xF0001A64</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR13">GPTA0_LTCCTR13</a></td>
<td>GPTA0 Local Timer Cell Control Register 13</td>
<td>0xF0001A68</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR13">GPTA0_LTCXR13</a></td>
<td>GPTA0 Local Timer Cell X Register 13</td>
<td>0xF0001A6C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR14">GPTA0_LTCCTR14</a></td>
<td>GPTA0 Local Timer Cell Control Register 14</td>
<td>0xF0001A70</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR14">GPTA0_LTCXR14</a></td>
<td>GPTA0 Local Timer Cell X Register 14</td>
<td>0xF0001A74</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR15">GPTA0_LTCCTR15</a></td>
<td>GPTA0 Local Timer Cell Control Register 15</td>
<td>0xF0001A78</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR15">GPTA0_LTCXR15</a></td>
<td>GPTA0 Local Timer Cell X Register 15</td>
<td>0xF0001A7C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR16">GPTA0_LTCCTR16</a></td>
<td>GPTA0 Local Timer Cell Control Register 16</td>
<td>0xF0001A80</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR16">GPTA0_LTCXR16</a></td>
<td>GPTA0 Local Timer Cell X Register 16</td>
<td>0xF0001A84</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR17">GPTA0_LTCCTR17</a></td>
<td>GPTA0 Local Timer Cell Control Register 17</td>
<td>0xF0001A88</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR17">GPTA0_LTCXR17</a></td>
<td>GPTA0 Local Timer Cell X Register 17</td>
<td>0xF0001A8C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR18">GPTA0_LTCCTR18</a></td>
<td>GPTA0 Local Timer Cell Control Register 18</td>
<td>0xF0001A90</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR18">GPTA0_LTCXR18</a></td>
<td>GPTA0 Local Timer Cell X Register 18</td>
<td>0xF0001A94</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR19">GPTA0_LTCCTR19</a></td>
<td>GPTA0 Local Timer Cell Control Register 19</td>
<td>0xF0001A98</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR19">GPTA0_LTCXR19</a></td>
<td>GPTA0 Local Timer Cell X Register 19</td>
<td>0xF0001A9C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR20">GPTA0_LTCCTR20</a></td>
<td>GPTA0 Local Timer Cell Control Register 20</td>
<td>0xF0001AA0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR20">GPTA0_LTCXR20</a></td>
<td>GPTA0 Local Timer Cell X Register 20</td>
<td>0xF0001AA4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR21">GPTA0_LTCCTR21</a></td>
<td>GPTA0 Local Timer Cell Control Register 21</td>
<td>0xF0001AA8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR21">GPTA0_LTCXR21</a></td>
<td>GPTA0 Local Timer Cell X Register 21</td>
<td>0xF0001AAC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR22">GPTA0_LTCCTR22</a></td>
<td>GPTA0 Local Timer Cell Control Register 22</td>
<td>0xF0001AB0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR22">GPTA0_LTCXR22</a></td>
<td>GPTA0 Local Timer Cell X Register 22</td>
<td>0xF0001AB4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR23">GPTA0_LTCCTR23</a></td>
<td>GPTA0 Local Timer Cell Control Register 23</td>
<td>0xF0001AB8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR23">GPTA0_LTCXR23</a></td>
<td>GPTA0 Local Timer Cell X Register 23</td>
<td>0xF0001ABC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR24">GPTA0_LTCCTR24</a></td>
<td>GPTA0 Local Timer Cell Control Register 24</td>
<td>0xF0001AC0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR24">GPTA0_LTCXR24</a></td>
<td>GPTA0 Local Timer Cell X Register 24</td>
<td>0xF0001AC4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR25">GPTA0_LTCCTR25</a></td>
<td>GPTA0 Local Timer Cell Control Register 25</td>
<td>0xF0001AC8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR25">GPTA0_LTCXR25</a></td>
<td>GPTA0 Local Timer Cell X Register 25</td>
<td>0xF0001ACC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR26">GPTA0_LTCCTR26</a></td>
<td>GPTA0 Local Timer Cell Control Register 26</td>
<td>0xF0001AD0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR26">GPTA0_LTCXR26</a></td>
<td>GPTA0 Local Timer Cell X Register 26</td>
<td>0xF0001AD4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR27">GPTA0_LTCCTR27</a></td>
<td>GPTA0 Local Timer Cell Control Register 27</td>
<td>0xF0001AD8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR27">GPTA0_LTCXR27</a></td>
<td>GPTA0 Local Timer Cell X Register 27</td>
<td>0xF0001ADC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR28">GPTA0_LTCCTR28</a></td>
<td>GPTA0 Local Timer Cell Control Register 28</td>
<td>0xF0001AE0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR28">GPTA0_LTCXR28</a></td>
<td>GPTA0 Local Timer Cell X Register 28</td>
<td>0xF0001AE4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR29">GPTA0_LTCCTR29</a></td>
<td>GPTA0 Local Timer Cell Control Register 29</td>
<td>0xF0001AE8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR29">GPTA0_LTCXR29</a></td>
<td>GPTA0 Local Timer Cell X Register 29</td>
<td>0xF0001AEC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR30">GPTA0_LTCCTR30</a></td>
<td>GPTA0 Local Timer Cell Control Register 30</td>
<td>0xF0001AF0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR30">GPTA0_LTCXR30</a></td>
<td>GPTA0 Local Timer Cell X Register 30</td>
<td>0xF0001AF4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR31">GPTA0_LTCCTR31</a></td>
<td>GPTA0 Local Timer Cell Control Register 31</td>
<td>0xF0001AF8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR31">GPTA0_LTCXR31</a></td>
<td>GPTA0 Local Timer Cell X Register 31</td>
<td>0xF0001AFC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR32">GPTA0_LTCCTR32</a></td>
<td>GPTA0 Local Timer Cell Control Register 32</td>
<td>0xF0001B00</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR32">GPTA0_LTCXR32</a></td>
<td>GPTA0 Local Timer Cell X Register 32</td>
<td>0xF0001B04</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR33">GPTA0_LTCCTR33</a></td>
<td>GPTA0 Local Timer Cell Control Register 33</td>
<td>0xF0001B08</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR33">GPTA0_LTCXR33</a></td>
<td>GPTA0 Local Timer Cell X Register 33</td>
<td>0xF0001B0C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR34">GPTA0_LTCCTR34</a></td>
<td>GPTA0 Local Timer Cell Control Register 34</td>
<td>0xF0001B10</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR34">GPTA0_LTCXR34</a></td>
<td>GPTA0 Local Timer Cell X Register 34</td>
<td>0xF0001B14</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR35">GPTA0_LTCCTR35</a></td>
<td>GPTA0 Local Timer Cell Control Register 35</td>
<td>0xF0001B18</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR35">GPTA0_LTCXR35</a></td>
<td>GPTA0 Local Timer Cell X Register 35</td>
<td>0xF0001B1C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR36">GPTA0_LTCCTR36</a></td>
<td>GPTA0 Local Timer Cell Control Register 36</td>
<td>0xF0001B20</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR36">GPTA0_LTCXR36</a></td>
<td>GPTA0 Local Timer Cell X Register 36</td>
<td>0xF0001B24</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR37">GPTA0_LTCCTR37</a></td>
<td>GPTA0 Local Timer Cell Control Register 37</td>
<td>0xF0001B28</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR37">GPTA0_LTCXR37</a></td>
<td>GPTA0 Local Timer Cell X Register 37</td>
<td>0xF0001B2C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR38">GPTA0_LTCCTR38</a></td>
<td>GPTA0 Local Timer Cell Control Register 38</td>
<td>0xF0001B30</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR38">GPTA0_LTCXR38</a></td>
<td>GPTA0 Local Timer Cell X Register 38</td>
<td>0xF0001B34</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR39">GPTA0_LTCCTR39</a></td>
<td>GPTA0 Local Timer Cell Control Register 39</td>
<td>0xF0001B38</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR39">GPTA0_LTCXR39</a></td>
<td>GPTA0 Local Timer Cell X Register 39</td>
<td>0xF0001B3C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR40">GPTA0_LTCCTR40</a></td>
<td>GPTA0 Local Timer Cell Control Register 40</td>
<td>0xF0001B40</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR40">GPTA0_LTCXR40</a></td>
<td>GPTA0 Local Timer Cell X Register 40</td>
<td>0xF0001B44</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR41">GPTA0_LTCCTR41</a></td>
<td>GPTA0 Local Timer Cell Control Register 41</td>
<td>0xF0001B48</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR41">GPTA0_LTCXR41</a></td>
<td>GPTA0 Local Timer Cell X Register 41</td>
<td>0xF0001B4C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR42">GPTA0_LTCCTR42</a></td>
<td>GPTA0 Local Timer Cell Control Register 42</td>
<td>0xF0001B50</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR42">GPTA0_LTCXR42</a></td>
<td>GPTA0 Local Timer Cell X Register 42</td>
<td>0xF0001B54</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR43">GPTA0_LTCCTR43</a></td>
<td>GPTA0 Local Timer Cell Control Register 43</td>
<td>0xF0001B58</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR43">GPTA0_LTCXR43</a></td>
<td>GPTA0 Local Timer Cell X Register 43</td>
<td>0xF0001B5C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR44">GPTA0_LTCCTR44</a></td>
<td>GPTA0 Local Timer Cell Control Register 44</td>
<td>0xF0001B60</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR44">GPTA0_LTCXR44</a></td>
<td>GPTA0 Local Timer Cell X Register 44</td>
<td>0xF0001B64</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR45">GPTA0_LTCCTR45</a></td>
<td>GPTA0 Local Timer Cell Control Register 45</td>
<td>0xF0001B68</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR45">GPTA0_LTCXR45</a></td>
<td>GPTA0 Local Timer Cell X Register 45</td>
<td>0xF0001B6C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR46">GPTA0_LTCCTR46</a></td>
<td>GPTA0 Local Timer Cell Control Register 46</td>
<td>0xF0001B70</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR46">GPTA0_LTCXR46</a></td>
<td>GPTA0 Local Timer Cell X Register 46</td>
<td>0xF0001B74</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR47">GPTA0_LTCCTR47</a></td>
<td>GPTA0 Local Timer Cell Control Register 47</td>
<td>0xF0001B78</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR47">GPTA0_LTCXR47</a></td>
<td>GPTA0 Local Timer Cell X Register 47</td>
<td>0xF0001B7C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR48">GPTA0_LTCCTR48</a></td>
<td>GPTA0 Local Timer Cell Control Register 48</td>
<td>0xF0001B80</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR48">GPTA0_LTCXR48</a></td>
<td>GPTA0 Local Timer Cell X Register 48</td>
<td>0xF0001B84</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR49">GPTA0_LTCCTR49</a></td>
<td>GPTA0 Local Timer Cell Control Register 49</td>
<td>0xF0001B88</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR49">GPTA0_LTCXR49</a></td>
<td>GPTA0 Local Timer Cell X Register 49</td>
<td>0xF0001B8C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR50">GPTA0_LTCCTR50</a></td>
<td>GPTA0 Local Timer Cell Control Register 50</td>
<td>0xF0001B90</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR50">GPTA0_LTCXR50</a></td>
<td>GPTA0 Local Timer Cell X Register 50</td>
<td>0xF0001B94</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR51">GPTA0_LTCCTR51</a></td>
<td>GPTA0 Local Timer Cell Control Register 51</td>
<td>0xF0001B98</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR51">GPTA0_LTCXR51</a></td>
<td>GPTA0 Local Timer Cell X Register 51</td>
<td>0xF0001B9C</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR52">GPTA0_LTCCTR52</a></td>
<td>GPTA0 Local Timer Cell Control Register 52</td>
<td>0xF0001BA0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR52">GPTA0_LTCXR52</a></td>
<td>GPTA0 Local Timer Cell X Register 52</td>
<td>0xF0001BA4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR53">GPTA0_LTCCTR53</a></td>
<td>GPTA0 Local Timer Cell Control Register 53</td>
<td>0xF0001BA8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR53">GPTA0_LTCXR53</a></td>
<td>GPTA0 Local Timer Cell X Register 53</td>
<td>0xF0001BAC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR54">GPTA0_LTCCTR54</a></td>
<td>GPTA0 Local Timer Cell Control Register 54</td>
<td>0xF0001BB0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR54">GPTA0_LTCXR54</a></td>
<td>GPTA0 Local Timer Cell X Register 54</td>
<td>0xF0001BB4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR55">GPTA0_LTCCTR55</a></td>
<td>GPTA0 Local Timer Cell Control Register 55</td>
<td>0xF0001BB8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR55">GPTA0_LTCXR55</a></td>
<td>GPTA0 Local Timer Cell X Register 55</td>
<td>0xF0001BBC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR56">GPTA0_LTCCTR56</a></td>
<td>GPTA0 Local Timer Cell Control Register 56</td>
<td>0xF0001BC0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR56">GPTA0_LTCXR56</a></td>
<td>GPTA0 Local Timer Cell X Register 56</td>
<td>0xF0001BC4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR57">GPTA0_LTCCTR57</a></td>
<td>GPTA0 Local Timer Cell Control Register 57</td>
<td>0xF0001BC8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR57">GPTA0_LTCXR57</a></td>
<td>GPTA0 Local Timer Cell X Register 57</td>
<td>0xF0001BCC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR58">GPTA0_LTCCTR58</a></td>
<td>GPTA0 Local Timer Cell Control Register 58</td>
<td>0xF0001BD0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR58">GPTA0_LTCXR58</a></td>
<td>GPTA0 Local Timer Cell X Register 58</td>
<td>0xF0001BD4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR59">GPTA0_LTCCTR59</a></td>
<td>GPTA0 Local Timer Cell Control Register 59</td>
<td>0xF0001BD8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR59">GPTA0_LTCXR59</a></td>
<td>GPTA0 Local Timer Cell X Register 59</td>
<td>0xF0001BDC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR60">GPTA0_LTCCTR60</a></td>
<td>GPTA0 Local Timer Cell Control Register 60</td>
<td>0xF0001BE0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR60">GPTA0_LTCXR60</a></td>
<td>GPTA0 Local Timer Cell X Register 60</td>
<td>0xF0001BE4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR61">GPTA0_LTCCTR61</a></td>
<td>GPTA0 Local Timer Cell Control Register 61</td>
<td>0xF0001BE8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR61">GPTA0_LTCXR61</a></td>
<td>GPTA0 Local Timer Cell X Register 61</td>
<td>0xF0001BEC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR62">GPTA0_LTCCTR62</a></td>
<td>GPTA0 Local Timer Cell Control Register 62</td>
<td>0xF0001BF0</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR62">GPTA0_LTCXR62</a></td>
<td>GPTA0 Local Timer Cell X Register 62</td>
<td>0xF0001BF4</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCCTR63">GPTA0_LTCCTR63</a></td>
<td>GPTA0 Local Timer Cell Control Register 63</td>
<td>0xF0001BF8</td>
<td><a class="url" href="types/g.html#GPTAn_LTCCTR63_t">GPTAn_LTCCTR63_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_LTCXR63">GPTA0_LTCXR63</a></td>
<td>GPTA0 Local Timer Cell X Register 63</td>
<td>0xF0001BFC</td>
<td><a class="url" href="types/g.html#GPTAn_LTCXR63_t">GPTAn_LTCXR63_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_EDCTR">GPTA0_EDCTR</a></td>
<td>GPTA Clock Enable/Disable Control Register</td>
<td>0xF0001C00</td>
<td><a class="url" href="types/g.html#GPTA0_EDCTR_t">GPTA0_EDCTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_MMXCTR00">GPTA0_MMXCTR00</a></td>
<td>GPTA-to-MSC Multiplexer Control Register 00</td>
<td>0xF0001F00</td>
<td><a class="url" href="types/g.html#GPTA0_MMXCTRm_t">GPTA0_MMXCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_MMXCTR01">GPTA0_MMXCTR01</a></td>
<td>GPTA-to-MSC Multiplexer Control Register 01</td>
<td>0xF0001F04</td>
<td><a class="url" href="types/g.html#GPTA0_MMXCTRm_t">GPTA0_MMXCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_MMXCTR10">GPTA0_MMXCTR10</a></td>
<td>GPTA-to-MSC Multiplexer Control Register 10</td>
<td>0xF0001F08</td>
<td><a class="url" href="types/g.html#GPTA0_MMXCTRm_t">GPTA0_MMXCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_MMXCTR11">GPTA0_MMXCTR11</a></td>
<td>GPTA-to-MSC Multiplexer Control Register 11</td>
<td>0xF0001F0C</td>
<td><a class="url" href="types/g.html#GPTA0_MMXCTR11_t">GPTA0_MMXCTR11_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC37">GPTA0_SRC37</a></td>
<td>GPTA0 Interrupt Service Request Control Register 37</td>
<td>0xF0001F68</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC36">GPTA0_SRC36</a></td>
<td>GPTA0 Interrupt Service Request Control Register 36</td>
<td>0xF0001F6C</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC35">GPTA0_SRC35</a></td>
<td>GPTA0 Interrupt Service Request Control Register 35</td>
<td>0xF0001F70</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC34">GPTA0_SRC34</a></td>
<td>GPTA0 Interrupt Service Request Control Register 34</td>
<td>0xF0001F74</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC33">GPTA0_SRC33</a></td>
<td>GPTA0 Interrupt Service Request Control Register 33</td>
<td>0xF0001F78</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC32">GPTA0_SRC32</a></td>
<td>GPTA0 Interrupt Service Request Control Register 32</td>
<td>0xF0001F7C</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC31">GPTA0_SRC31</a></td>
<td>GPTA0 Interrupt Service Request Control Register 31</td>
<td>0xF0001F80</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC30">GPTA0_SRC30</a></td>
<td>GPTA0 Interrupt Service Request Control Register 30</td>
<td>0xF0001F84</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC29">GPTA0_SRC29</a></td>
<td>GPTA0 Interrupt Service Request Control Register 29</td>
<td>0xF0001F88</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC28">GPTA0_SRC28</a></td>
<td>GPTA0 Interrupt Service Request Control Register 28</td>
<td>0xF0001F8C</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC27">GPTA0_SRC27</a></td>
<td>GPTA0 Interrupt Service Request Control Register 27</td>
<td>0xF0001F90</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC26">GPTA0_SRC26</a></td>
<td>GPTA0 Interrupt Service Request Control Register 26</td>
<td>0xF0001F94</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC25">GPTA0_SRC25</a></td>
<td>GPTA0 Interrupt Service Request Control Register 25</td>
<td>0xF0001F98</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC24">GPTA0_SRC24</a></td>
<td>GPTA0 Interrupt Service Request Control Register 24</td>
<td>0xF0001F9C</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC23">GPTA0_SRC23</a></td>
<td>GPTA0 Interrupt Service Request Control Register 23</td>
<td>0xF0001FA0</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC22">GPTA0_SRC22</a></td>
<td>GPTA0 Interrupt Service Request Control Register 22</td>
<td>0xF0001FA4</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC21">GPTA0_SRC21</a></td>
<td>GPTA0 Interrupt Service Request Control Register 21</td>
<td>0xF0001FA8</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC20">GPTA0_SRC20</a></td>
<td>GPTA0 Interrupt Service Request Control Register 20</td>
<td>0xF0001FAC</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC19">GPTA0_SRC19</a></td>
<td>GPTA0 Interrupt Service Request Control Register 19</td>
<td>0xF0001FB0</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC18">GPTA0_SRC18</a></td>
<td>GPTA0 Interrupt Service Request Control Register 18</td>
<td>0xF0001FB4</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC17">GPTA0_SRC17</a></td>
<td>GPTA0 Interrupt Service Request Control Register 17</td>
<td>0xF0001FB8</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC16">GPTA0_SRC16</a></td>
<td>GPTA0 Interrupt Service Request Control Register 16</td>
<td>0xF0001FBC</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC15">GPTA0_SRC15</a></td>
<td>GPTA0 Interrupt Service Request Control Register 15</td>
<td>0xF0001FC0</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC14">GPTA0_SRC14</a></td>
<td>GPTA0 Interrupt Service Request Control Register 14</td>
<td>0xF0001FC4</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC13">GPTA0_SRC13</a></td>
<td>GPTA0 Interrupt Service Request Control Register 13</td>
<td>0xF0001FC8</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC12">GPTA0_SRC12</a></td>
<td>GPTA0 Interrupt Service Request Control Register 12</td>
<td>0xF0001FCC</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC11">GPTA0_SRC11</a></td>
<td>GPTA0 Interrupt Service Request Control Register 11</td>
<td>0xF0001FD0</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC10">GPTA0_SRC10</a></td>
<td>GPTA0 Interrupt Service Request Control Register 10</td>
<td>0xF0001FD4</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC09">GPTA0_SRC09</a></td>
<td>GPTA0 Interrupt Service Request Control Register 09</td>
<td>0xF0001FD8</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC08">GPTA0_SRC08</a></td>
<td>GPTA0 Interrupt Service Request Control Register 08</td>
<td>0xF0001FDC</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC07">GPTA0_SRC07</a></td>
<td>GPTA0 Interrupt Service Request Control Register 07</td>
<td>0xF0001FE0</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC06">GPTA0_SRC06</a></td>
<td>GPTA0 Interrupt Service Request Control Register 06</td>
<td>0xF0001FE4</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC05">GPTA0_SRC05</a></td>
<td>GPTA0 Interrupt Service Request Control Register 05</td>
<td>0xF0001FE8</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC04">GPTA0_SRC04</a></td>
<td>GPTA0 Interrupt Service Request Control Register 04</td>
<td>0xF0001FEC</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC03">GPTA0_SRC03</a></td>
<td>GPTA0 Interrupt Service Request Control Register 03</td>
<td>0xF0001FF0</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC02">GPTA0_SRC02</a></td>
<td>GPTA0 Interrupt Service Request Control Register 02</td>
<td>0xF0001FF4</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC01">GPTA0_SRC01</a></td>
<td>GPTA0 Interrupt Service Request Control Register 01</td>
<td>0xF0001FF8</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#GPTA0_SRC00">GPTA0_SRC00</a></td>
<td>GPTA0 Interrupt Service Request Control Register 00</td>
<td>0xF0001FFC</td>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



</table>



<a name="c-types"><hr></a>

<h3>defined C types</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Type</b></td>
<td><b>Registers</b></td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTA0_CLC_t">GPTA0_CLC_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_CLC">GPTA0_CLC</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTA0_DBGCTR_t">GPTA0_DBGCTR_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_DBGCTR">GPTA0_DBGCTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTA0_EDCTR_t">GPTA0_EDCTR_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_EDCTR">GPTA0_EDCTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTA0_FDR_t">GPTA0_FDR_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_FDR">GPTA0_FDR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTA0_MMXCTR11_t">GPTA0_MMXCTR11_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_MMXCTR11">GPTA0_MMXCTR11</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTA0_MMXCTRm_t">GPTA0_MMXCTRm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_MMXCTR00">GPTA0_MMXCTR00</a>,       
<a class="url" href="gpta0.html#GPTA0_MMXCTR01">GPTA0_MMXCTR01</a>,       
<a class="url" href="gpta0.html#GPTA0_MMXCTR10">GPTA0_MMXCTR10</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_CKBCTR_t">GPTAn_CKBCTR_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_CKBCTR">GPTA0_CKBCTR</a>,       
<a class="url" href="gpta1.html#GPTA1_CKBCTR">GPTA1_CKBCTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_DCMCAV0">GPTA0_DCMCAV0</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCAV1">GPTA0_DCMCAV1</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCAV2">GPTA0_DCMCAV2</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCAV3">GPTA0_DCMCAV3</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCAV0">GPTA1_DCMCAV0</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCAV1">GPTA1_DCMCAV1</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCAV2">GPTA1_DCMCAV2</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCAV3">GPTA1_DCMCAV3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_DCMCOV0">GPTA0_DCMCOV0</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCOV1">GPTA0_DCMCOV1</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCOV2">GPTA0_DCMCOV2</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCOV3">GPTA0_DCMCOV3</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCOV0">GPTA1_DCMCOV0</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCOV1">GPTA1_DCMCOV1</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCOV2">GPTA1_DCMCOV2</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCOV3">GPTA1_DCMCOV3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_DCMCTR0">GPTA0_DCMCTR0</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCTR1">GPTA0_DCMCTR1</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCTR2">GPTA0_DCMCTR2</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMCTR3">GPTA0_DCMCTR3</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCTR0">GPTA1_DCMCTR0</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCTR1">GPTA1_DCMCTR1</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCTR2">GPTA1_DCMCTR2</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMCTR3">GPTA1_DCMCTR3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_DCMTIM0">GPTA0_DCMTIM0</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMTIM1">GPTA0_DCMTIM1</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMTIM2">GPTA0_DCMTIM2</a>,       
<a class="url" href="gpta0.html#GPTA0_DCMTIM3">GPTA0_DCMTIM3</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMTIM0">GPTA1_DCMTIM0</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMTIM1">GPTA1_DCMTIM1</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMTIM2">GPTA1_DCMTIM2</a>,       
<a class="url" href="gpta1.html#GPTA1_DCMTIM3">GPTA1_DCMTIM3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_FPCCTR0">GPTA0_FPCCTR0</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCCTR1">GPTA0_FPCCTR1</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCCTR2">GPTA0_FPCCTR2</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCCTR3">GPTA0_FPCCTR3</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCCTR4">GPTA0_FPCCTR4</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCCTR5">GPTA0_FPCCTR5</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCCTR0">GPTA1_FPCCTR0</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCCTR1">GPTA1_FPCCTR1</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCCTR2">GPTA1_FPCCTR2</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCCTR3">GPTA1_FPCCTR3</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCCTR4">GPTA1_FPCCTR4</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCCTR5">GPTA1_FPCCTR5</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_FPCSTAT_t">GPTAn_FPCSTAT_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_FPCSTAT">GPTA0_FPCSTAT</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCSTAT">GPTA1_FPCSTAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_FPCTIM0">GPTA0_FPCTIM0</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCTIM1">GPTA0_FPCTIM1</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCTIM2">GPTA0_FPCTIM2</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCTIM3">GPTA0_FPCTIM3</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCTIM4">GPTA0_FPCTIM4</a>,       
<a class="url" href="gpta0.html#GPTA0_FPCTIM5">GPTA0_FPCTIM5</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCTIM0">GPTA1_FPCTIM0</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCTIM1">GPTA1_FPCTIM1</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCTIM2">GPTA1_FPCTIM2</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCTIM3">GPTA1_FPCTIM3</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCTIM4">GPTA1_FPCTIM4</a>,       
<a class="url" href="gpta1.html#GPTA1_FPCTIM5">GPTA1_FPCTIM5</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_GTCCTR00">GPTA0_GTCCTR00</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR01">GPTA0_GTCCTR01</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR02">GPTA0_GTCCTR02</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR03">GPTA0_GTCCTR03</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR04">GPTA0_GTCCTR04</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR05">GPTA0_GTCCTR05</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR06">GPTA0_GTCCTR06</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR07">GPTA0_GTCCTR07</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR08">GPTA0_GTCCTR08</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR09">GPTA0_GTCCTR09</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR10">GPTA0_GTCCTR10</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR11">GPTA0_GTCCTR11</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR12">GPTA0_GTCCTR12</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR13">GPTA0_GTCCTR13</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR14">GPTA0_GTCCTR14</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR15">GPTA0_GTCCTR15</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR16">GPTA0_GTCCTR16</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR17">GPTA0_GTCCTR17</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR18">GPTA0_GTCCTR18</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR19">GPTA0_GTCCTR19</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR20">GPTA0_GTCCTR20</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR21">GPTA0_GTCCTR21</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR22">GPTA0_GTCCTR22</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR23">GPTA0_GTCCTR23</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR24">GPTA0_GTCCTR24</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR25">GPTA0_GTCCTR25</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR26">GPTA0_GTCCTR26</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR27">GPTA0_GTCCTR27</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR28">GPTA0_GTCCTR28</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR29">GPTA0_GTCCTR29</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR30">GPTA0_GTCCTR30</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCCTR31">GPTA0_GTCCTR31</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR00">GPTA1_GTCCTR00</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR01">GPTA1_GTCCTR01</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR02">GPTA1_GTCCTR02</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR03">GPTA1_GTCCTR03</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR04">GPTA1_GTCCTR04</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR05">GPTA1_GTCCTR05</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR06">GPTA1_GTCCTR06</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR07">GPTA1_GTCCTR07</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR08">GPTA1_GTCCTR08</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR09">GPTA1_GTCCTR09</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR10">GPTA1_GTCCTR10</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR11">GPTA1_GTCCTR11</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR12">GPTA1_GTCCTR12</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR13">GPTA1_GTCCTR13</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR14">GPTA1_GTCCTR14</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR15">GPTA1_GTCCTR15</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR16">GPTA1_GTCCTR16</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR17">GPTA1_GTCCTR17</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR18">GPTA1_GTCCTR18</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR19">GPTA1_GTCCTR19</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR20">GPTA1_GTCCTR20</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR21">GPTA1_GTCCTR21</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR22">GPTA1_GTCCTR22</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR23">GPTA1_GTCCTR23</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR24">GPTA1_GTCCTR24</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR25">GPTA1_GTCCTR25</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR26">GPTA1_GTCCTR26</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR27">GPTA1_GTCCTR27</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR28">GPTA1_GTCCTR28</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR29">GPTA1_GTCCTR29</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR30">GPTA1_GTCCTR30</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCCTR31">GPTA1_GTCCTR31</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_GTCTRm_t">GPTAn_GTCTRm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_GTCTR0">GPTA0_GTCTR0</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCTR1">GPTA0_GTCTR1</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCTR0">GPTA1_GTCTR0</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCTR1">GPTA1_GTCTR1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_GTCXR00">GPTA0_GTCXR00</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR01">GPTA0_GTCXR01</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR02">GPTA0_GTCXR02</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR03">GPTA0_GTCXR03</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR04">GPTA0_GTCXR04</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR05">GPTA0_GTCXR05</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR06">GPTA0_GTCXR06</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR07">GPTA0_GTCXR07</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR08">GPTA0_GTCXR08</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR09">GPTA0_GTCXR09</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR10">GPTA0_GTCXR10</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR11">GPTA0_GTCXR11</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR12">GPTA0_GTCXR12</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR13">GPTA0_GTCXR13</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR14">GPTA0_GTCXR14</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR15">GPTA0_GTCXR15</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR16">GPTA0_GTCXR16</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR17">GPTA0_GTCXR17</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR18">GPTA0_GTCXR18</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR19">GPTA0_GTCXR19</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR20">GPTA0_GTCXR20</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR21">GPTA0_GTCXR21</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR22">GPTA0_GTCXR22</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR23">GPTA0_GTCXR23</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR24">GPTA0_GTCXR24</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR25">GPTA0_GTCXR25</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR26">GPTA0_GTCXR26</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR27">GPTA0_GTCXR27</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR28">GPTA0_GTCXR28</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR29">GPTA0_GTCXR29</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR30">GPTA0_GTCXR30</a>,       
<a class="url" href="gpta0.html#GPTA0_GTCXR31">GPTA0_GTCXR31</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR00">GPTA1_GTCXR00</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR01">GPTA1_GTCXR01</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR02">GPTA1_GTCXR02</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR03">GPTA1_GTCXR03</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR04">GPTA1_GTCXR04</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR05">GPTA1_GTCXR05</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR06">GPTA1_GTCXR06</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR07">GPTA1_GTCXR07</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR08">GPTA1_GTCXR08</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR09">GPTA1_GTCXR09</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR10">GPTA1_GTCXR10</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR11">GPTA1_GTCXR11</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR12">GPTA1_GTCXR12</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR13">GPTA1_GTCXR13</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR14">GPTA1_GTCXR14</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR15">GPTA1_GTCXR15</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR16">GPTA1_GTCXR16</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR17">GPTA1_GTCXR17</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR18">GPTA1_GTCXR18</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR19">GPTA1_GTCXR19</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR20">GPTA1_GTCXR20</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR21">GPTA1_GTCXR21</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR22">GPTA1_GTCXR22</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR23">GPTA1_GTCXR23</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR24">GPTA1_GTCXR24</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR25">GPTA1_GTCXR25</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR26">GPTA1_GTCXR26</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR27">GPTA1_GTCXR27</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR28">GPTA1_GTCXR28</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR29">GPTA1_GTCXR29</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR30">GPTA1_GTCXR30</a>,       
<a class="url" href="gpta1.html#GPTA1_GTCXR31">GPTA1_GTCXR31</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_GTREVm_t">GPTAn_GTREVm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_GTREV0">GPTA0_GTREV0</a>,       
<a class="url" href="gpta0.html#GPTA0_GTREV1">GPTA0_GTREV1</a>,       
<a class="url" href="gpta1.html#GPTA1_GTREV0">GPTA1_GTREV0</a>,       
<a class="url" href="gpta1.html#GPTA1_GTREV1">GPTA1_GTREV1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_GTTIMm_t">GPTAn_GTTIMm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_GTTIM0">GPTA0_GTTIM0</a>,       
<a class="url" href="gpta0.html#GPTA0_GTTIM1">GPTA0_GTTIM1</a>,       
<a class="url" href="gpta1.html#GPTA1_GTTIM0">GPTA1_GTTIM0</a>,       
<a class="url" href="gpta1.html#GPTA1_GTTIM1">GPTA1_GTTIM1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_ID_t">GPTAn_ID_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_ID">GPTA0_ID</a>,       
<a class="url" href="gpta1.html#GPTA1_ID">GPTA1_ID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_LTCCTR63_t">GPTAn_LTCCTR63_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_LTCCTR63">GPTA0_LTCCTR63</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR63">GPTA1_LTCCTR63</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_LTCCTR00">GPTA0_LTCCTR00</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR01">GPTA0_LTCCTR01</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR02">GPTA0_LTCCTR02</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR03">GPTA0_LTCCTR03</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR04">GPTA0_LTCCTR04</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR05">GPTA0_LTCCTR05</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR06">GPTA0_LTCCTR06</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR07">GPTA0_LTCCTR07</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR08">GPTA0_LTCCTR08</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR09">GPTA0_LTCCTR09</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR10">GPTA0_LTCCTR10</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR11">GPTA0_LTCCTR11</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR12">GPTA0_LTCCTR12</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR13">GPTA0_LTCCTR13</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR14">GPTA0_LTCCTR14</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR15">GPTA0_LTCCTR15</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR16">GPTA0_LTCCTR16</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR17">GPTA0_LTCCTR17</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR18">GPTA0_LTCCTR18</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR19">GPTA0_LTCCTR19</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR20">GPTA0_LTCCTR20</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR21">GPTA0_LTCCTR21</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR22">GPTA0_LTCCTR22</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR23">GPTA0_LTCCTR23</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR24">GPTA0_LTCCTR24</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR25">GPTA0_LTCCTR25</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR26">GPTA0_LTCCTR26</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR27">GPTA0_LTCCTR27</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR28">GPTA0_LTCCTR28</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR29">GPTA0_LTCCTR29</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR30">GPTA0_LTCCTR30</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR31">GPTA0_LTCCTR31</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR32">GPTA0_LTCCTR32</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR33">GPTA0_LTCCTR33</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR34">GPTA0_LTCCTR34</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR35">GPTA0_LTCCTR35</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR36">GPTA0_LTCCTR36</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR37">GPTA0_LTCCTR37</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR38">GPTA0_LTCCTR38</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR39">GPTA0_LTCCTR39</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR40">GPTA0_LTCCTR40</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR41">GPTA0_LTCCTR41</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR42">GPTA0_LTCCTR42</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR43">GPTA0_LTCCTR43</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR44">GPTA0_LTCCTR44</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR45">GPTA0_LTCCTR45</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR46">GPTA0_LTCCTR46</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR47">GPTA0_LTCCTR47</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR48">GPTA0_LTCCTR48</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR49">GPTA0_LTCCTR49</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR50">GPTA0_LTCCTR50</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR51">GPTA0_LTCCTR51</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR52">GPTA0_LTCCTR52</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR53">GPTA0_LTCCTR53</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR54">GPTA0_LTCCTR54</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR55">GPTA0_LTCCTR55</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR56">GPTA0_LTCCTR56</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR57">GPTA0_LTCCTR57</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR58">GPTA0_LTCCTR58</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR59">GPTA0_LTCCTR59</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR60">GPTA0_LTCCTR60</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR61">GPTA0_LTCCTR61</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCCTR62">GPTA0_LTCCTR62</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR00">GPTA1_LTCCTR00</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR01">GPTA1_LTCCTR01</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR02">GPTA1_LTCCTR02</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR03">GPTA1_LTCCTR03</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR04">GPTA1_LTCCTR04</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR05">GPTA1_LTCCTR05</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR06">GPTA1_LTCCTR06</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR07">GPTA1_LTCCTR07</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR08">GPTA1_LTCCTR08</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR09">GPTA1_LTCCTR09</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR10">GPTA1_LTCCTR10</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR11">GPTA1_LTCCTR11</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR12">GPTA1_LTCCTR12</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR13">GPTA1_LTCCTR13</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR14">GPTA1_LTCCTR14</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR15">GPTA1_LTCCTR15</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR16">GPTA1_LTCCTR16</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR17">GPTA1_LTCCTR17</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR18">GPTA1_LTCCTR18</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR19">GPTA1_LTCCTR19</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR20">GPTA1_LTCCTR20</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR21">GPTA1_LTCCTR21</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR22">GPTA1_LTCCTR22</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR23">GPTA1_LTCCTR23</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR24">GPTA1_LTCCTR24</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR25">GPTA1_LTCCTR25</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR26">GPTA1_LTCCTR26</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR27">GPTA1_LTCCTR27</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR28">GPTA1_LTCCTR28</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR29">GPTA1_LTCCTR29</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR30">GPTA1_LTCCTR30</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR31">GPTA1_LTCCTR31</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR32">GPTA1_LTCCTR32</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR33">GPTA1_LTCCTR33</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR34">GPTA1_LTCCTR34</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR35">GPTA1_LTCCTR35</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR36">GPTA1_LTCCTR36</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR37">GPTA1_LTCCTR37</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR38">GPTA1_LTCCTR38</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR39">GPTA1_LTCCTR39</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR40">GPTA1_LTCCTR40</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR41">GPTA1_LTCCTR41</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR42">GPTA1_LTCCTR42</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR43">GPTA1_LTCCTR43</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR44">GPTA1_LTCCTR44</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR45">GPTA1_LTCCTR45</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR46">GPTA1_LTCCTR46</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR47">GPTA1_LTCCTR47</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR48">GPTA1_LTCCTR48</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR49">GPTA1_LTCCTR49</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR50">GPTA1_LTCCTR50</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR51">GPTA1_LTCCTR51</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR52">GPTA1_LTCCTR52</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR53">GPTA1_LTCCTR53</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR54">GPTA1_LTCCTR54</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR55">GPTA1_LTCCTR55</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR56">GPTA1_LTCCTR56</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR57">GPTA1_LTCCTR57</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR58">GPTA1_LTCCTR58</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR59">GPTA1_LTCCTR59</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR60">GPTA1_LTCCTR60</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR61">GPTA1_LTCCTR61</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCCTR62">GPTA1_LTCCTR62</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_LTCXR63_t">GPTAn_LTCXR63_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_LTCXR63">GPTA0_LTCXR63</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR63">GPTA1_LTCXR63</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_LTCXR00">GPTA0_LTCXR00</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR01">GPTA0_LTCXR01</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR02">GPTA0_LTCXR02</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR03">GPTA0_LTCXR03</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR04">GPTA0_LTCXR04</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR05">GPTA0_LTCXR05</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR06">GPTA0_LTCXR06</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR07">GPTA0_LTCXR07</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR08">GPTA0_LTCXR08</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR09">GPTA0_LTCXR09</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR10">GPTA0_LTCXR10</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR11">GPTA0_LTCXR11</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR12">GPTA0_LTCXR12</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR13">GPTA0_LTCXR13</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR14">GPTA0_LTCXR14</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR15">GPTA0_LTCXR15</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR16">GPTA0_LTCXR16</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR17">GPTA0_LTCXR17</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR18">GPTA0_LTCXR18</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR19">GPTA0_LTCXR19</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR20">GPTA0_LTCXR20</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR21">GPTA0_LTCXR21</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR22">GPTA0_LTCXR22</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR23">GPTA0_LTCXR23</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR24">GPTA0_LTCXR24</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR25">GPTA0_LTCXR25</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR26">GPTA0_LTCXR26</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR27">GPTA0_LTCXR27</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR28">GPTA0_LTCXR28</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR29">GPTA0_LTCXR29</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR30">GPTA0_LTCXR30</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR31">GPTA0_LTCXR31</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR32">GPTA0_LTCXR32</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR33">GPTA0_LTCXR33</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR34">GPTA0_LTCXR34</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR35">GPTA0_LTCXR35</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR36">GPTA0_LTCXR36</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR37">GPTA0_LTCXR37</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR38">GPTA0_LTCXR38</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR39">GPTA0_LTCXR39</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR40">GPTA0_LTCXR40</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR41">GPTA0_LTCXR41</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR42">GPTA0_LTCXR42</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR43">GPTA0_LTCXR43</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR44">GPTA0_LTCXR44</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR45">GPTA0_LTCXR45</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR46">GPTA0_LTCXR46</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR47">GPTA0_LTCXR47</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR48">GPTA0_LTCXR48</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR49">GPTA0_LTCXR49</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR50">GPTA0_LTCXR50</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR51">GPTA0_LTCXR51</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR52">GPTA0_LTCXR52</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR53">GPTA0_LTCXR53</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR54">GPTA0_LTCXR54</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR55">GPTA0_LTCXR55</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR56">GPTA0_LTCXR56</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR57">GPTA0_LTCXR57</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR58">GPTA0_LTCXR58</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR59">GPTA0_LTCXR59</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR60">GPTA0_LTCXR60</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR61">GPTA0_LTCXR61</a>,       
<a class="url" href="gpta0.html#GPTA0_LTCXR62">GPTA0_LTCXR62</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR00">GPTA1_LTCXR00</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR01">GPTA1_LTCXR01</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR02">GPTA1_LTCXR02</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR03">GPTA1_LTCXR03</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR04">GPTA1_LTCXR04</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR05">GPTA1_LTCXR05</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR06">GPTA1_LTCXR06</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR07">GPTA1_LTCXR07</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR08">GPTA1_LTCXR08</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR09">GPTA1_LTCXR09</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR10">GPTA1_LTCXR10</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR11">GPTA1_LTCXR11</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR12">GPTA1_LTCXR12</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR13">GPTA1_LTCXR13</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR14">GPTA1_LTCXR14</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR15">GPTA1_LTCXR15</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR16">GPTA1_LTCXR16</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR17">GPTA1_LTCXR17</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR18">GPTA1_LTCXR18</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR19">GPTA1_LTCXR19</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR20">GPTA1_LTCXR20</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR21">GPTA1_LTCXR21</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR22">GPTA1_LTCXR22</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR23">GPTA1_LTCXR23</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR24">GPTA1_LTCXR24</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR25">GPTA1_LTCXR25</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR26">GPTA1_LTCXR26</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR27">GPTA1_LTCXR27</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR28">GPTA1_LTCXR28</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR29">GPTA1_LTCXR29</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR30">GPTA1_LTCXR30</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR31">GPTA1_LTCXR31</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR32">GPTA1_LTCXR32</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR33">GPTA1_LTCXR33</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR34">GPTA1_LTCXR34</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR35">GPTA1_LTCXR35</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR36">GPTA1_LTCXR36</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR37">GPTA1_LTCXR37</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR38">GPTA1_LTCXR38</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR39">GPTA1_LTCXR39</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR40">GPTA1_LTCXR40</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR41">GPTA1_LTCXR41</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR42">GPTA1_LTCXR42</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR43">GPTA1_LTCXR43</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR44">GPTA1_LTCXR44</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR45">GPTA1_LTCXR45</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR46">GPTA1_LTCXR46</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR47">GPTA1_LTCXR47</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR48">GPTA1_LTCXR48</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR49">GPTA1_LTCXR49</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR50">GPTA1_LTCXR50</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR51">GPTA1_LTCXR51</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR52">GPTA1_LTCXR52</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR53">GPTA1_LTCXR53</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR54">GPTA1_LTCXR54</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR55">GPTA1_LTCXR55</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR56">GPTA1_LTCXR56</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR57">GPTA1_LTCXR57</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR58">GPTA1_LTCXR58</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR59">GPTA1_LTCXR59</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR60">GPTA1_LTCXR60</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR61">GPTA1_LTCXR61</a>,       
<a class="url" href="gpta1.html#GPTA1_LTCXR62">GPTA1_LTCXR62</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_MRACTL_t">GPTAn_MRACTL_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_MRACTL">GPTA0_MRACTL</a>,       
<a class="url" href="gpta1.html#GPTA1_MRACTL">GPTA1_MRACTL</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_MRADIN_t">GPTAn_MRADIN_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_MRADIN">GPTA0_MRADIN</a>,       
<a class="url" href="gpta1.html#GPTA1_MRADIN">GPTA1_MRADIN</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_MRADOUT_t">GPTAn_MRADOUT_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_MRADOUT">GPTA0_MRADOUT</a>,       
<a class="url" href="gpta1.html#GPTA1_MRADOUT">GPTA1_MRADOUT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_PDLCTR_t">GPTAn_PDLCTR_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_PDLCTR">GPTA0_PDLCTR</a>,       
<a class="url" href="gpta1.html#GPTA1_PDLCTR">GPTA1_PDLCTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_PLLCNT_t">GPTAn_PLLCNT_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_PLLCNT">GPTA0_PLLCNT</a>,       
<a class="url" href="gpta1.html#GPTA1_PLLCNT">GPTA1_PLLCNT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_PLLCTR_t">GPTAn_PLLCTR_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_PLLCTR">GPTA0_PLLCTR</a>,       
<a class="url" href="gpta1.html#GPTA1_PLLCTR">GPTA1_PLLCTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_PLLDTR_t">GPTAn_PLLDTR_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_PLLDTR">GPTA0_PLLDTR</a>,       
<a class="url" href="gpta1.html#GPTA1_PLLDTR">GPTA1_PLLDTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_PLLMTI_t">GPTAn_PLLMTI_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_PLLMTI">GPTA0_PLLMTI</a>,       
<a class="url" href="gpta1.html#GPTA1_PLLMTI">GPTA1_PLLMTI</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_PLLREV_t">GPTAn_PLLREV_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_PLLREV">GPTA0_PLLREV</a>,       
<a class="url" href="gpta1.html#GPTA1_PLLREV">GPTA1_PLLREV</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_PLLSTP_t">GPTAn_PLLSTP_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_PLLSTP">GPTA0_PLLSTP</a>,       
<a class="url" href="gpta1.html#GPTA1_PLLSTP">GPTA1_PLLSTP</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_SRC37">GPTA0_SRC37</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC36">GPTA0_SRC36</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC35">GPTA0_SRC35</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC34">GPTA0_SRC34</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC33">GPTA0_SRC33</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC32">GPTA0_SRC32</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC31">GPTA0_SRC31</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC30">GPTA0_SRC30</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC29">GPTA0_SRC29</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC28">GPTA0_SRC28</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC27">GPTA0_SRC27</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC26">GPTA0_SRC26</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC25">GPTA0_SRC25</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC24">GPTA0_SRC24</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC23">GPTA0_SRC23</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC22">GPTA0_SRC22</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC21">GPTA0_SRC21</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC20">GPTA0_SRC20</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC19">GPTA0_SRC19</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC18">GPTA0_SRC18</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC17">GPTA0_SRC17</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC16">GPTA0_SRC16</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC15">GPTA0_SRC15</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC14">GPTA0_SRC14</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC13">GPTA0_SRC13</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC12">GPTA0_SRC12</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC11">GPTA0_SRC11</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC10">GPTA0_SRC10</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC09">GPTA0_SRC09</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC08">GPTA0_SRC08</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC07">GPTA0_SRC07</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC06">GPTA0_SRC06</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC05">GPTA0_SRC05</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC04">GPTA0_SRC04</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC03">GPTA0_SRC03</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC02">GPTA0_SRC02</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC01">GPTA0_SRC01</a>,       
<a class="url" href="gpta0.html#GPTA0_SRC00">GPTA0_SRC00</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC37">GPTA1_SRC37</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC36">GPTA1_SRC36</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC35">GPTA1_SRC35</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC34">GPTA1_SRC34</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC33">GPTA1_SRC33</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC32">GPTA1_SRC32</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC31">GPTA1_SRC31</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC30">GPTA1_SRC30</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC29">GPTA1_SRC29</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC28">GPTA1_SRC28</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC27">GPTA1_SRC27</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC26">GPTA1_SRC26</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC25">GPTA1_SRC25</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC24">GPTA1_SRC24</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC23">GPTA1_SRC23</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC22">GPTA1_SRC22</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC21">GPTA1_SRC21</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC20">GPTA1_SRC20</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC19">GPTA1_SRC19</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC18">GPTA1_SRC18</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC17">GPTA1_SRC17</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC16">GPTA1_SRC16</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC15">GPTA1_SRC15</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC14">GPTA1_SRC14</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC13">GPTA1_SRC13</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC12">GPTA1_SRC12</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC11">GPTA1_SRC11</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC10">GPTA1_SRC10</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC09">GPTA1_SRC09</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC08">GPTA1_SRC08</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC07">GPTA1_SRC07</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC06">GPTA1_SRC06</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC05">GPTA1_SRC05</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC04">GPTA1_SRC04</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC03">GPTA1_SRC03</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC02">GPTA1_SRC02</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC01">GPTA1_SRC01</a>,       
<a class="url" href="gpta1.html#GPTA1_SRC00">GPTA1_SRC00</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_SRNR_t">GPTAn_SRNR_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_SRNR">GPTA0_SRNR</a>,       
<a class="url" href="gpta1.html#GPTA1_SRNR">GPTA1_SRNR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_SRSC0_t">GPTAn_SRSC0_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_SRSC0">GPTA0_SRSC0</a>,       
<a class="url" href="gpta1.html#GPTA1_SRSC0">GPTA1_SRSC0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_SRSC1_t">GPTAn_SRSC1_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_SRSC1">GPTA0_SRSC1</a>,       
<a class="url" href="gpta1.html#GPTA1_SRSC1">GPTA1_SRSC1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_SRSCm_t">GPTAn_SRSCm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_SRSC2">GPTA0_SRSC2</a>,       
<a class="url" href="gpta0.html#GPTA0_SRSC3">GPTA0_SRSC3</a>,       
<a class="url" href="gpta1.html#GPTA1_SRSC2">GPTA1_SRSC2</a>,       
<a class="url" href="gpta1.html#GPTA1_SRSC3">GPTA1_SRSC3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_SRSS0_t">GPTAn_SRSS0_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_SRSS0">GPTA0_SRSS0</a>,       
<a class="url" href="gpta1.html#GPTA1_SRSS0">GPTA1_SRSS0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_SRSS1_t">GPTAn_SRSS1_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_SRSS1">GPTA0_SRSS1</a>,       
<a class="url" href="gpta1.html#GPTA1_SRSS1">GPTA1_SRSS1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/g.html#GPTAn_SRSSm_t">GPTAn_SRSSm_t</a></td>
<td><a class="url" href="gpta0.html#GPTA0_SRSS2">GPTA0_SRSS2</a>,       
<a class="url" href="gpta0.html#GPTA0_SRSS3">GPTA0_SRSS3</a>,       
<a class="url" href="gpta1.html#GPTA1_SRSS2">GPTA1_SRSS2</a>,       
<a class="url" href="gpta1.html#GPTA1_SRSS3">GPTA1_SRSS3</a>      
</td>
</tr>

</table>

<br><hr><br>

<a name="GPTA0_CLC">&nbsp;</a>
<h3>GPTA0_CLC</h3>
<h3>"GPTA Clock Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_CLC_ADDR = 0xF0001800</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTA0_CLC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000003</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTA0_CLC_t">GPTA0_CLC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_CLC.bits</b>&nbsp;&quot;GPTA Clock Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTA0_CLC_MASK = <tt>0x0000003f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTA0_CLC_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTA0_CLC_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DISR</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>32-bit SCU Module Disable Request Bit
</td>
</tr>
<tr>
<td>DISS</td>
<td>1</td>
<td>1 - 1</td>
<td>r</td>
<td><tt>0x00000002</tt></td>
<td>32-bit SCU Module Disable Status Bit
</td>
</tr>
<tr>
<td>SPEN</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>32-bit SCU Module Suspend Enable for OCDS
</td>
</tr>
<tr>
<td>EDIS</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>External Request Disable
</td>
</tr>
<tr>
<td>SBWE</td>
<td>1</td>
<td>4 - 4</td>
<td>w</td>
<td><tt>0x00000010</tt></td>
<td>32-bit SCU Module Suspend Bit Write Enable for OCDS
</td>
</tr>
<tr>
<td>FSOE</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Fast Switch Off Enable
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000002f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000003d</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DBGCTR">&nbsp;</a>
<h3>GPTA0_DBGCTR</h3>
<h3>"GPTA Debug Clock Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DBGCTR_ADDR = 0xF0001804</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTA0_DBGCTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTA0_DBGCTR_t">GPTA0_DBGCTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DBGCTR.bits</b>&nbsp;&quot;GPTA Debug Clock Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTA0_DBGCTR_MASK = <tt>0x8000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTA0_DBGCTR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTA0_DBGCTR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CLKCNT</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Debug Clock Count
</td>
</tr>
<tr>
<td>DBGCEN</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>Debug Clock Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The debug clock feature is disabled. The 32-bit SCU unit clocks are always enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The debug clock feature is enabled. If a non-zero value is written to bit field CLKCNT the related number of clock pulses is issued at fGPTA0, fGPTA1, fLTCA2.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x8000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x8000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_ID">&nbsp;</a>
<h3>GPTA0_ID</h3>
<h3>"GPTA0 Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_ID_ADDR = 0xF0001808</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0029C0XX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_ID_t">GPTAn_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_ID.bits</b>&nbsp;&quot;GPTA0 Identification Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_ID_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_ID_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_ID_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD_REV</td>
<td>8</td>
<td>0 - 7</td>
<td>r</td>
<td><tt>0x000000ff</tt></td>
<td>Module Revision Number
</td>
</tr>
<tr>
<td>MOD_TYPE</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>Module Number Value
</td>
</tr>
<tr>
<td>MOD_NUM</td>
<td>16</td>
<td>16 - 31</td>
<td>r</td>
<td><tt>0xffff0000</tt></td>
<td>Module Number Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_FDR">&nbsp;</a>
<h3>GPTA0_FDR</h3>
<h3>"GPTA Fractional Divider Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_FDR_ADDR = 0xF000180C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTA0_FDR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTA0_FDR_t">GPTA0_FDR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_FDR.bits</b>&nbsp;&quot;GPTA Fractional Divider Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTA0_FDR_MASK = <tt>0xf3ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTA0_FDR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTA0_FDR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STEP</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Step Value
</td>
</tr>
<tr>
<td>FDIS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Freeze Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Module operates on corrected clock, with reduced modulation jitter</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Module operates on uncorrected clock with full modulation jitter</td></tr>
</table>
</td>
</tr>
<tr>
<td>SM</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>Suspend Mode
</td>
</tr>
<tr>
<td>SC</td>
<td>2</td>
<td>12 - 13</td>
<td>rw</td>
<td><tt>0x00003000</tt></td>
<td>Suspend Control
</td>
</tr>
<tr>
<td>DM</td>
<td>2</td>
<td>14 - 15</td>
<td>rw</td>
<td><tt>0x0000c000</tt></td>
<td>Divider Mode
</td>
</tr>
<tr>
<td>RESULT</td>
<td>10</td>
<td>16 - 25</td>
<td>rh</td>
<td><tt>0x03ff0000</tt></td>
<td>Result Value
</td>
</tr>
<tr>
<td>SUSACK</td>
<td>1</td>
<td>28 - 28</td>
<td>rh</td>
<td><tt>0x10000000</tt></td>
<td>Suspend Mode Acknowledge
</td>
</tr>
<tr>
<td>SUSREQ</td>
<td>1</td>
<td>29 - 29</td>
<td>rh</td>
<td><tt>0x20000000</tt></td>
<td>Suspend Mode Request
</td>
</tr>
<tr>
<td>ENHW</td>
<td>1</td>
<td>30 - 30</td>
<td>rw</td>
<td><tt>0x40000000</tt></td>
<td>Enable Hardware Clock Control
</td>
</tr>
<tr>
<td>DISCLK</td>
<td>1</td>
<td>31 - 31</td>
<td>rwh</td>
<td><tt>0x80000000</tt></td>
<td>Disable Clock
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xf3ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xc000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xb3ff0000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRSC0">&nbsp;</a>
<h3>GPTA0_SRSC0</h3>
<h3>"GPTA0 Service Request State Clear Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRSC0_ADDR = 0xF0001810</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRSC0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRSC0_t">GPTAn_SRSC0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRSC0.bits</b>&nbsp;&quot;GPTA0 Service Request State Clear Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRSC0_MASK = <tt>0x00007fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRSC0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRSC0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DCM00R</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>DCMkk=0-3; k=0 refers to DCM00R, DCM00F, or DCM00C; k=1 refers to DCM01R, DCM01F, or DCM01C; k=2 refers to DCM02R, DCM02F, or DCM02C; k=3 refers to DCM03R, DCM03F, or DCM03C. Rising Edge Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a rising edge detected on the DCMk input signal line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM00F</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>DCMk Falling Edge Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a falling edge detected on the DCMk input signal line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM00C</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>DCMk Compare Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a compare event occurred in DCMk cell (k=0-3).</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM01R</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>DCMkk=0-3; k=0 refers to DCM00R, DCM00F, or DCM00C; k=1 refers to DCM01R, DCM01F, or DCM01C; k=2 refers to DCM02R, DCM02F, or DCM02C; k=3 refers to DCM03R, DCM03F, or DCM03C. Rising Edge Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a rising edge detected on the DCMk input signal line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM01F</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>DCMk Falling Edge Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a falling edge detected on the DCMk input signal line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM01C</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>DCMk Compare Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a compare event occurred in DCMk cell (k=0-3).</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM02R</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>DCMkk=0-3; k=0 refers to DCM00R, DCM00F, or DCM00C; k=1 refers to DCM01R, DCM01F, or DCM01C; k=2 refers to DCM02R, DCM02F, or DCM02C; k=3 refers to DCM03R, DCM03F, or DCM03C. Rising Edge Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a rising edge detected on the DCMk input signal line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM02F</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>DCMk Falling Edge Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a falling edge detected on the DCMk input signal line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM02C</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>DCMk Compare Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a compare event occurred in DCMk cell (k=0-3).</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM03R</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>DCMkk=0-3; k=0 refers to DCM00R, DCM00F, or DCM00C; k=1 refers to DCM01R, DCM01F, or DCM01C; k=2 refers to DCM02R, DCM02F, or DCM02C; k=3 refers to DCM03R, DCM03F, or DCM03C. Rising Edge Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a rising edge detected on the DCMk input signal line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM03F</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>DCMk Falling Edge Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a falling edge detected on the DCMk input signal line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM03C</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>DCMk Compare Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a compare event occurred in DCMk cell (k=0-3).</td></tr>
</table>
</td>
</tr>
<tr>
<td>PLL</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>Counter Service Request State for PLL
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested because the counter for the number remaining output pulses decremented to 0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GT00</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>GT0 Timer Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a GT0 timer overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GT01</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>GT1 Timer Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a GT1 timer overflow.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00007fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00007fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00007fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRSS0">&nbsp;</a>
<h3>GPTA0_SRSS0</h3>
<h3>"GPTA0 Service Request State Set Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRSS0_ADDR = 0xF0001814</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRSS0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRSS0_t">GPTAn_SRSS0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRSS0.bits</b>&nbsp;&quot;GPTA0 Service Request State Set Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRSS0_MASK = <tt>0x00007fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRSS0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRSS0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DCM00R</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>DCMkk=0-3; k=0 refers to DCM00R, DCM00F, or DCM00C; k=1 refers to DCM01R, DCM01F, or DCM01C; k=2 refers to DCM02R, DCM02F, or DCM02C; k=3 refers to DCM03R, DCM03F, or DCM03C. Rising Edge Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a rising edge detected on DCMk input signal line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM00F</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>DCMk Falling Edge Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a falling edge detected on DCMk input signal line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM00C</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>DCMk Compare Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a compare event occurred in DCMk cell.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM01R</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>DCMkk=0-3; k=0 refers to DCM00R, DCM00F, or DCM00C; k=1 refers to DCM01R, DCM01F, or DCM01C; k=2 refers to DCM02R, DCM02F, or DCM02C; k=3 refers to DCM03R, DCM03F, or DCM03C. Rising Edge Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a rising edge detected on DCMk input signal line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM01F</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>DCMk Falling Edge Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a falling edge detected on DCMk input signal line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM01C</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>DCMk Compare Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a compare event occurred in DCMk cell.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM02R</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>DCMkk=0-3; k=0 refers to DCM00R, DCM00F, or DCM00C; k=1 refers to DCM01R, DCM01F, or DCM01C; k=2 refers to DCM02R, DCM02F, or DCM02C; k=3 refers to DCM03R, DCM03F, or DCM03C. Rising Edge Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a rising edge detected on DCMk input signal line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM02F</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>DCMk Falling Edge Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a falling edge detected on DCMk input signal line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM02C</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>DCMk Compare Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a compare event occurred in DCMk cell.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM03R</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>DCMkk=0-3; k=0 refers to DCM00R, DCM00F, or DCM00C; k=1 refers to DCM01R, DCM01F, or DCM01C; k=2 refers to DCM02R, DCM02F, or DCM02C; k=3 refers to DCM03R, DCM03F, or DCM03C. Rising Edge Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a rising edge detected on DCMk input signal line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM03F</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>DCMk Falling Edge Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a falling edge detected on DCMk input signal line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCM03C</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>DCMk Compare Event Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a compare event occurred in DCMk cell.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PLL</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>Counter Service Request State for PLL
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested because the counter for the number remaining output pulses decremented to0.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GT00</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>GT0 Timer Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a GT0 timer overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GT01</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>GT1 Timer Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a GT1 timer overflow.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00007fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00007fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00007fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRSC1">&nbsp;</a>
<h3>GPTA0_SRSC1</h3>
<h3>"GPTA0 Service Request State Clear Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRSC1_ADDR = 0xF0001818</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRSC1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRSC1_t">GPTAn_SRSC1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRSC1.bits</b>&nbsp;&quot;GPTA0 Service Request State Clear Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRSC1_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRSC1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRSC1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>GTC0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC6</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC7</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC8</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC9</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC10</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC11</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC12</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC13</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC14</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC15</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC16</td>
<td>1</td>
<td>16 - 16</td>
<td>rwh</td>
<td><tt>0x00010000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC17</td>
<td>1</td>
<td>17 - 17</td>
<td>rwh</td>
<td><tt>0x00020000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC18</td>
<td>1</td>
<td>18 - 18</td>
<td>rwh</td>
<td><tt>0x00040000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC19</td>
<td>1</td>
<td>19 - 19</td>
<td>rwh</td>
<td><tt>0x00080000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC20</td>
<td>1</td>
<td>20 - 20</td>
<td>rwh</td>
<td><tt>0x00100000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC21</td>
<td>1</td>
<td>21 - 21</td>
<td>rwh</td>
<td><tt>0x00200000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC22</td>
<td>1</td>
<td>22 - 22</td>
<td>rwh</td>
<td><tt>0x00400000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC23</td>
<td>1</td>
<td>23 - 23</td>
<td>rwh</td>
<td><tt>0x00800000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC24</td>
<td>1</td>
<td>24 - 24</td>
<td>rwh</td>
<td><tt>0x01000000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC25</td>
<td>1</td>
<td>25 - 25</td>
<td>rwh</td>
<td><tt>0x02000000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC26</td>
<td>1</td>
<td>26 - 26</td>
<td>rwh</td>
<td><tt>0x04000000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC27</td>
<td>1</td>
<td>27 - 27</td>
<td>rwh</td>
<td><tt>0x08000000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC28</td>
<td>1</td>
<td>28 - 28</td>
<td>rwh</td>
<td><tt>0x10000000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC29</td>
<td>1</td>
<td>29 - 29</td>
<td>rwh</td>
<td><tt>0x20000000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC30</td>
<td>1</td>
<td>30 - 30</td>
<td>rwh</td>
<td><tt>0x40000000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC31</td>
<td>1</td>
<td>31 - 31</td>
<td>rwh</td>
<td><tt>0x80000000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRSS1">&nbsp;</a>
<h3>GPTA0_SRSS1</h3>
<h3>"GPTA0 Service Request State Set Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRSS1_ADDR = 0xF000181C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRSS1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRSS1_t">GPTAn_SRSS1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRSS1.bits</b>&nbsp;&quot;GPTA0 Service Request State Set Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRSS1_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRSS1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRSS1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>GTC0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC6</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC7</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC8</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC9</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC10</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC11</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC12</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC13</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC14</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC15</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC16</td>
<td>1</td>
<td>16 - 16</td>
<td>rwh</td>
<td><tt>0x00010000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC17</td>
<td>1</td>
<td>17 - 17</td>
<td>rwh</td>
<td><tt>0x00020000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC18</td>
<td>1</td>
<td>18 - 18</td>
<td>rwh</td>
<td><tt>0x00040000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC19</td>
<td>1</td>
<td>19 - 19</td>
<td>rwh</td>
<td><tt>0x00080000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC20</td>
<td>1</td>
<td>20 - 20</td>
<td>rwh</td>
<td><tt>0x00100000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC21</td>
<td>1</td>
<td>21 - 21</td>
<td>rwh</td>
<td><tt>0x00200000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC22</td>
<td>1</td>
<td>22 - 22</td>
<td>rwh</td>
<td><tt>0x00400000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC23</td>
<td>1</td>
<td>23 - 23</td>
<td>rwh</td>
<td><tt>0x00800000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC24</td>
<td>1</td>
<td>24 - 24</td>
<td>rwh</td>
<td><tt>0x01000000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC25</td>
<td>1</td>
<td>25 - 25</td>
<td>rwh</td>
<td><tt>0x02000000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC26</td>
<td>1</td>
<td>26 - 26</td>
<td>rwh</td>
<td><tt>0x04000000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC27</td>
<td>1</td>
<td>27 - 27</td>
<td>rwh</td>
<td><tt>0x08000000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC28</td>
<td>1</td>
<td>28 - 28</td>
<td>rwh</td>
<td><tt>0x10000000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC29</td>
<td>1</td>
<td>29 - 29</td>
<td>rwh</td>
<td><tt>0x20000000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC30</td>
<td>1</td>
<td>30 - 30</td>
<td>rwh</td>
<td><tt>0x40000000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC31</td>
<td>1</td>
<td>31 - 31</td>
<td>rwh</td>
<td><tt>0x80000000</tt></td>
<td>GTCk Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a capture or compare event occurred in GTCk.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRSC2">&nbsp;</a>
<h3>GPTA0_SRSC2</h3>
<h3>"GPTA0 Service Request State Clear Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRSC2_ADDR = 0xF0001820</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRSCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRSCm_t">GPTAn_SRSCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRSC2.bits</b>&nbsp;&quot;GPTA0 Service Request State Clear Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRSCm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRSCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRSCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LTC0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC6</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC7</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC8</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC9</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC10</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC11</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC12</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC13</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC14</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC15</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC16</td>
<td>1</td>
<td>16 - 16</td>
<td>rwh</td>
<td><tt>0x00010000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC17</td>
<td>1</td>
<td>17 - 17</td>
<td>rwh</td>
<td><tt>0x00020000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC18</td>
<td>1</td>
<td>18 - 18</td>
<td>rwh</td>
<td><tt>0x00040000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC19</td>
<td>1</td>
<td>19 - 19</td>
<td>rwh</td>
<td><tt>0x00080000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC20</td>
<td>1</td>
<td>20 - 20</td>
<td>rwh</td>
<td><tt>0x00100000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC21</td>
<td>1</td>
<td>21 - 21</td>
<td>rwh</td>
<td><tt>0x00200000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC22</td>
<td>1</td>
<td>22 - 22</td>
<td>rwh</td>
<td><tt>0x00400000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC23</td>
<td>1</td>
<td>23 - 23</td>
<td>rwh</td>
<td><tt>0x00800000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC24</td>
<td>1</td>
<td>24 - 24</td>
<td>rwh</td>
<td><tt>0x01000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC25</td>
<td>1</td>
<td>25 - 25</td>
<td>rwh</td>
<td><tt>0x02000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC26</td>
<td>1</td>
<td>26 - 26</td>
<td>rwh</td>
<td><tt>0x04000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC27</td>
<td>1</td>
<td>27 - 27</td>
<td>rwh</td>
<td><tt>0x08000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC28</td>
<td>1</td>
<td>28 - 28</td>
<td>rwh</td>
<td><tt>0x10000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC29</td>
<td>1</td>
<td>29 - 29</td>
<td>rwh</td>
<td><tt>0x20000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC30</td>
<td>1</td>
<td>30 - 30</td>
<td>rwh</td>
<td><tt>0x40000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC31</td>
<td>1</td>
<td>31 - 31</td>
<td>rwh</td>
<td><tt>0x80000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRSS2">&nbsp;</a>
<h3>GPTA0_SRSS2</h3>
<h3>"GPTA0 Service Request State Set Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRSS2_ADDR = 0xF0001824</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRSSm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRSSm_t">GPTAn_SRSSm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRSS2.bits</b>&nbsp;&quot;GPTA0 Service Request State Set Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRSSm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRSSm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRSSm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LTC0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC6</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC7</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC8</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC9</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC10</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC11</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC12</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC13</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC14</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC15</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC16</td>
<td>1</td>
<td>16 - 16</td>
<td>rwh</td>
<td><tt>0x00010000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC17</td>
<td>1</td>
<td>17 - 17</td>
<td>rwh</td>
<td><tt>0x00020000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC18</td>
<td>1</td>
<td>18 - 18</td>
<td>rwh</td>
<td><tt>0x00040000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC19</td>
<td>1</td>
<td>19 - 19</td>
<td>rwh</td>
<td><tt>0x00080000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC20</td>
<td>1</td>
<td>20 - 20</td>
<td>rwh</td>
<td><tt>0x00100000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC21</td>
<td>1</td>
<td>21 - 21</td>
<td>rwh</td>
<td><tt>0x00200000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC22</td>
<td>1</td>
<td>22 - 22</td>
<td>rwh</td>
<td><tt>0x00400000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC23</td>
<td>1</td>
<td>23 - 23</td>
<td>rwh</td>
<td><tt>0x00800000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC24</td>
<td>1</td>
<td>24 - 24</td>
<td>rwh</td>
<td><tt>0x01000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC25</td>
<td>1</td>
<td>25 - 25</td>
<td>rwh</td>
<td><tt>0x02000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC26</td>
<td>1</td>
<td>26 - 26</td>
<td>rwh</td>
<td><tt>0x04000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC27</td>
<td>1</td>
<td>27 - 27</td>
<td>rwh</td>
<td><tt>0x08000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC28</td>
<td>1</td>
<td>28 - 28</td>
<td>rwh</td>
<td><tt>0x10000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC29</td>
<td>1</td>
<td>29 - 29</td>
<td>rwh</td>
<td><tt>0x20000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC30</td>
<td>1</td>
<td>30 - 30</td>
<td>rwh</td>
<td><tt>0x40000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC31</td>
<td>1</td>
<td>31 - 31</td>
<td>rwh</td>
<td><tt>0x80000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRSC3">&nbsp;</a>
<h3>GPTA0_SRSC3</h3>
<h3>"GPTA0 Service Request State Clear Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRSC3_ADDR = 0xF0001828</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRSCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRSCm_t">GPTAn_SRSCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRSC3.bits</b>&nbsp;&quot;GPTA0 Service Request State Clear Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRSCm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRSCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRSCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LTC0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC6</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC7</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC8</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC9</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC10</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC11</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC12</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC13</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC14</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC15</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC16</td>
<td>1</td>
<td>16 - 16</td>
<td>rwh</td>
<td><tt>0x00010000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC17</td>
<td>1</td>
<td>17 - 17</td>
<td>rwh</td>
<td><tt>0x00020000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC18</td>
<td>1</td>
<td>18 - 18</td>
<td>rwh</td>
<td><tt>0x00040000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC19</td>
<td>1</td>
<td>19 - 19</td>
<td>rwh</td>
<td><tt>0x00080000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC20</td>
<td>1</td>
<td>20 - 20</td>
<td>rwh</td>
<td><tt>0x00100000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC21</td>
<td>1</td>
<td>21 - 21</td>
<td>rwh</td>
<td><tt>0x00200000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC22</td>
<td>1</td>
<td>22 - 22</td>
<td>rwh</td>
<td><tt>0x00400000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC23</td>
<td>1</td>
<td>23 - 23</td>
<td>rwh</td>
<td><tt>0x00800000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC24</td>
<td>1</td>
<td>24 - 24</td>
<td>rwh</td>
<td><tt>0x01000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC25</td>
<td>1</td>
<td>25 - 25</td>
<td>rwh</td>
<td><tt>0x02000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC26</td>
<td>1</td>
<td>26 - 26</td>
<td>rwh</td>
<td><tt>0x04000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC27</td>
<td>1</td>
<td>27 - 27</td>
<td>rwh</td>
<td><tt>0x08000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC28</td>
<td>1</td>
<td>28 - 28</td>
<td>rwh</td>
<td><tt>0x10000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC29</td>
<td>1</td>
<td>29 - 29</td>
<td>rwh</td>
<td><tt>0x20000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC30</td>
<td>1</td>
<td>30 - 30</td>
<td>rwh</td>
<td><tt>0x40000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC31</td>
<td>1</td>
<td>31 - 31</td>
<td>rwh</td>
<td><tt>0x80000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRSS3">&nbsp;</a>
<h3>GPTA0_SRSS3</h3>
<h3>"GPTA0 Service Request State Set Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRSS3_ADDR = 0xF000182C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRSSm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRSSm_t">GPTAn_SRSSm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRSS3.bits</b>&nbsp;&quot;GPTA0 Service Request State Set Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRSSm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRSSm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRSSm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LTC0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC6</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC7</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC8</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC9</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC10</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC11</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC12</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC13</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC14</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC15</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC16</td>
<td>1</td>
<td>16 - 16</td>
<td>rwh</td>
<td><tt>0x00010000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC17</td>
<td>1</td>
<td>17 - 17</td>
<td>rwh</td>
<td><tt>0x00020000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC18</td>
<td>1</td>
<td>18 - 18</td>
<td>rwh</td>
<td><tt>0x00040000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC19</td>
<td>1</td>
<td>19 - 19</td>
<td>rwh</td>
<td><tt>0x00080000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC20</td>
<td>1</td>
<td>20 - 20</td>
<td>rwh</td>
<td><tt>0x00100000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC21</td>
<td>1</td>
<td>21 - 21</td>
<td>rwh</td>
<td><tt>0x00200000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC22</td>
<td>1</td>
<td>22 - 22</td>
<td>rwh</td>
<td><tt>0x00400000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC23</td>
<td>1</td>
<td>23 - 23</td>
<td>rwh</td>
<td><tt>0x00800000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC24</td>
<td>1</td>
<td>24 - 24</td>
<td>rwh</td>
<td><tt>0x01000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC25</td>
<td>1</td>
<td>25 - 25</td>
<td>rwh</td>
<td><tt>0x02000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC26</td>
<td>1</td>
<td>26 - 26</td>
<td>rwh</td>
<td><tt>0x04000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC27</td>
<td>1</td>
<td>27 - 27</td>
<td>rwh</td>
<td><tt>0x08000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC28</td>
<td>1</td>
<td>28 - 28</td>
<td>rwh</td>
<td><tt>0x10000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC29</td>
<td>1</td>
<td>29 - 29</td>
<td>rwh</td>
<td><tt>0x20000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC30</td>
<td>1</td>
<td>30 - 30</td>
<td>rwh</td>
<td><tt>0x40000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>LTC31</td>
<td>1</td>
<td>31 - 31</td>
<td>rwh</td>
<td><tt>0x80000000</tt></td>
<td>LTCk Timer/Capture/Compare Service Request State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No service is requested.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service is requested due to a timer overflow, capture, or compare event that occurred in LTCk.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRNR">&nbsp;</a>
<h3>GPTA0_SRNR</h3>
<h3>"GPTA0 Service Request Node Redirection Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRNR_ADDR = 0xF0001830</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRNR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRNR_t">GPTAn_SRNR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRNR.bits</b>&nbsp;&quot;GPTA0 Service Request Node Redirection Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRNR_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRNR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRNR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>GTC01R</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Global Timer Cell k Redirection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No redirection of GTC service requests.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Redirection of GTC service request to LTC service request groups (see ).</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC03R</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Global Timer Cell k Redirection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No redirection of GTC service requests.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Redirection of GTC service request to LTC service request groups (see ).</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC05R</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Global Timer Cell k Redirection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No redirection of GTC service requests.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Redirection of GTC service request to LTC service request groups (see ).</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC07R</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Global Timer Cell k Redirection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No redirection of GTC service requests.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Redirection of GTC service request to LTC service request groups (see ).</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC09R</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Global Timer Cell k Redirection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No redirection of GTC service requests.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Redirection of GTC service request to LTC service request groups (see ).</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC11R</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Global Timer Cell k Redirection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No redirection of GTC service requests.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Redirection of GTC service request to LTC service request groups (see ).</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC13R</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Global Timer Cell k Redirection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No redirection of GTC service requests.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Redirection of GTC service request to LTC service request groups (see ).</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC15R</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Global Timer Cell k Redirection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No redirection of GTC service requests.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Redirection of GTC service request to LTC service request groups (see ).</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC17R</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Global Timer Cell k Redirection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No redirection of GTC service requests.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Redirection of GTC service request to LTC service request groups (see ).</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC19R</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Global Timer Cell k Redirection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No redirection of GTC service requests.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Redirection of GTC service request to LTC service request groups (see ).</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC21R</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Global Timer Cell k Redirection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No redirection of GTC service requests.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Redirection of GTC service request to LTC service request groups (see ).</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC23R</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>Global Timer Cell k Redirection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No redirection of GTC service requests.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Redirection of GTC service request to LTC service request groups (see ).</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC25R</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Global Timer Cell k Redirection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No redirection of GTC service requests.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Redirection of GTC service request to LTC service request groups (see ).</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC27R</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Global Timer Cell k Redirection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No redirection of GTC service requests.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Redirection of GTC service request to LTC service request groups (see ).</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC29R</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Global Timer Cell k Redirection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No redirection of GTC service requests.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Redirection of GTC service request to LTC service request groups (see ).</td></tr>
</table>
</td>
</tr>
<tr>
<td>GTC31R</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Global Timer Cell k Redirection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No redirection of GTC service requests.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Redirection of GTC service request to LTC service request groups (see ).</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_MRACTL">&nbsp;</a>
<h3>GPTA0_MRACTL</h3>
<h3>"GPTA0 Multiplexer Register Array Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_MRACTL_ADDR = 0xF0001838</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_MRACTL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_MRACTL_t">GPTAn_MRACTL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_MRACTL.bits</b>&nbsp;&quot;GPTA0 Multiplexer Register Array Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_MRACTL_MASK = <tt>0x00003f07</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_MRACTL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_MRACTL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MAEN</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Multiplexer Array Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Multiplexer array is disabled; all cell inputs are driven with 0, 32-bit SCU I/O lines (pins) are disconnected and FIFO writing is enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Multiplexer array is enabled; all cell and I/O line interconnections are established as previously programmed and FIFO writing is disabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WCRES</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Write Count Reset
</td>
</tr>
<tr>
<td>FIFOFULL</td>
<td>1</td>
<td>2 - 2</td>
<td>r</td>
<td><tt>0x00000004</tt></td>
<td>FIFO Full Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>FIFO not completely written (write access to MRADIN allowed).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>FIFO completely written (write access to MRADIN ignored). Must be re-enabled via WCRES before array can be re-initialized.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FIFOFILLCNT</td>
<td>6</td>
<td>8 - 13</td>
<td>r</td>
<td><tt>0x00003f00</tt></td>
<td>FIFO Fill Count
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00003f05</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000003</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_MRADIN">&nbsp;</a>
<h3>GPTA0_MRADIN</h3>
<h3>"GPTA0 Multiplexer Register Array Data In Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_MRADIN_ADDR = 0xF000183C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_MRADIN_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_MRADIN_t">GPTAn_MRADIN_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_MRADIN.bits</b>&nbsp;&quot;GPTA0 Multiplexer Register Array Data In Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_MRADIN_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_MRADIN_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_MRADIN_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATAIN</td>
<td>32</td>
<td>0 - 31</td>
<td>w</td>
<td><tt>0xffffffff</tt></td>
<td>FIFO Write Data
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_MRADOUT">&nbsp;</a>
<h3>GPTA0_MRADOUT</h3>
<h3>"GPTA0 Multiplexer Register Array Data Out Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_MRADOUT_ADDR = 0xF0001840</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_MRADOUT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_MRADOUT_t">GPTAn_MRADOUT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_MRADOUT.bits</b>&nbsp;&quot;GPTA0 Multiplexer Register Array Data Out Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_MRADOUT_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_MRADOUT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_MRADOUT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATAOUT</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>FIFO Read Data
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_FPCSTAT">&nbsp;</a>
<h3>GPTA0_FPCSTAT</h3>
<h3>"GPTA0 Filter and Prescaler Cell Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_FPCSTAT_ADDR = 0xF0001844</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCSTAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCSTAT_t">GPTAn_FPCSTAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_FPCSTAT.bits</b>&nbsp;&quot;GPTA0 Filter and Prescaler Cell Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_FPCSTAT_MASK = <tt>0x00003f3f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_FPCSTAT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_FPCSTAT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REG0</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Rising Edge Glitch Flag for FPCk
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No rising edge of glitch detected during filtering</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Rising edge of glitch detected during filtering</td></tr>
</table>
</td>
</tr>
<tr>
<td>REG1</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>Rising Edge Glitch Flag for FPCk
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No rising edge of glitch detected during filtering</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Rising edge of glitch detected during filtering</td></tr>
</table>
</td>
</tr>
<tr>
<td>REG2</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Rising Edge Glitch Flag for FPCk
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No rising edge of glitch detected during filtering</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Rising edge of glitch detected during filtering</td></tr>
</table>
</td>
</tr>
<tr>
<td>REG3</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Rising Edge Glitch Flag for FPCk
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No rising edge of glitch detected during filtering</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Rising edge of glitch detected during filtering</td></tr>
</table>
</td>
</tr>
<tr>
<td>REG4</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Rising Edge Glitch Flag for FPCk
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No rising edge of glitch detected during filtering</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Rising edge of glitch detected during filtering</td></tr>
</table>
</td>
</tr>
<tr>
<td>REG5</td>
<td>1</td>
<td>5 - 5</td>
<td>rwh</td>
<td><tt>0x00000020</tt></td>
<td>Rising Edge Glitch Flag for FPCk
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No rising edge of glitch detected during filtering</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Rising edge of glitch detected during filtering</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEG0</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Falling Edge Glitch Flag for FPCk
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No falling edge of glitch detected during filtering</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Falling edge of glitch detected during filtering</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEG1</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Falling Edge Glitch Flag for FPCk
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No falling edge of glitch detected during filtering</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Falling edge of glitch detected during filtering</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEG2</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>Falling Edge Glitch Flag for FPCk
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No falling edge of glitch detected during filtering</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Falling edge of glitch detected during filtering</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEG3</td>
<td>1</td>
<td>11 - 11</td>
<td>rwh</td>
<td><tt>0x00000800</tt></td>
<td>Falling Edge Glitch Flag for FPCk
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No falling edge of glitch detected during filtering</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Falling edge of glitch detected during filtering</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEG4</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>Falling Edge Glitch Flag for FPCk
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No falling edge of glitch detected during filtering</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Falling edge of glitch detected during filtering</td></tr>
</table>
</td>
</tr>
<tr>
<td>FEG5</td>
<td>1</td>
<td>13 - 13</td>
<td>rwh</td>
<td><tt>0x00002000</tt></td>
<td>Falling Edge Glitch Flag for FPCk
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No falling edge of glitch detected during filtering</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Falling edge of glitch detected during filtering</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00003f3f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00003f3f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00003f3f</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_FPCCTR0">&nbsp;</a>
<h3>GPTA0_FPCCTR0</h3>
<h3>"GPTA0 Filter and Prescaler Cell Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_FPCCTR0_ADDR = 0xF0001848</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_FPCCTR0.bits</b>&nbsp;&quot;GPTA0 Filter and Prescaler Cell Control Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_FPCCTRm_MASK = <tt>0x01ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_FPCCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_FPCCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CMP</td>
<td>16</td>
<td>0 - 15</td>
<td>rw</td>
<td><tt>0x0000ffff</tt></td>
<td>Threshold Value of Filter and Prescaler Cell k
</td>
</tr>
<tr>
<td>MOD</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Operation Mode Selection for FPCk
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Delayed Debounce Filter Mode on both edges</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Immediate Debounce Filter Mode on both edges</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Rising edge: Immediate Debounce Filter Mode, falling edge: no filtering</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Rising edge: no filtering, falling edge: Immediate Debounce Filter Mode</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Rising edge: Delayed Debounce Filter Mode, falling edge: Immediate Debounce Filter Mode</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Rising edge: Immediate Debounce Filter Mode, falling edge: Delayed Debounce Filter Mode</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Prescaler Mode (triggered on rising edge)</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Prescaler Mode (triggered on falling edge)</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPS</td>
<td>3</td>
<td>19 - 21</td>
<td>rw</td>
<td><tt>0x00380000</tt></td>
<td>Input Line Selection for FPCk
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Signal input SINk0 selected</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Signal input SINk1 selected</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Signal input SINk2 selected</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Signal input SINk3 selected</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Signal input SINk4=32-bit SCU module clock fGPTA selected</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Signal input SINk5=preceding FPC output SOLk-1 selected; SIN05 is connected to SOL5</td></tr>
<tr><td>11X</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLK</td>
<td>2</td>
<td>22 - 23</td>
<td>rw</td>
<td><tt>0x00c00000</tt></td>
<td>Clock Selection for FPCk
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>CIock input line 0 selected (32-bit SCU module clock fGPTA)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Clock bus line 1 selected (local PLL clock)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Clock bus line 2 selected (prescaled) 32-bit SCU module clock fGPTA or PLL clock from other unit or DCM 3 clock</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Clock bus line 3 selected DCM 2 clock or PLL clock of other unit or uncompensated PLL clock or uncompensated PLL clock of other unit</td></tr>
</table>
</td>
</tr>
<tr>
<td>RTG</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Reset Timer for FPCk on Glitch
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer for FPCk is decremented on glitch</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer for FPCk is cleared on glitch</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x01ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_FPCTIM0">&nbsp;</a>
<h3>GPTA0_FPCTIM0</h3>
<h3>"GPTA0 Filter and Prescaler Cell Timer Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_FPCTIM0_ADDR = 0xF000184C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_FPCTIM0.bits</b>&nbsp;&quot;GPTA0 Filter and Prescaler Cell Timer Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_FPCTIMm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_FPCTIMm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_FPCTIMm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TIM</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Timer Value of Filter and Prescaler Cell k
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_FPCCTR1">&nbsp;</a>
<h3>GPTA0_FPCCTR1</h3>
<h3>"GPTA0 Filter and Prescaler Cell Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_FPCCTR1_ADDR = 0xF0001850</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_FPCCTR1.bits</b>&nbsp;&quot;GPTA0 Filter and Prescaler Cell Control Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_FPCCTRm_MASK = <tt>0x01ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_FPCCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_FPCCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CMP</td>
<td>16</td>
<td>0 - 15</td>
<td>rw</td>
<td><tt>0x0000ffff</tt></td>
<td>Threshold Value of Filter and Prescaler Cell k
</td>
</tr>
<tr>
<td>MOD</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Operation Mode Selection for FPCk
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Delayed Debounce Filter Mode on both edges</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Immediate Debounce Filter Mode on both edges</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Rising edge: Immediate Debounce Filter Mode, falling edge: no filtering</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Rising edge: no filtering, falling edge: Immediate Debounce Filter Mode</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Rising edge: Delayed Debounce Filter Mode, falling edge: Immediate Debounce Filter Mode</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Rising edge: Immediate Debounce Filter Mode, falling edge: Delayed Debounce Filter Mode</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Prescaler Mode (triggered on rising edge)</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Prescaler Mode (triggered on falling edge)</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPS</td>
<td>3</td>
<td>19 - 21</td>
<td>rw</td>
<td><tt>0x00380000</tt></td>
<td>Input Line Selection for FPCk
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Signal input SINk0 selected</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Signal input SINk1 selected</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Signal input SINk2 selected</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Signal input SINk3 selected</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Signal input SINk4=32-bit SCU module clock fGPTA selected</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Signal input SINk5=preceding FPC output SOLk-1 selected; SIN05 is connected to SOL5</td></tr>
<tr><td>11X</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLK</td>
<td>2</td>
<td>22 - 23</td>
<td>rw</td>
<td><tt>0x00c00000</tt></td>
<td>Clock Selection for FPCk
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>CIock input line 0 selected (32-bit SCU module clock fGPTA)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Clock bus line 1 selected (local PLL clock)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Clock bus line 2 selected (prescaled) 32-bit SCU module clock fGPTA or PLL clock from other unit or DCM 3 clock</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Clock bus line 3 selected DCM 2 clock or PLL clock of other unit or uncompensated PLL clock or uncompensated PLL clock of other unit</td></tr>
</table>
</td>
</tr>
<tr>
<td>RTG</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Reset Timer for FPCk on Glitch
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer for FPCk is decremented on glitch</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer for FPCk is cleared on glitch</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x01ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_FPCTIM1">&nbsp;</a>
<h3>GPTA0_FPCTIM1</h3>
<h3>"GPTA0 Filter and Prescaler Cell Timer Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_FPCTIM1_ADDR = 0xF0001854</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_FPCTIM1.bits</b>&nbsp;&quot;GPTA0 Filter and Prescaler Cell Timer Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_FPCTIMm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_FPCTIMm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_FPCTIMm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TIM</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Timer Value of Filter and Prescaler Cell k
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_FPCCTR2">&nbsp;</a>
<h3>GPTA0_FPCCTR2</h3>
<h3>"GPTA0 Filter and Prescaler Cell Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_FPCCTR2_ADDR = 0xF0001858</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_FPCCTR2.bits</b>&nbsp;&quot;GPTA0 Filter and Prescaler Cell Control Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_FPCCTRm_MASK = <tt>0x01ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_FPCCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_FPCCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CMP</td>
<td>16</td>
<td>0 - 15</td>
<td>rw</td>
<td><tt>0x0000ffff</tt></td>
<td>Threshold Value of Filter and Prescaler Cell k
</td>
</tr>
<tr>
<td>MOD</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Operation Mode Selection for FPCk
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Delayed Debounce Filter Mode on both edges</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Immediate Debounce Filter Mode on both edges</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Rising edge: Immediate Debounce Filter Mode, falling edge: no filtering</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Rising edge: no filtering, falling edge: Immediate Debounce Filter Mode</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Rising edge: Delayed Debounce Filter Mode, falling edge: Immediate Debounce Filter Mode</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Rising edge: Immediate Debounce Filter Mode, falling edge: Delayed Debounce Filter Mode</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Prescaler Mode (triggered on rising edge)</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Prescaler Mode (triggered on falling edge)</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPS</td>
<td>3</td>
<td>19 - 21</td>
<td>rw</td>
<td><tt>0x00380000</tt></td>
<td>Input Line Selection for FPCk
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Signal input SINk0 selected</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Signal input SINk1 selected</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Signal input SINk2 selected</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Signal input SINk3 selected</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Signal input SINk4=32-bit SCU module clock fGPTA selected</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Signal input SINk5=preceding FPC output SOLk-1 selected; SIN05 is connected to SOL5</td></tr>
<tr><td>11X</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLK</td>
<td>2</td>
<td>22 - 23</td>
<td>rw</td>
<td><tt>0x00c00000</tt></td>
<td>Clock Selection for FPCk
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>CIock input line 0 selected (32-bit SCU module clock fGPTA)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Clock bus line 1 selected (local PLL clock)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Clock bus line 2 selected (prescaled) 32-bit SCU module clock fGPTA or PLL clock from other unit or DCM 3 clock</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Clock bus line 3 selected DCM 2 clock or PLL clock of other unit or uncompensated PLL clock or uncompensated PLL clock of other unit</td></tr>
</table>
</td>
</tr>
<tr>
<td>RTG</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Reset Timer for FPCk on Glitch
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer for FPCk is decremented on glitch</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer for FPCk is cleared on glitch</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x01ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_FPCTIM2">&nbsp;</a>
<h3>GPTA0_FPCTIM2</h3>
<h3>"GPTA0 Filter and Prescaler Cell Timer Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_FPCTIM2_ADDR = 0xF000185C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_FPCTIM2.bits</b>&nbsp;&quot;GPTA0 Filter and Prescaler Cell Timer Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_FPCTIMm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_FPCTIMm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_FPCTIMm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TIM</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Timer Value of Filter and Prescaler Cell k
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_FPCCTR3">&nbsp;</a>
<h3>GPTA0_FPCCTR3</h3>
<h3>"GPTA0 Filter and Prescaler Cell Control Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_FPCCTR3_ADDR = 0xF0001860</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_FPCCTR3.bits</b>&nbsp;&quot;GPTA0 Filter and Prescaler Cell Control Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_FPCCTRm_MASK = <tt>0x01ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_FPCCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_FPCCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CMP</td>
<td>16</td>
<td>0 - 15</td>
<td>rw</td>
<td><tt>0x0000ffff</tt></td>
<td>Threshold Value of Filter and Prescaler Cell k
</td>
</tr>
<tr>
<td>MOD</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Operation Mode Selection for FPCk
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Delayed Debounce Filter Mode on both edges</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Immediate Debounce Filter Mode on both edges</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Rising edge: Immediate Debounce Filter Mode, falling edge: no filtering</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Rising edge: no filtering, falling edge: Immediate Debounce Filter Mode</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Rising edge: Delayed Debounce Filter Mode, falling edge: Immediate Debounce Filter Mode</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Rising edge: Immediate Debounce Filter Mode, falling edge: Delayed Debounce Filter Mode</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Prescaler Mode (triggered on rising edge)</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Prescaler Mode (triggered on falling edge)</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPS</td>
<td>3</td>
<td>19 - 21</td>
<td>rw</td>
<td><tt>0x00380000</tt></td>
<td>Input Line Selection for FPCk
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Signal input SINk0 selected</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Signal input SINk1 selected</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Signal input SINk2 selected</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Signal input SINk3 selected</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Signal input SINk4=32-bit SCU module clock fGPTA selected</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Signal input SINk5=preceding FPC output SOLk-1 selected; SIN05 is connected to SOL5</td></tr>
<tr><td>11X</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLK</td>
<td>2</td>
<td>22 - 23</td>
<td>rw</td>
<td><tt>0x00c00000</tt></td>
<td>Clock Selection for FPCk
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>CIock input line 0 selected (32-bit SCU module clock fGPTA)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Clock bus line 1 selected (local PLL clock)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Clock bus line 2 selected (prescaled) 32-bit SCU module clock fGPTA or PLL clock from other unit or DCM 3 clock</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Clock bus line 3 selected DCM 2 clock or PLL clock of other unit or uncompensated PLL clock or uncompensated PLL clock of other unit</td></tr>
</table>
</td>
</tr>
<tr>
<td>RTG</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Reset Timer for FPCk on Glitch
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer for FPCk is decremented on glitch</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer for FPCk is cleared on glitch</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x01ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_FPCTIM3">&nbsp;</a>
<h3>GPTA0_FPCTIM3</h3>
<h3>"GPTA0 Filter and Prescaler Cell Timer Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_FPCTIM3_ADDR = 0xF0001864</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_FPCTIM3.bits</b>&nbsp;&quot;GPTA0 Filter and Prescaler Cell Timer Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_FPCTIMm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_FPCTIMm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_FPCTIMm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TIM</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Timer Value of Filter and Prescaler Cell k
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_FPCCTR4">&nbsp;</a>
<h3>GPTA0_FPCCTR4</h3>
<h3>"GPTA0 Filter and Prescaler Cell Control Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_FPCCTR4_ADDR = 0xF0001868</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_FPCCTR4.bits</b>&nbsp;&quot;GPTA0 Filter and Prescaler Cell Control Register 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_FPCCTRm_MASK = <tt>0x01ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_FPCCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_FPCCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CMP</td>
<td>16</td>
<td>0 - 15</td>
<td>rw</td>
<td><tt>0x0000ffff</tt></td>
<td>Threshold Value of Filter and Prescaler Cell k
</td>
</tr>
<tr>
<td>MOD</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Operation Mode Selection for FPCk
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Delayed Debounce Filter Mode on both edges</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Immediate Debounce Filter Mode on both edges</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Rising edge: Immediate Debounce Filter Mode, falling edge: no filtering</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Rising edge: no filtering, falling edge: Immediate Debounce Filter Mode</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Rising edge: Delayed Debounce Filter Mode, falling edge: Immediate Debounce Filter Mode</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Rising edge: Immediate Debounce Filter Mode, falling edge: Delayed Debounce Filter Mode</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Prescaler Mode (triggered on rising edge)</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Prescaler Mode (triggered on falling edge)</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPS</td>
<td>3</td>
<td>19 - 21</td>
<td>rw</td>
<td><tt>0x00380000</tt></td>
<td>Input Line Selection for FPCk
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Signal input SINk0 selected</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Signal input SINk1 selected</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Signal input SINk2 selected</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Signal input SINk3 selected</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Signal input SINk4=32-bit SCU module clock fGPTA selected</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Signal input SINk5=preceding FPC output SOLk-1 selected; SIN05 is connected to SOL5</td></tr>
<tr><td>11X</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLK</td>
<td>2</td>
<td>22 - 23</td>
<td>rw</td>
<td><tt>0x00c00000</tt></td>
<td>Clock Selection for FPCk
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>CIock input line 0 selected (32-bit SCU module clock fGPTA)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Clock bus line 1 selected (local PLL clock)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Clock bus line 2 selected (prescaled) 32-bit SCU module clock fGPTA or PLL clock from other unit or DCM 3 clock</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Clock bus line 3 selected DCM 2 clock or PLL clock of other unit or uncompensated PLL clock or uncompensated PLL clock of other unit</td></tr>
</table>
</td>
</tr>
<tr>
<td>RTG</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Reset Timer for FPCk on Glitch
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer for FPCk is decremented on glitch</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer for FPCk is cleared on glitch</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x01ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_FPCTIM4">&nbsp;</a>
<h3>GPTA0_FPCTIM4</h3>
<h3>"GPTA0 Filter and Prescaler Cell Timer Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_FPCTIM4_ADDR = 0xF000186C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_FPCTIM4.bits</b>&nbsp;&quot;GPTA0 Filter and Prescaler Cell Timer Register 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_FPCTIMm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_FPCTIMm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_FPCTIMm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TIM</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Timer Value of Filter and Prescaler Cell k
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_FPCCTR5">&nbsp;</a>
<h3>GPTA0_FPCCTR5</h3>
<h3>"GPTA0 Filter and Prescaler Cell Control Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_FPCCTR5_ADDR = 0xF0001870</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCCTRm_t">GPTAn_FPCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_FPCCTR5.bits</b>&nbsp;&quot;GPTA0 Filter and Prescaler Cell Control Register 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_FPCCTRm_MASK = <tt>0x01ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_FPCCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_FPCCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CMP</td>
<td>16</td>
<td>0 - 15</td>
<td>rw</td>
<td><tt>0x0000ffff</tt></td>
<td>Threshold Value of Filter and Prescaler Cell k
</td>
</tr>
<tr>
<td>MOD</td>
<td>3</td>
<td>16 - 18</td>
<td>rw</td>
<td><tt>0x00070000</tt></td>
<td>Operation Mode Selection for FPCk
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Delayed Debounce Filter Mode on both edges</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Immediate Debounce Filter Mode on both edges</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Rising edge: Immediate Debounce Filter Mode, falling edge: no filtering</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Rising edge: no filtering, falling edge: Immediate Debounce Filter Mode</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Rising edge: Delayed Debounce Filter Mode, falling edge: Immediate Debounce Filter Mode</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Rising edge: Immediate Debounce Filter Mode, falling edge: Delayed Debounce Filter Mode</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Prescaler Mode (triggered on rising edge)</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Prescaler Mode (triggered on falling edge)</td></tr>
</table>
</td>
</tr>
<tr>
<td>IPS</td>
<td>3</td>
<td>19 - 21</td>
<td>rw</td>
<td><tt>0x00380000</tt></td>
<td>Input Line Selection for FPCk
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Signal input SINk0 selected</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Signal input SINk1 selected</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Signal input SINk2 selected</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Signal input SINk3 selected</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Signal input SINk4=32-bit SCU module clock fGPTA selected</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Signal input SINk5=preceding FPC output SOLk-1 selected; SIN05 is connected to SOL5</td></tr>
<tr><td>11X</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLK</td>
<td>2</td>
<td>22 - 23</td>
<td>rw</td>
<td><tt>0x00c00000</tt></td>
<td>Clock Selection for FPCk
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>CIock input line 0 selected (32-bit SCU module clock fGPTA)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Clock bus line 1 selected (local PLL clock)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Clock bus line 2 selected (prescaled) 32-bit SCU module clock fGPTA or PLL clock from other unit or DCM 3 clock</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Clock bus line 3 selected DCM 2 clock or PLL clock of other unit or uncompensated PLL clock or uncompensated PLL clock of other unit</td></tr>
</table>
</td>
</tr>
<tr>
<td>RTG</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Reset Timer for FPCk on Glitch
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer for FPCk is decremented on glitch</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer for FPCk is cleared on glitch</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x01ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_FPCTIM5">&nbsp;</a>
<h3>GPTA0_FPCTIM5</h3>
<h3>"GPTA0 Filter and Prescaler Cell Timer Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_FPCTIM5_ADDR = 0xF0001874</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_FPCTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_FPCTIMm_t">GPTAn_FPCTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_FPCTIM5.bits</b>&nbsp;&quot;GPTA0 Filter and Prescaler Cell Timer Register 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_FPCTIMm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_FPCTIMm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_FPCTIMm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TIM</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Timer Value of Filter and Prescaler Cell k
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_PDLCTR">&nbsp;</a>
<h3>GPTA0_PDLCTR</h3>
<h3>"GPTA0 Phase Discrimination Logic Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_PDLCTR_ADDR = 0xF0001878</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_PDLCTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_PDLCTR_t">GPTAn_PDLCTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_PDLCTR.bits</b>&nbsp;&quot;GPTA0 Phase Discrimination Logic Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_PDLCTR_MASK = <tt>0x00000077</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_PDLCTR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_PDLCTR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MUX0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Output Signal Source Selection for PDL0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DCM0 cell input is driven by fed-through FPC0 output lines</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DCM0 cell input is provided with PDL0 "Forward" and "Backward" pulses</td></tr>
</table>
</td>
</tr>
<tr>
<td>TSE0</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>3-Sensor Mode Enable for PDL0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>PDL0 operates in "2-Sensor Mode" and DCM1 cell input is driven by fed-through FPC2 output lines</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PDL0 operates in "3-Sensor Mode" and DCM1 cell input is provided with PDL0 error information</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERR0</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Error Flag for PDL0
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No error has occurred</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Error detected in "3-Sensor Mode": all PDL0 input signals are simultaneously provided with high or low level</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX1</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Output Signal Source Selection for PDL1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DCM2 cell input is driven by fed-through FPC3 output lines</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DCM2 cell input is provided with PDL1 "Forward" and "Backward" pulses</td></tr>
</table>
</td>
</tr>
<tr>
<td>TSE1</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>3-Sensor Mode Enable for PDL1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>PDL1 operates in "2-Sensor Mode" and DCM3 cell input is driven by fed-through FPC5 output lines</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PDL1 operates in "3-Sensor Mode" and DCM3 cell input is provided with PDL1 error information</td></tr>
</table>
</td>
</tr>
<tr>
<td>ERR1</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Error Flag for PDL1
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No error has occurred</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Error detected in "3-Sensor Mode": all PDL1 input signals are simultaneously provided with high or low level</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000077</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000077</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000044</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DCMCTR0">&nbsp;</a>
<h3>GPTA0_DCMCTR0</h3>
<h3>"GPTA0 Duty Cycle Measurement Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DCMCTR0_ADDR = 0xF0001880</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DCMCTR0.bits</b>&nbsp;&quot;GPTA0 Duty Cycle Measurement Control Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_DCMCTRm_MASK = <tt>0x000003ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_DCMCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_DCMCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RCA</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Trigger Source Selection for Capture Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer contents are copied to DCMCAVk capture register on a falling input signal edge</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer contents are copied to capture register on a rising input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCA</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Trigger Source for Capture/Compare Register Update
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture/Compare register DCMCOVk is not affected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer contents are copied to DCMCOVk capture/compare register on the opposite edge selected by RCAk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RZE</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Timer Reset on Rising Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is reset on a rising input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>FZE</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Timer Reset on Falling Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is reset on a falling input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>RCK</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Output Pulse on Rising Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DCM output line is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DCM output line is provided with a single clock pulse generated on a rising input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>FCK</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Output Pulse on Falling Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DCM output line is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DCM output line is provided with a single clock pulse generated on a falling input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>QCK</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Additional Output Pulse Generation
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DCM output line is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DCM output line is immediately provided with a single clock pulse</td></tr>
</table>
</td>
</tr>
<tr>
<td>RRE</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Interrupt Request on Rising Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt request is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt request is set on rising input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>FRE</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Interrupt Request on Falling Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt request is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt request is set on falling input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>CRE</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Interrupt Request on Compare Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt request is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt request is set when the timer matches capture/compare register DCMCOVk</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000003bf</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DCMTIM0">&nbsp;</a>
<h3>GPTA0_DCMTIM0</h3>
<h3>"GPTA0 Duty Cycle Measurement Timer Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DCMTIM0_ADDR = 0xF0001884</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DCMTIM0.bits</b>&nbsp;&quot;GPTA0 Duty Cycle Measurement Timer Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_DCMTIMm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_DCMTIMm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_DCMTIMm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TIM</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Timer Value of DCMk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DCMCAV0">&nbsp;</a>
<h3>GPTA0_DCMCAV0</h3>
<h3>"GPTA0 Duty Cycle Measurement Capture Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DCMCAV0_ADDR = 0xF0001888</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCAVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DCMCAV0.bits</b>&nbsp;&quot;GPTA0 Duty Cycle Measurement Capture Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_DCMCAVm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_DCMCAVm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_DCMCAVm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CAV</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture Value of DCMk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DCMCOV0">&nbsp;</a>
<h3>GPTA0_DCMCOV0</h3>
<h3>"GPTA0 Duty Cycle Measurement Capture/Compare Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DCMCOV0_ADDR = 0xF000188C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCOVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DCMCOV0.bits</b>&nbsp;&quot;GPTA0 Duty Cycle Measurement Capture/Compare Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_DCMCOVm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_DCMCOVm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_DCMCOVm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>COV</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Value of DCMk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DCMCTR1">&nbsp;</a>
<h3>GPTA0_DCMCTR1</h3>
<h3>"GPTA0 Duty Cycle Measurement Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DCMCTR1_ADDR = 0xF0001890</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DCMCTR1.bits</b>&nbsp;&quot;GPTA0 Duty Cycle Measurement Control Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_DCMCTRm_MASK = <tt>0x000003ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_DCMCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_DCMCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RCA</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Trigger Source Selection for Capture Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer contents are copied to DCMCAVk capture register on a falling input signal edge</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer contents are copied to capture register on a rising input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCA</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Trigger Source for Capture/Compare Register Update
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture/Compare register DCMCOVk is not affected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer contents are copied to DCMCOVk capture/compare register on the opposite edge selected by RCAk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RZE</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Timer Reset on Rising Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is reset on a rising input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>FZE</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Timer Reset on Falling Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is reset on a falling input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>RCK</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Output Pulse on Rising Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DCM output line is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DCM output line is provided with a single clock pulse generated on a rising input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>FCK</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Output Pulse on Falling Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DCM output line is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DCM output line is provided with a single clock pulse generated on a falling input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>QCK</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Additional Output Pulse Generation
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DCM output line is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DCM output line is immediately provided with a single clock pulse</td></tr>
</table>
</td>
</tr>
<tr>
<td>RRE</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Interrupt Request on Rising Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt request is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt request is set on rising input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>FRE</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Interrupt Request on Falling Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt request is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt request is set on falling input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>CRE</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Interrupt Request on Compare Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt request is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt request is set when the timer matches capture/compare register DCMCOVk</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000003bf</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DCMTIM1">&nbsp;</a>
<h3>GPTA0_DCMTIM1</h3>
<h3>"GPTA0 Duty Cycle Measurement Timer Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DCMTIM1_ADDR = 0xF0001894</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DCMTIM1.bits</b>&nbsp;&quot;GPTA0 Duty Cycle Measurement Timer Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_DCMTIMm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_DCMTIMm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_DCMTIMm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TIM</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Timer Value of DCMk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DCMCAV1">&nbsp;</a>
<h3>GPTA0_DCMCAV1</h3>
<h3>"GPTA0 Duty Cycle Measurement Capture Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DCMCAV1_ADDR = 0xF0001898</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCAVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DCMCAV1.bits</b>&nbsp;&quot;GPTA0 Duty Cycle Measurement Capture Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_DCMCAVm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_DCMCAVm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_DCMCAVm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CAV</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture Value of DCMk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DCMCOV1">&nbsp;</a>
<h3>GPTA0_DCMCOV1</h3>
<h3>"GPTA0 Duty Cycle Measurement Capture/Compare Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DCMCOV1_ADDR = 0xF000189C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCOVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DCMCOV1.bits</b>&nbsp;&quot;GPTA0 Duty Cycle Measurement Capture/Compare Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_DCMCOVm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_DCMCOVm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_DCMCOVm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>COV</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Value of DCMk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DCMCTR2">&nbsp;</a>
<h3>GPTA0_DCMCTR2</h3>
<h3>"GPTA0 Duty Cycle Measurement Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DCMCTR2_ADDR = 0xF00018A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DCMCTR2.bits</b>&nbsp;&quot;GPTA0 Duty Cycle Measurement Control Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_DCMCTRm_MASK = <tt>0x000003ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_DCMCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_DCMCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RCA</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Trigger Source Selection for Capture Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer contents are copied to DCMCAVk capture register on a falling input signal edge</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer contents are copied to capture register on a rising input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCA</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Trigger Source for Capture/Compare Register Update
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture/Compare register DCMCOVk is not affected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer contents are copied to DCMCOVk capture/compare register on the opposite edge selected by RCAk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RZE</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Timer Reset on Rising Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is reset on a rising input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>FZE</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Timer Reset on Falling Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is reset on a falling input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>RCK</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Output Pulse on Rising Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DCM output line is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DCM output line is provided with a single clock pulse generated on a rising input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>FCK</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Output Pulse on Falling Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DCM output line is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DCM output line is provided with a single clock pulse generated on a falling input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>QCK</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Additional Output Pulse Generation
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DCM output line is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DCM output line is immediately provided with a single clock pulse</td></tr>
</table>
</td>
</tr>
<tr>
<td>RRE</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Interrupt Request on Rising Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt request is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt request is set on rising input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>FRE</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Interrupt Request on Falling Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt request is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt request is set on falling input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>CRE</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Interrupt Request on Compare Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt request is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt request is set when the timer matches capture/compare register DCMCOVk</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000003bf</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DCMTIM2">&nbsp;</a>
<h3>GPTA0_DCMTIM2</h3>
<h3>"GPTA0 Duty Cycle Measurement Timer Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DCMTIM2_ADDR = 0xF00018A4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DCMTIM2.bits</b>&nbsp;&quot;GPTA0 Duty Cycle Measurement Timer Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_DCMTIMm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_DCMTIMm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_DCMTIMm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TIM</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Timer Value of DCMk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DCMCAV2">&nbsp;</a>
<h3>GPTA0_DCMCAV2</h3>
<h3>"GPTA0 Duty Cycle Measurement Capture Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DCMCAV2_ADDR = 0xF00018A8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCAVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DCMCAV2.bits</b>&nbsp;&quot;GPTA0 Duty Cycle Measurement Capture Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_DCMCAVm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_DCMCAVm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_DCMCAVm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CAV</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture Value of DCMk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DCMCOV2">&nbsp;</a>
<h3>GPTA0_DCMCOV2</h3>
<h3>"GPTA0 Duty Cycle Measurement Capture/Compare Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DCMCOV2_ADDR = 0xF00018AC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCOVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DCMCOV2.bits</b>&nbsp;&quot;GPTA0 Duty Cycle Measurement Capture/Compare Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_DCMCOVm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_DCMCOVm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_DCMCOVm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>COV</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Value of DCMk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DCMCTR3">&nbsp;</a>
<h3>GPTA0_DCMCTR3</h3>
<h3>"GPTA0 Duty Cycle Measurement Control Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DCMCTR3_ADDR = 0xF00018B0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCTRm_t">GPTAn_DCMCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DCMCTR3.bits</b>&nbsp;&quot;GPTA0 Duty Cycle Measurement Control Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_DCMCTRm_MASK = <tt>0x000003ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_DCMCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_DCMCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RCA</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Trigger Source Selection for Capture Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer contents are copied to DCMCAVk capture register on a falling input signal edge</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer contents are copied to capture register on a rising input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCA</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Trigger Source for Capture/Compare Register Update
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture/Compare register DCMCOVk is not affected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer contents are copied to DCMCOVk capture/compare register on the opposite edge selected by RCAk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RZE</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Timer Reset on Rising Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is reset on a rising input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>FZE</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Timer Reset on Falling Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is reset on a falling input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>RCK</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Output Pulse on Rising Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DCM output line is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DCM output line is provided with a single clock pulse generated on a rising input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>FCK</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Output Pulse on Falling Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DCM output line is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DCM output line is provided with a single clock pulse generated on a falling input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>QCK</td>
<td>1</td>
<td>6 - 6</td>
<td>w</td>
<td><tt>0x00000040</tt></td>
<td>Additional Output Pulse Generation
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DCM output line is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DCM output line is immediately provided with a single clock pulse</td></tr>
</table>
</td>
</tr>
<tr>
<td>RRE</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Interrupt Request on Rising Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt request is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt request is set on rising input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>FRE</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Interrupt Request on Falling Edge
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt request is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt request is set on falling input signal edge</td></tr>
</table>
</td>
</tr>
<tr>
<td>CRE</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Interrupt Request on Compare Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt request is not affected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt request is set when the timer matches capture/compare register DCMCOVk</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000003bf</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DCMTIM3">&nbsp;</a>
<h3>GPTA0_DCMTIM3</h3>
<h3>"GPTA0 Duty Cycle Measurement Timer Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DCMTIM3_ADDR = 0xF00018B4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMTIMm_t">GPTAn_DCMTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DCMTIM3.bits</b>&nbsp;&quot;GPTA0 Duty Cycle Measurement Timer Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_DCMTIMm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_DCMTIMm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_DCMTIMm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TIM</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Timer Value of DCMk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DCMCAV3">&nbsp;</a>
<h3>GPTA0_DCMCAV3</h3>
<h3>"GPTA0 Duty Cycle Measurement Capture Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DCMCAV3_ADDR = 0xF00018B8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCAVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCAVm_t">GPTAn_DCMCAVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DCMCAV3.bits</b>&nbsp;&quot;GPTA0 Duty Cycle Measurement Capture Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_DCMCAVm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_DCMCAVm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_DCMCAVm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CAV</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture Value of DCMk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_DCMCOV3">&nbsp;</a>
<h3>GPTA0_DCMCOV3</h3>
<h3>"GPTA0 Duty Cycle Measurement Capture/Compare Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_DCMCOV3_ADDR = 0xF00018BC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_DCMCOVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_DCMCOVm_t">GPTAn_DCMCOVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_DCMCOV3.bits</b>&nbsp;&quot;GPTA0 Duty Cycle Measurement Capture/Compare Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_DCMCOVm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_DCMCOVm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_DCMCOVm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>COV</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Value of DCMk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_PLLCTR">&nbsp;</a>
<h3>GPTA0_PLLCTR</h3>
<h3>"GPTA0 Phase Locked Loop Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_PLLCTR_ADDR = 0xF00018C0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_PLLCTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_PLLCTR_t">GPTAn_PLLCTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_PLLCTR.bits</b>&nbsp;&quot;GPTA0 Phase Locked Loop Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_PLLCTR_MASK = <tt>0x0000001f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_PLLCTR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_PLLCTR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MUX</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Trigger Input Channel Selection
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>DCM0 output is selected as PLL input</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>DCM1 output is selected as PLL input</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>DCM2 output is selected as PLL input</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>DCM3 output is selected as PLL input</td></tr>
</table>
</td>
</tr>
<tr>
<td>AEN</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Automatic End Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Automatic End Mode is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Automatic End Mode is enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>Unexpected Period End Behavior
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Counter decrements with constant frequency</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Counter is allowed to decrement with fGPTA frequency in case of an input signal period length' reduction</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Interrupt Service Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt request is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An interrupt request is set when the number of remaining output pulses to be generated reaches zero</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000001f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000008</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_PLLMTI">&nbsp;</a>
<h3>GPTA0_PLLMTI</h3>
<h3>"GPTA0 Phase Locked Loop Microtick Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_PLLMTI_ADDR = 0xF00018C4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_PLLMTI_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_PLLMTI_t">GPTAn_PLLMTI_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_PLLMTI.bits</b>&nbsp;&quot;GPTA0 Phase Locked Loop Microtick Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_PLLMTI_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_PLLMTI_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_PLLMTI_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MTI</td>
<td>16</td>
<td>0 - 15</td>
<td>rw</td>
<td><tt>0x0000ffff</tt></td>
<td>Microtick Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_PLLCNT">&nbsp;</a>
<h3>GPTA0_PLLCNT</h3>
<h3>"GPTA0 Phase Locked Loop Counter Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_PLLCNT_ADDR = 0xF00018C8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_PLLCNT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_PLLCNT_t">GPTAn_PLLCNT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_PLLCNT.bits</b>&nbsp;&quot;GPTA0 Phase Locked Loop Counter Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_PLLCNT_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_PLLCNT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_PLLCNT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CNT</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Pulse Counter
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_PLLSTP">&nbsp;</a>
<h3>GPTA0_PLLSTP</h3>
<h3>"GPTA0 Phase Locked Loop Step Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_PLLSTP_ADDR = 0xF00018CC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_PLLSTP_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_PLLSTP_t">GPTAn_PLLSTP_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_PLLSTP.bits</b>&nbsp;&quot;GPTA0 Phase Locked Loop Step Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_PLLSTP_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_PLLSTP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_PLLSTP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>STP</td>
<td>16</td>
<td>0 - 15</td>
<td>rw</td>
<td><tt>0x0000ffff</tt></td>
<td>Step Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_PLLREV">&nbsp;</a>
<h3>GPTA0_PLLREV</h3>
<h3>"GPTA0 Phase Locked Loop Reload Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_PLLREV_ADDR = 0xF00018D0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_PLLREV_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_PLLREV_t">GPTAn_PLLREV_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_PLLREV.bits</b>&nbsp;&quot;GPTA0 Phase Locked Loop Reload Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_PLLREV_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_PLLREV_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_PLLREV_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REV</td>
<td>24</td>
<td>0 - 23</td>
<td>rw</td>
<td><tt>0x00ffffff</tt></td>
<td>Reload Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_PLLDTR">&nbsp;</a>
<h3>GPTA0_PLLDTR</h3>
<h3>"GPTA0 Phase Locked Loop Delta Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_PLLDTR_ADDR = 0xF00018D4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_PLLDTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_PLLDTR_t">GPTAn_PLLDTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_PLLDTR.bits</b>&nbsp;&quot;GPTA0 Phase Locked Loop Delta Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_PLLDTR_MASK = <tt>0x01ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_PLLDTR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_PLLDTR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DTR</td>
<td>25</td>
<td>0 - 24</td>
<td>rwh</td>
<td><tt>0x01ffffff</tt></td>
<td>Delta Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x01ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x01ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x01ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_CKBCTR">&nbsp;</a>
<h3>GPTA0_CKBCTR</h3>
<h3>"GPTA0 Clock Bus Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_CKBCTR_ADDR = 0xF00018D8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_CKBCTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0000FFFF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_CKBCTR_t">GPTAn_CKBCTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_CKBCTR.bits</b>&nbsp;&quot;GPTA0 Clock Bus Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_CKBCTR_MASK = <tt>0x001fffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_CKBCTR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_CKBCTR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DFA02</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>Clock Line 2 Driving Source Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CLK2 is provided with the 32-bit SCU module clock fGPTA divided by 2DFA02</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CLK2 is provided with the 32-bit SCU module clock fGPTA divided by 2DFA02</td></tr>
<tr><td>13</td><td>&nbsp;</td><td>CLK2 is provided with the 32-bit SCU module clock fGPTA divided by 2DFA02</td></tr>
<tr><td>14</td><td>&nbsp;</td><td>CLK2 is driven by PLL clock of other 32-bit SCU unit</td></tr>
<tr><td>15</td><td>&nbsp;</td><td>CLK2 is driven by DCM3 output</td></tr>
</table>
</td>
</tr>
<tr>
<td>DFA04</td>
<td>4</td>
<td>4 - 7</td>
<td>rw</td>
<td><tt>0x000000f0</tt></td>
<td>Clock Line 4 Driving Source Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CLK4 is provided with the 32-bit SCU module clock fGPTA divided by 2DFA04</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CLK4 is provided with the 32-bit SCU module clock fGPTA divided by 2DFA04</td></tr>
<tr><td>14</td><td>&nbsp;</td><td>CLK4 is provided with the 32-bit SCU module clock fGPTA divided by 2DFA04</td></tr>
<tr><td>15</td><td>&nbsp;</td><td>CLK4 is driven by DCM1 output</td></tr>
</table>
</td>
</tr>
<tr>
<td>DFA06</td>
<td>4</td>
<td>8 - 11</td>
<td>rw</td>
<td><tt>0x00000f00</tt></td>
<td>Clock Line 6 Driving Source Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CLK6 is provided with the 32-bit SCU module clock fGPTA divided by 2DFA06</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CLK6 is provided with the 32-bit SCU module clock fGPTA divided by 2DFA06</td></tr>
<tr><td>14</td><td>&nbsp;</td><td>CLK6 is provided with the 32-bit SCU module clock fGPTA divided by 2DFA06</td></tr>
<tr><td>15</td><td>&nbsp;</td><td>CLK6 is driven by FPC1 output</td></tr>
</table>
</td>
</tr>
<tr>
<td>DFA07</td>
<td>4</td>
<td>12 - 15</td>
<td>rw</td>
<td><tt>0x0000f000</tt></td>
<td>Clock Line 7 Driving Source Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CLK7 is provided with the 32-bit SCU module clock fGPTA divided by 2DFA07</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CLK7 is provided with the 32-bit SCU module clock fGPTA divided by 2DFA07</td></tr>
<tr><td>14</td><td>&nbsp;</td><td>CLK7 is provided with the 32-bit SCU module clock fGPTA divided by 2DFA07</td></tr>
<tr><td>15</td><td>&nbsp;</td><td>CLK7 is driven by FPC4 output</td></tr>
</table>
</td>
</tr>
<tr>
<td>DFA03</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Clock Line 3 Driving Source Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CLK3 is driven by DCM2 output</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CLK3 is driven by PLL clock of other 32-bit SCU unit</td></tr>
<tr><td>2</td><td>&nbsp;</td><td>CLK3 is driven by uncompensated PLL clock</td></tr>
<tr><td>3</td><td>&nbsp;</td><td>CLK3 is driven by uncompensated PLL clock of other 32-bit SCU unit</td></tr>
</table>
</td>
</tr>
<tr>
<td>DFALTC</td>
<td>3</td>
<td>18 - 20</td>
<td>rw</td>
<td><tt>0x001c0000</tt></td>
<td>Dividing Factor for LTC Prescaler Clock Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The LTCPRE clock is provided with the 32-bit SCU module clock fGPTA divided by 2DFALTC.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The LTCPRE clock is provided with the 32-bit SCU module clock fGPTA divided by 2DFALTC.</td></tr>
<tr><td>7</td><td>&nbsp;</td><td>The LTCPRE clock is provided with the 32-bit SCU module clock fGPTA divided by 2DFALTC.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x001fffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x001fffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCTR0">&nbsp;</a>
<h3>GPTA0_GTCTR0</h3>
<h3>"GPTA0 Global Timer Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCTR0_ADDR = 0xF00018E0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCTRm_t">GPTAn_GTCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCTR0.bits</b>&nbsp;&quot;GPTA0 Global Timer Control Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCTRm_MASK = <tt>0x000000ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SCO</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>TGE Flag Source Selection
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>10th bit is used as TGE flag.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>11</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>21</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>31</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>41</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>51</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>61</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>71</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>81</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>91</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>101</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>111</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>121</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>131</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>24th bit is used as TGE flag.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>25th bit is used as TGE flag.</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Timer Clock Selection
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Clock bus line CLK0 selected</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Clock bus line CLK1 selected</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Clock bus line CLK2 selected</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Clock bus line CLK3 selected</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Clock bus line CLK4 selected</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Clock bus line CLK5 selected</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Clock bus line CLK6 selected</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Clock bus line CLK7 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt request is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An interrupt request is generated when timer GTk overflows</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000000ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTREV0">&nbsp;</a>
<h3>GPTA0_GTREV0</h3>
<h3>"GPTA0 Global Timer Reload Value Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTREV0_ADDR = 0xF00018E4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTREVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTREVm_t">GPTAn_GTREVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTREV0.bits</b>&nbsp;&quot;GPTA0 Global Timer Reload Value Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTREVm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTREVm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTREVm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REV</td>
<td>24</td>
<td>0 - 23</td>
<td>rw</td>
<td><tt>0x00ffffff</tt></td>
<td>Reload Value of Global Timer k
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTTIM0">&nbsp;</a>
<h3>GPTA0_GTTIM0</h3>
<h3>"GPTA0 Global Timer Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTTIM0_ADDR = 0xF00018E8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTTIMm_t">GPTAn_GTTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTTIM0.bits</b>&nbsp;&quot;GPTA0 Global Timer Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTTIMm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTTIMm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTTIMm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TIM</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Timer Value of Global Timer k
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCTR1">&nbsp;</a>
<h3>GPTA0_GTCTR1</h3>
<h3>"GPTA0 Global Timer Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCTR1_ADDR = 0xF00018F0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCTRm_t">GPTAn_GTCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCTR1.bits</b>&nbsp;&quot;GPTA0 Global Timer Control Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCTRm_MASK = <tt>0x000000ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SCO</td>
<td>4</td>
<td>0 - 3</td>
<td>rw</td>
<td><tt>0x0000000f</tt></td>
<td>TGE Flag Source Selection
<table class="valdesc">
<tr><td>0000</td><td>&nbsp;</td><td>10th bit is used as TGE flag.</td></tr>
<tr><td>0001</td><td>&nbsp;</td><td>11</td></tr>
<tr><td>0010</td><td>&nbsp;</td><td>21</td></tr>
<tr><td>0011</td><td>&nbsp;</td><td>31</td></tr>
<tr><td>0100</td><td>&nbsp;</td><td>41</td></tr>
<tr><td>0101</td><td>&nbsp;</td><td>51</td></tr>
<tr><td>0110</td><td>&nbsp;</td><td>61</td></tr>
<tr><td>0111</td><td>&nbsp;</td><td>71</td></tr>
<tr><td>1000</td><td>&nbsp;</td><td>81</td></tr>
<tr><td>1001</td><td>&nbsp;</td><td>91</td></tr>
<tr><td>1010</td><td>&nbsp;</td><td>101</td></tr>
<tr><td>1011</td><td>&nbsp;</td><td>111</td></tr>
<tr><td>1100</td><td>&nbsp;</td><td>121</td></tr>
<tr><td>1101</td><td>&nbsp;</td><td>131</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>24th bit is used as TGE flag.</td></tr>
<tr><td>1111</td><td>&nbsp;</td><td>25th bit is used as TGE flag.</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX</td>
<td>3</td>
<td>4 - 6</td>
<td>rw</td>
<td><tt>0x00000070</tt></td>
<td>Timer Clock Selection
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Clock bus line CLK0 selected</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Clock bus line CLK1 selected</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Clock bus line CLK2 selected</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Clock bus line CLK3 selected</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Clock bus line CLK4 selected</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>Clock bus line CLK5 selected</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>Clock bus line CLK6 selected</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>Clock bus line CLK7 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The interrupt request is disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An interrupt request is generated when timer GTk overflows</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000000ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTREV1">&nbsp;</a>
<h3>GPTA0_GTREV1</h3>
<h3>"GPTA0 Global Timer Reload Value Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTREV1_ADDR = 0xF00018F4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTREVm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTREVm_t">GPTAn_GTREVm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTREV1.bits</b>&nbsp;&quot;GPTA0 Global Timer Reload Value Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTREVm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTREVm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTREVm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>REV</td>
<td>24</td>
<td>0 - 23</td>
<td>rw</td>
<td><tt>0x00ffffff</tt></td>
<td>Reload Value of Global Timer k
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTTIM1">&nbsp;</a>
<h3>GPTA0_GTTIM1</h3>
<h3>"GPTA0 Global Timer Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTTIM1_ADDR = 0xF00018F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTTIMm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTTIMm_t">GPTAn_GTTIMm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTTIM1.bits</b>&nbsp;&quot;GPTA0 Global Timer Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTTIMm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTTIMm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTTIMm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TIM</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Timer Value of Global Timer k
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR00">&nbsp;</a>
<h3>GPTA0_GTCCTR00</h3>
<h3>"GPTA0 Global Timer Cell Control Register 00"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR00_ADDR = 0xF0001900</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR00.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 00 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR00.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 00 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR00">&nbsp;</a>
<h3>GPTA0_GTCXR00</h3>
<h3>"GPTA0 Global Timer Cell X Register 00"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR00_ADDR = 0xF0001904</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR00.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 00&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR01">&nbsp;</a>
<h3>GPTA0_GTCCTR01</h3>
<h3>"GPTA0 Global Timer Cell Control Register 01"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR01_ADDR = 0xF0001908</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR01.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 01 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR01.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 01 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR01">&nbsp;</a>
<h3>GPTA0_GTCXR01</h3>
<h3>"GPTA0 Global Timer Cell X Register 01"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR01_ADDR = 0xF000190C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR01.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 01&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR02">&nbsp;</a>
<h3>GPTA0_GTCCTR02</h3>
<h3>"GPTA0 Global Timer Cell Control Register 02"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR02_ADDR = 0xF0001910</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR02.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 02 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR02.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 02 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR02">&nbsp;</a>
<h3>GPTA0_GTCXR02</h3>
<h3>"GPTA0 Global Timer Cell X Register 02"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR02_ADDR = 0xF0001914</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR02.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 02&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR03">&nbsp;</a>
<h3>GPTA0_GTCCTR03</h3>
<h3>"GPTA0 Global Timer Cell Control Register 03"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR03_ADDR = 0xF0001918</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR03.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 03 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR03.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 03 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR03">&nbsp;</a>
<h3>GPTA0_GTCXR03</h3>
<h3>"GPTA0 Global Timer Cell X Register 03"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR03_ADDR = 0xF000191C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR03.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 03&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR04">&nbsp;</a>
<h3>GPTA0_GTCCTR04</h3>
<h3>"GPTA0 Global Timer Cell Control Register 04"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR04_ADDR = 0xF0001920</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR04.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 04 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR04.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 04 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR04">&nbsp;</a>
<h3>GPTA0_GTCXR04</h3>
<h3>"GPTA0 Global Timer Cell X Register 04"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR04_ADDR = 0xF0001924</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR04.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 04&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR05">&nbsp;</a>
<h3>GPTA0_GTCCTR05</h3>
<h3>"GPTA0 Global Timer Cell Control Register 05"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR05_ADDR = 0xF0001928</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR05.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 05 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR05.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 05 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR05">&nbsp;</a>
<h3>GPTA0_GTCXR05</h3>
<h3>"GPTA0 Global Timer Cell X Register 05"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR05_ADDR = 0xF000192C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR05.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 05&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR06">&nbsp;</a>
<h3>GPTA0_GTCCTR06</h3>
<h3>"GPTA0 Global Timer Cell Control Register 06"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR06_ADDR = 0xF0001930</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR06.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 06 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR06.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 06 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR06">&nbsp;</a>
<h3>GPTA0_GTCXR06</h3>
<h3>"GPTA0 Global Timer Cell X Register 06"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR06_ADDR = 0xF0001934</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR06.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 06&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR07">&nbsp;</a>
<h3>GPTA0_GTCCTR07</h3>
<h3>"GPTA0 Global Timer Cell Control Register 07"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR07_ADDR = 0xF0001938</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR07.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 07 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR07.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 07 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR07">&nbsp;</a>
<h3>GPTA0_GTCXR07</h3>
<h3>"GPTA0 Global Timer Cell X Register 07"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR07_ADDR = 0xF000193C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR07.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 07&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR08">&nbsp;</a>
<h3>GPTA0_GTCCTR08</h3>
<h3>"GPTA0 Global Timer Cell Control Register 08"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR08_ADDR = 0xF0001940</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR08.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 08 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR08.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 08 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR08">&nbsp;</a>
<h3>GPTA0_GTCXR08</h3>
<h3>"GPTA0 Global Timer Cell X Register 08"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR08_ADDR = 0xF0001944</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR08.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 08&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR09">&nbsp;</a>
<h3>GPTA0_GTCCTR09</h3>
<h3>"GPTA0 Global Timer Cell Control Register 09"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR09_ADDR = 0xF0001948</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR09.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 09 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR09.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 09 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR09">&nbsp;</a>
<h3>GPTA0_GTCXR09</h3>
<h3>"GPTA0 Global Timer Cell X Register 09"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR09_ADDR = 0xF000194C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR09.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 09&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR10">&nbsp;</a>
<h3>GPTA0_GTCCTR10</h3>
<h3>"GPTA0 Global Timer Cell Control Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR10_ADDR = 0xF0001950</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR10.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 10 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR10.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 10 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR10">&nbsp;</a>
<h3>GPTA0_GTCXR10</h3>
<h3>"GPTA0 Global Timer Cell X Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR10_ADDR = 0xF0001954</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR10.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 10&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR11">&nbsp;</a>
<h3>GPTA0_GTCCTR11</h3>
<h3>"GPTA0 Global Timer Cell Control Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR11_ADDR = 0xF0001958</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR11.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 11 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR11.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 11 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR11">&nbsp;</a>
<h3>GPTA0_GTCXR11</h3>
<h3>"GPTA0 Global Timer Cell X Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR11_ADDR = 0xF000195C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR11.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 11&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR12">&nbsp;</a>
<h3>GPTA0_GTCCTR12</h3>
<h3>"GPTA0 Global Timer Cell Control Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR12_ADDR = 0xF0001960</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR12.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 12 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR12.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 12 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR12">&nbsp;</a>
<h3>GPTA0_GTCXR12</h3>
<h3>"GPTA0 Global Timer Cell X Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR12_ADDR = 0xF0001964</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR12.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 12&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR13">&nbsp;</a>
<h3>GPTA0_GTCCTR13</h3>
<h3>"GPTA0 Global Timer Cell Control Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR13_ADDR = 0xF0001968</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR13.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 13 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR13.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 13 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR13">&nbsp;</a>
<h3>GPTA0_GTCXR13</h3>
<h3>"GPTA0 Global Timer Cell X Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR13_ADDR = 0xF000196C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR13.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 13&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR14">&nbsp;</a>
<h3>GPTA0_GTCCTR14</h3>
<h3>"GPTA0 Global Timer Cell Control Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR14_ADDR = 0xF0001970</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR14.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 14 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR14.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 14 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR14">&nbsp;</a>
<h3>GPTA0_GTCXR14</h3>
<h3>"GPTA0 Global Timer Cell X Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR14_ADDR = 0xF0001974</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR14.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 14&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR15">&nbsp;</a>
<h3>GPTA0_GTCCTR15</h3>
<h3>"GPTA0 Global Timer Cell Control Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR15_ADDR = 0xF0001978</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR15.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 15 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR15.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 15 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR15">&nbsp;</a>
<h3>GPTA0_GTCXR15</h3>
<h3>"GPTA0 Global Timer Cell X Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR15_ADDR = 0xF000197C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR15.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 15&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR16">&nbsp;</a>
<h3>GPTA0_GTCCTR16</h3>
<h3>"GPTA0 Global Timer Cell Control Register 16"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR16_ADDR = 0xF0001980</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR16.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 16 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR16.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 16 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR16">&nbsp;</a>
<h3>GPTA0_GTCXR16</h3>
<h3>"GPTA0 Global Timer Cell X Register 16"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR16_ADDR = 0xF0001984</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR16.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 16&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR17">&nbsp;</a>
<h3>GPTA0_GTCCTR17</h3>
<h3>"GPTA0 Global Timer Cell Control Register 17"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR17_ADDR = 0xF0001988</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR17.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 17 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR17.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 17 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR17">&nbsp;</a>
<h3>GPTA0_GTCXR17</h3>
<h3>"GPTA0 Global Timer Cell X Register 17"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR17_ADDR = 0xF000198C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR17.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 17&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR18">&nbsp;</a>
<h3>GPTA0_GTCCTR18</h3>
<h3>"GPTA0 Global Timer Cell Control Register 18"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR18_ADDR = 0xF0001990</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR18.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 18 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR18.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 18 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR18">&nbsp;</a>
<h3>GPTA0_GTCXR18</h3>
<h3>"GPTA0 Global Timer Cell X Register 18"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR18_ADDR = 0xF0001994</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR18.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 18&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR19">&nbsp;</a>
<h3>GPTA0_GTCCTR19</h3>
<h3>"GPTA0 Global Timer Cell Control Register 19"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR19_ADDR = 0xF0001998</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR19.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 19 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR19.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 19 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR19">&nbsp;</a>
<h3>GPTA0_GTCXR19</h3>
<h3>"GPTA0 Global Timer Cell X Register 19"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR19_ADDR = 0xF000199C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR19.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 19&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR20">&nbsp;</a>
<h3>GPTA0_GTCCTR20</h3>
<h3>"GPTA0 Global Timer Cell Control Register 20"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR20_ADDR = 0xF00019A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR20.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 20 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR20.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 20 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR20">&nbsp;</a>
<h3>GPTA0_GTCXR20</h3>
<h3>"GPTA0 Global Timer Cell X Register 20"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR20_ADDR = 0xF00019A4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR20.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 20&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR21">&nbsp;</a>
<h3>GPTA0_GTCCTR21</h3>
<h3>"GPTA0 Global Timer Cell Control Register 21"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR21_ADDR = 0xF00019A8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR21.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 21 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR21.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 21 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR21">&nbsp;</a>
<h3>GPTA0_GTCXR21</h3>
<h3>"GPTA0 Global Timer Cell X Register 21"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR21_ADDR = 0xF00019AC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR21.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 21&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR22">&nbsp;</a>
<h3>GPTA0_GTCCTR22</h3>
<h3>"GPTA0 Global Timer Cell Control Register 22"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR22_ADDR = 0xF00019B0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR22.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 22 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR22.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 22 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR22">&nbsp;</a>
<h3>GPTA0_GTCXR22</h3>
<h3>"GPTA0 Global Timer Cell X Register 22"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR22_ADDR = 0xF00019B4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR22.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 22&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR23">&nbsp;</a>
<h3>GPTA0_GTCCTR23</h3>
<h3>"GPTA0 Global Timer Cell Control Register 23"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR23_ADDR = 0xF00019B8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR23.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 23 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR23.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 23 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR23">&nbsp;</a>
<h3>GPTA0_GTCXR23</h3>
<h3>"GPTA0 Global Timer Cell X Register 23"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR23_ADDR = 0xF00019BC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR23.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 23&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR24">&nbsp;</a>
<h3>GPTA0_GTCCTR24</h3>
<h3>"GPTA0 Global Timer Cell Control Register 24"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR24_ADDR = 0xF00019C0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR24.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 24 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR24.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 24 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR24">&nbsp;</a>
<h3>GPTA0_GTCXR24</h3>
<h3>"GPTA0 Global Timer Cell X Register 24"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR24_ADDR = 0xF00019C4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR24.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 24&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR25">&nbsp;</a>
<h3>GPTA0_GTCCTR25</h3>
<h3>"GPTA0 Global Timer Cell Control Register 25"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR25_ADDR = 0xF00019C8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR25.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 25 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR25.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 25 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR25">&nbsp;</a>
<h3>GPTA0_GTCXR25</h3>
<h3>"GPTA0 Global Timer Cell X Register 25"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR25_ADDR = 0xF00019CC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR25.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 25&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR26">&nbsp;</a>
<h3>GPTA0_GTCCTR26</h3>
<h3>"GPTA0 Global Timer Cell Control Register 26"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR26_ADDR = 0xF00019D0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR26.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 26 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR26.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 26 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR26">&nbsp;</a>
<h3>GPTA0_GTCXR26</h3>
<h3>"GPTA0 Global Timer Cell X Register 26"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR26_ADDR = 0xF00019D4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR26.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 26&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR27">&nbsp;</a>
<h3>GPTA0_GTCCTR27</h3>
<h3>"GPTA0 Global Timer Cell Control Register 27"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR27_ADDR = 0xF00019D8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR27.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 27 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR27.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 27 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR27">&nbsp;</a>
<h3>GPTA0_GTCXR27</h3>
<h3>"GPTA0 Global Timer Cell X Register 27"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR27_ADDR = 0xF00019DC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR27.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 27&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR28">&nbsp;</a>
<h3>GPTA0_GTCCTR28</h3>
<h3>"GPTA0 Global Timer Cell Control Register 28"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR28_ADDR = 0xF00019E0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR28.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 28 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR28.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 28 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR28">&nbsp;</a>
<h3>GPTA0_GTCXR28</h3>
<h3>"GPTA0 Global Timer Cell X Register 28"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR28_ADDR = 0xF00019E4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR28.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 28&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR29">&nbsp;</a>
<h3>GPTA0_GTCCTR29</h3>
<h3>"GPTA0 Global Timer Cell Control Register 29"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR29_ADDR = 0xF00019E8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR29.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 29 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR29.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 29 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR29">&nbsp;</a>
<h3>GPTA0_GTCXR29</h3>
<h3>"GPTA0 Global Timer Cell X Register 29"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR29_ADDR = 0xF00019EC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR29.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 29&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR30">&nbsp;</a>
<h3>GPTA0_GTCCTR30</h3>
<h3>"GPTA0 Global Timer Cell Control Register 30"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR30_ADDR = 0xF00019F0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR30.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 30 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR30.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 30 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR30">&nbsp;</a>
<h3>GPTA0_GTCXR30</h3>
<h3>"GPTA0 Global Timer Cell X Register 30"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR30_ADDR = 0xF00019F4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR30.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 30&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCCTR31">&nbsp;</a>
<h3>GPTA0_GTCCTR31</h3>
<h3>"GPTA0 Global Timer Cell Control Register 31"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCCTR31_ADDR = 0xF00019F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCCTRm_t">GPTAn_GTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR31.capt</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 31 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_CAPT_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the GTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>NE</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Not Effective
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M0O/M1O lines are affected either by M0I/M1I lines or by OCM0/OCM1 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCCTR31.comp</b>&nbsp;&quot;GPTA0 Global Timer Cell Control Register 31 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCCTRm_COMP_MASK = <tt>0x0000fdff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GTCk operates in Capture Mode hooked to GT1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT0.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>GTCk operates in Compare Mode hooked to GT1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Interrupt Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request line SQSk is activated when a capture or compare event has occurred.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GES</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Greater Equal Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>An "equal" compare is selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A "greater equal" compare is required.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Capture after Compare Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture after compare is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>After a compare event, the contents of the associated Global Timer as selected by MOD or (depending on control bit CAT) the contents of the alternate Global Timer are copied to the capture/compare register GTCXRk.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CAT</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Capture Alternate Timer
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Global Timer as selected by MOD is captured, if enabled by control bit CAC=1.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The alternate Global Timer is captured.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M0O/M1O lines are affected only by M0I/M1I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of GTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>GTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>GTCkOUT output line state is set by an internal GTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>GTCkOUT output line state is affected by an internal GTCk event and/or by an operation occurred in an adjacent GTCn (n = less or equal k) and reported by the M1I, M0I interface lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000fdff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000079ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008500</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_GTCXR31">&nbsp;</a>
<h3>GPTA0_GTCXR31</h3>
<h3>"GPTA0 Global Timer Cell X Register 31"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_GTCXR31_ADDR = 0xF00019FC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_GTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_GTCXRm_t">GPTAn_GTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_GTCXR31.bits</b>&nbsp;&quot;GPTA0 Global Timer Cell X Register 31&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_GTCXRm_MASK = <tt>0x00ffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_GTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>24</td>
<td>0 - 23</td>
<td>rwh</td>
<td><tt>0x00ffffff</tt></td>
<td>Capture/Compare Register Contents of GTCk
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00ffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00ffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR00">&nbsp;</a>
<h3>GPTA0_LTCCTR00</h3>
<h3>"GPTA0 Local Timer Cell Control Register 00"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR00_ADDR = 0xF0001A00</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR00.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 00 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR00.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 00 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR00.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 00 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR00.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 00 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR00">&nbsp;</a>
<h3>GPTA0_LTCXR00</h3>
<h3>"GPTA0 Local Timer Cell X Register 00"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR00_ADDR = 0xF0001A04</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR00.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 00&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR01">&nbsp;</a>
<h3>GPTA0_LTCCTR01</h3>
<h3>"GPTA0 Local Timer Cell Control Register 01"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR01_ADDR = 0xF0001A08</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR01.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 01 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR01.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 01 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR01.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 01 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR01.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 01 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR01">&nbsp;</a>
<h3>GPTA0_LTCXR01</h3>
<h3>"GPTA0 Local Timer Cell X Register 01"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR01_ADDR = 0xF0001A0C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR01.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 01&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR02">&nbsp;</a>
<h3>GPTA0_LTCCTR02</h3>
<h3>"GPTA0 Local Timer Cell Control Register 02"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR02_ADDR = 0xF0001A10</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR02.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 02 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR02.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 02 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR02.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 02 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR02.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 02 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR02">&nbsp;</a>
<h3>GPTA0_LTCXR02</h3>
<h3>"GPTA0 Local Timer Cell X Register 02"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR02_ADDR = 0xF0001A14</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR02.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 02&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR03">&nbsp;</a>
<h3>GPTA0_LTCCTR03</h3>
<h3>"GPTA0 Local Timer Cell Control Register 03"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR03_ADDR = 0xF0001A18</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR03.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 03 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR03.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 03 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR03.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 03 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR03.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 03 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR03">&nbsp;</a>
<h3>GPTA0_LTCXR03</h3>
<h3>"GPTA0 Local Timer Cell X Register 03"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR03_ADDR = 0xF0001A1C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR03.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 03&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR04">&nbsp;</a>
<h3>GPTA0_LTCCTR04</h3>
<h3>"GPTA0 Local Timer Cell Control Register 04"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR04_ADDR = 0xF0001A20</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR04.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 04 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR04.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 04 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR04.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 04 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR04.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 04 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR04">&nbsp;</a>
<h3>GPTA0_LTCXR04</h3>
<h3>"GPTA0 Local Timer Cell X Register 04"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR04_ADDR = 0xF0001A24</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR04.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 04&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR05">&nbsp;</a>
<h3>GPTA0_LTCCTR05</h3>
<h3>"GPTA0 Local Timer Cell Control Register 05"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR05_ADDR = 0xF0001A28</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR05.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 05 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR05.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 05 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR05.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 05 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR05.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 05 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR05">&nbsp;</a>
<h3>GPTA0_LTCXR05</h3>
<h3>"GPTA0 Local Timer Cell X Register 05"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR05_ADDR = 0xF0001A2C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR05.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 05&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR06">&nbsp;</a>
<h3>GPTA0_LTCCTR06</h3>
<h3>"GPTA0 Local Timer Cell Control Register 06"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR06_ADDR = 0xF0001A30</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR06.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 06 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR06.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 06 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR06.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 06 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR06.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 06 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR06">&nbsp;</a>
<h3>GPTA0_LTCXR06</h3>
<h3>"GPTA0 Local Timer Cell X Register 06"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR06_ADDR = 0xF0001A34</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR06.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 06&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR07">&nbsp;</a>
<h3>GPTA0_LTCCTR07</h3>
<h3>"GPTA0 Local Timer Cell Control Register 07"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR07_ADDR = 0xF0001A38</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR07.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 07 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR07.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 07 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR07.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 07 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR07.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 07 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR07">&nbsp;</a>
<h3>GPTA0_LTCXR07</h3>
<h3>"GPTA0 Local Timer Cell X Register 07"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR07_ADDR = 0xF0001A3C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR07.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 07&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR08">&nbsp;</a>
<h3>GPTA0_LTCCTR08</h3>
<h3>"GPTA0 Local Timer Cell Control Register 08"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR08_ADDR = 0xF0001A40</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR08.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 08 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR08.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 08 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR08.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 08 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR08.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 08 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR08">&nbsp;</a>
<h3>GPTA0_LTCXR08</h3>
<h3>"GPTA0 Local Timer Cell X Register 08"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR08_ADDR = 0xF0001A44</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR08.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 08&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR09">&nbsp;</a>
<h3>GPTA0_LTCCTR09</h3>
<h3>"GPTA0 Local Timer Cell Control Register 09"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR09_ADDR = 0xF0001A48</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR09.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 09 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR09.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 09 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR09.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 09 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR09.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 09 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR09">&nbsp;</a>
<h3>GPTA0_LTCXR09</h3>
<h3>"GPTA0 Local Timer Cell X Register 09"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR09_ADDR = 0xF0001A4C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR09.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 09&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR10">&nbsp;</a>
<h3>GPTA0_LTCCTR10</h3>
<h3>"GPTA0 Local Timer Cell Control Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR10_ADDR = 0xF0001A50</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR10.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 10 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR10.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 10 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR10.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 10 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR10.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 10 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR10">&nbsp;</a>
<h3>GPTA0_LTCXR10</h3>
<h3>"GPTA0 Local Timer Cell X Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR10_ADDR = 0xF0001A54</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR10.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 10&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR11">&nbsp;</a>
<h3>GPTA0_LTCCTR11</h3>
<h3>"GPTA0 Local Timer Cell Control Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR11_ADDR = 0xF0001A58</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR11.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 11 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR11.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 11 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR11.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 11 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR11.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 11 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR11">&nbsp;</a>
<h3>GPTA0_LTCXR11</h3>
<h3>"GPTA0 Local Timer Cell X Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR11_ADDR = 0xF0001A5C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR11.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 11&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR12">&nbsp;</a>
<h3>GPTA0_LTCCTR12</h3>
<h3>"GPTA0 Local Timer Cell Control Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR12_ADDR = 0xF0001A60</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR12.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 12 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR12.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 12 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR12.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 12 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR12.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 12 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR12">&nbsp;</a>
<h3>GPTA0_LTCXR12</h3>
<h3>"GPTA0 Local Timer Cell X Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR12_ADDR = 0xF0001A64</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR12.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 12&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR13">&nbsp;</a>
<h3>GPTA0_LTCCTR13</h3>
<h3>"GPTA0 Local Timer Cell Control Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR13_ADDR = 0xF0001A68</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR13.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 13 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR13.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 13 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR13.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 13 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR13.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 13 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR13">&nbsp;</a>
<h3>GPTA0_LTCXR13</h3>
<h3>"GPTA0 Local Timer Cell X Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR13_ADDR = 0xF0001A6C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR13.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 13&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR14">&nbsp;</a>
<h3>GPTA0_LTCCTR14</h3>
<h3>"GPTA0 Local Timer Cell Control Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR14_ADDR = 0xF0001A70</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR14.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 14 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR14.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 14 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR14.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 14 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR14.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 14 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR14">&nbsp;</a>
<h3>GPTA0_LTCXR14</h3>
<h3>"GPTA0 Local Timer Cell X Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR14_ADDR = 0xF0001A74</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR14.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 14&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR15">&nbsp;</a>
<h3>GPTA0_LTCCTR15</h3>
<h3>"GPTA0 Local Timer Cell Control Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR15_ADDR = 0xF0001A78</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR15.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 15 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR15.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 15 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR15.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 15 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR15.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 15 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR15">&nbsp;</a>
<h3>GPTA0_LTCXR15</h3>
<h3>"GPTA0 Local Timer Cell X Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR15_ADDR = 0xF0001A7C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR15.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 15&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR16">&nbsp;</a>
<h3>GPTA0_LTCCTR16</h3>
<h3>"GPTA0 Local Timer Cell Control Register 16"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR16_ADDR = 0xF0001A80</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR16.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 16 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR16.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 16 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR16.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 16 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR16.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 16 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR16">&nbsp;</a>
<h3>GPTA0_LTCXR16</h3>
<h3>"GPTA0 Local Timer Cell X Register 16"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR16_ADDR = 0xF0001A84</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR16.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 16&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR17">&nbsp;</a>
<h3>GPTA0_LTCCTR17</h3>
<h3>"GPTA0 Local Timer Cell Control Register 17"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR17_ADDR = 0xF0001A88</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR17.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 17 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR17.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 17 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR17.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 17 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR17.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 17 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR17">&nbsp;</a>
<h3>GPTA0_LTCXR17</h3>
<h3>"GPTA0 Local Timer Cell X Register 17"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR17_ADDR = 0xF0001A8C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR17.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 17&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR18">&nbsp;</a>
<h3>GPTA0_LTCCTR18</h3>
<h3>"GPTA0 Local Timer Cell Control Register 18"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR18_ADDR = 0xF0001A90</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR18.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 18 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR18.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 18 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR18.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 18 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR18.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 18 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR18">&nbsp;</a>
<h3>GPTA0_LTCXR18</h3>
<h3>"GPTA0 Local Timer Cell X Register 18"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR18_ADDR = 0xF0001A94</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR18.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 18&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR19">&nbsp;</a>
<h3>GPTA0_LTCCTR19</h3>
<h3>"GPTA0 Local Timer Cell Control Register 19"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR19_ADDR = 0xF0001A98</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR19.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 19 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR19.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 19 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR19.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 19 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR19.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 19 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR19">&nbsp;</a>
<h3>GPTA0_LTCXR19</h3>
<h3>"GPTA0 Local Timer Cell X Register 19"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR19_ADDR = 0xF0001A9C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR19.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 19&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR20">&nbsp;</a>
<h3>GPTA0_LTCCTR20</h3>
<h3>"GPTA0 Local Timer Cell Control Register 20"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR20_ADDR = 0xF0001AA0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR20.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 20 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR20.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 20 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR20.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 20 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR20.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 20 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR20">&nbsp;</a>
<h3>GPTA0_LTCXR20</h3>
<h3>"GPTA0 Local Timer Cell X Register 20"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR20_ADDR = 0xF0001AA4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR20.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 20&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR21">&nbsp;</a>
<h3>GPTA0_LTCCTR21</h3>
<h3>"GPTA0 Local Timer Cell Control Register 21"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR21_ADDR = 0xF0001AA8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR21.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 21 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR21.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 21 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR21.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 21 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR21.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 21 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR21">&nbsp;</a>
<h3>GPTA0_LTCXR21</h3>
<h3>"GPTA0 Local Timer Cell X Register 21"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR21_ADDR = 0xF0001AAC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR21.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 21&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR22">&nbsp;</a>
<h3>GPTA0_LTCCTR22</h3>
<h3>"GPTA0 Local Timer Cell Control Register 22"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR22_ADDR = 0xF0001AB0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR22.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 22 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR22.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 22 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR22.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 22 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR22.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 22 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR22">&nbsp;</a>
<h3>GPTA0_LTCXR22</h3>
<h3>"GPTA0 Local Timer Cell X Register 22"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR22_ADDR = 0xF0001AB4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR22.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 22&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR23">&nbsp;</a>
<h3>GPTA0_LTCCTR23</h3>
<h3>"GPTA0 Local Timer Cell Control Register 23"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR23_ADDR = 0xF0001AB8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR23.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 23 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR23.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 23 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR23.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 23 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR23.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 23 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR23">&nbsp;</a>
<h3>GPTA0_LTCXR23</h3>
<h3>"GPTA0 Local Timer Cell X Register 23"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR23_ADDR = 0xF0001ABC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR23.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 23&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR24">&nbsp;</a>
<h3>GPTA0_LTCCTR24</h3>
<h3>"GPTA0 Local Timer Cell Control Register 24"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR24_ADDR = 0xF0001AC0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR24.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 24 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR24.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 24 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR24.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 24 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR24.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 24 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR24">&nbsp;</a>
<h3>GPTA0_LTCXR24</h3>
<h3>"GPTA0 Local Timer Cell X Register 24"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR24_ADDR = 0xF0001AC4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR24.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 24&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR25">&nbsp;</a>
<h3>GPTA0_LTCCTR25</h3>
<h3>"GPTA0 Local Timer Cell Control Register 25"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR25_ADDR = 0xF0001AC8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR25.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 25 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR25.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 25 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR25.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 25 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR25.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 25 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR25">&nbsp;</a>
<h3>GPTA0_LTCXR25</h3>
<h3>"GPTA0 Local Timer Cell X Register 25"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR25_ADDR = 0xF0001ACC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR25.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 25&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR26">&nbsp;</a>
<h3>GPTA0_LTCCTR26</h3>
<h3>"GPTA0 Local Timer Cell Control Register 26"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR26_ADDR = 0xF0001AD0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR26.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 26 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR26.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 26 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR26.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 26 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR26.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 26 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR26">&nbsp;</a>
<h3>GPTA0_LTCXR26</h3>
<h3>"GPTA0 Local Timer Cell X Register 26"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR26_ADDR = 0xF0001AD4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR26.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 26&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR27">&nbsp;</a>
<h3>GPTA0_LTCCTR27</h3>
<h3>"GPTA0 Local Timer Cell Control Register 27"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR27_ADDR = 0xF0001AD8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR27.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 27 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR27.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 27 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR27.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 27 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR27.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 27 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR27">&nbsp;</a>
<h3>GPTA0_LTCXR27</h3>
<h3>"GPTA0 Local Timer Cell X Register 27"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR27_ADDR = 0xF0001ADC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR27.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 27&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR28">&nbsp;</a>
<h3>GPTA0_LTCCTR28</h3>
<h3>"GPTA0 Local Timer Cell Control Register 28"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR28_ADDR = 0xF0001AE0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR28.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 28 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR28.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 28 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR28.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 28 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR28.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 28 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR28">&nbsp;</a>
<h3>GPTA0_LTCXR28</h3>
<h3>"GPTA0 Local Timer Cell X Register 28"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR28_ADDR = 0xF0001AE4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR28.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 28&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR29">&nbsp;</a>
<h3>GPTA0_LTCCTR29</h3>
<h3>"GPTA0 Local Timer Cell Control Register 29"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR29_ADDR = 0xF0001AE8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR29.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 29 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR29.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 29 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR29.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 29 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR29.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 29 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR29">&nbsp;</a>
<h3>GPTA0_LTCXR29</h3>
<h3>"GPTA0 Local Timer Cell X Register 29"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR29_ADDR = 0xF0001AEC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR29.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 29&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR30">&nbsp;</a>
<h3>GPTA0_LTCCTR30</h3>
<h3>"GPTA0 Local Timer Cell Control Register 30"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR30_ADDR = 0xF0001AF0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR30.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 30 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR30.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 30 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR30.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 30 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR30.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 30 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR30">&nbsp;</a>
<h3>GPTA0_LTCXR30</h3>
<h3>"GPTA0 Local Timer Cell X Register 30"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR30_ADDR = 0xF0001AF4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR30.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 30&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR31">&nbsp;</a>
<h3>GPTA0_LTCCTR31</h3>
<h3>"GPTA0 Local Timer Cell Control Register 31"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR31_ADDR = 0xF0001AF8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR31.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 31 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR31.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 31 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR31.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 31 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR31.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 31 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR31">&nbsp;</a>
<h3>GPTA0_LTCXR31</h3>
<h3>"GPTA0 Local Timer Cell X Register 31"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR31_ADDR = 0xF0001AFC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR31.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 31&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR32">&nbsp;</a>
<h3>GPTA0_LTCCTR32</h3>
<h3>"GPTA0 Local Timer Cell Control Register 32"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR32_ADDR = 0xF0001B00</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR32.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 32 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR32.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 32 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR32.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 32 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR32.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 32 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR32">&nbsp;</a>
<h3>GPTA0_LTCXR32</h3>
<h3>"GPTA0 Local Timer Cell X Register 32"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR32_ADDR = 0xF0001B04</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR32.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 32&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR33">&nbsp;</a>
<h3>GPTA0_LTCCTR33</h3>
<h3>"GPTA0 Local Timer Cell Control Register 33"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR33_ADDR = 0xF0001B08</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR33.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 33 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR33.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 33 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR33.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 33 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR33.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 33 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR33">&nbsp;</a>
<h3>GPTA0_LTCXR33</h3>
<h3>"GPTA0 Local Timer Cell X Register 33"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR33_ADDR = 0xF0001B0C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR33.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 33&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR34">&nbsp;</a>
<h3>GPTA0_LTCCTR34</h3>
<h3>"GPTA0 Local Timer Cell Control Register 34"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR34_ADDR = 0xF0001B10</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR34.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 34 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR34.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 34 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR34.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 34 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR34.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 34 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR34">&nbsp;</a>
<h3>GPTA0_LTCXR34</h3>
<h3>"GPTA0 Local Timer Cell X Register 34"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR34_ADDR = 0xF0001B14</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR34.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 34&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR35">&nbsp;</a>
<h3>GPTA0_LTCCTR35</h3>
<h3>"GPTA0 Local Timer Cell Control Register 35"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR35_ADDR = 0xF0001B18</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR35.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 35 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR35.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 35 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR35.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 35 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR35.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 35 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR35">&nbsp;</a>
<h3>GPTA0_LTCXR35</h3>
<h3>"GPTA0 Local Timer Cell X Register 35"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR35_ADDR = 0xF0001B1C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR35.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 35&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR36">&nbsp;</a>
<h3>GPTA0_LTCCTR36</h3>
<h3>"GPTA0 Local Timer Cell Control Register 36"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR36_ADDR = 0xF0001B20</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR36.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 36 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR36.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 36 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR36.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 36 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR36.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 36 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR36">&nbsp;</a>
<h3>GPTA0_LTCXR36</h3>
<h3>"GPTA0 Local Timer Cell X Register 36"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR36_ADDR = 0xF0001B24</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR36.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 36&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR37">&nbsp;</a>
<h3>GPTA0_LTCCTR37</h3>
<h3>"GPTA0 Local Timer Cell Control Register 37"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR37_ADDR = 0xF0001B28</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR37.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 37 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR37.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 37 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR37.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 37 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR37.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 37 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR37">&nbsp;</a>
<h3>GPTA0_LTCXR37</h3>
<h3>"GPTA0 Local Timer Cell X Register 37"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR37_ADDR = 0xF0001B2C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR37.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 37&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR38">&nbsp;</a>
<h3>GPTA0_LTCCTR38</h3>
<h3>"GPTA0 Local Timer Cell Control Register 38"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR38_ADDR = 0xF0001B30</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR38.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 38 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR38.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 38 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR38.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 38 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR38.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 38 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR38">&nbsp;</a>
<h3>GPTA0_LTCXR38</h3>
<h3>"GPTA0 Local Timer Cell X Register 38"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR38_ADDR = 0xF0001B34</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR38.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 38&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR39">&nbsp;</a>
<h3>GPTA0_LTCCTR39</h3>
<h3>"GPTA0 Local Timer Cell Control Register 39"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR39_ADDR = 0xF0001B38</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR39.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 39 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR39.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 39 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR39.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 39 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR39.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 39 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR39">&nbsp;</a>
<h3>GPTA0_LTCXR39</h3>
<h3>"GPTA0 Local Timer Cell X Register 39"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR39_ADDR = 0xF0001B3C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR39.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 39&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR40">&nbsp;</a>
<h3>GPTA0_LTCCTR40</h3>
<h3>"GPTA0 Local Timer Cell Control Register 40"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR40_ADDR = 0xF0001B40</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR40.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 40 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR40.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 40 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR40.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 40 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR40.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 40 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR40">&nbsp;</a>
<h3>GPTA0_LTCXR40</h3>
<h3>"GPTA0 Local Timer Cell X Register 40"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR40_ADDR = 0xF0001B44</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR40.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 40&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR41">&nbsp;</a>
<h3>GPTA0_LTCCTR41</h3>
<h3>"GPTA0 Local Timer Cell Control Register 41"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR41_ADDR = 0xF0001B48</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR41.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 41 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR41.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 41 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR41.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 41 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR41.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 41 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR41">&nbsp;</a>
<h3>GPTA0_LTCXR41</h3>
<h3>"GPTA0 Local Timer Cell X Register 41"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR41_ADDR = 0xF0001B4C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR41.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 41&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR42">&nbsp;</a>
<h3>GPTA0_LTCCTR42</h3>
<h3>"GPTA0 Local Timer Cell Control Register 42"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR42_ADDR = 0xF0001B50</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR42.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 42 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR42.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 42 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR42.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 42 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR42.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 42 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR42">&nbsp;</a>
<h3>GPTA0_LTCXR42</h3>
<h3>"GPTA0 Local Timer Cell X Register 42"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR42_ADDR = 0xF0001B54</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR42.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 42&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR43">&nbsp;</a>
<h3>GPTA0_LTCCTR43</h3>
<h3>"GPTA0 Local Timer Cell Control Register 43"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR43_ADDR = 0xF0001B58</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR43.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 43 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR43.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 43 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR43.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 43 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR43.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 43 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR43">&nbsp;</a>
<h3>GPTA0_LTCXR43</h3>
<h3>"GPTA0 Local Timer Cell X Register 43"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR43_ADDR = 0xF0001B5C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR43.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 43&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR44">&nbsp;</a>
<h3>GPTA0_LTCCTR44</h3>
<h3>"GPTA0 Local Timer Cell Control Register 44"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR44_ADDR = 0xF0001B60</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR44.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 44 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR44.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 44 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR44.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 44 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR44.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 44 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR44">&nbsp;</a>
<h3>GPTA0_LTCXR44</h3>
<h3>"GPTA0 Local Timer Cell X Register 44"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR44_ADDR = 0xF0001B64</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR44.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 44&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR45">&nbsp;</a>
<h3>GPTA0_LTCCTR45</h3>
<h3>"GPTA0 Local Timer Cell Control Register 45"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR45_ADDR = 0xF0001B68</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR45.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 45 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR45.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 45 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR45.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 45 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR45.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 45 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR45">&nbsp;</a>
<h3>GPTA0_LTCXR45</h3>
<h3>"GPTA0 Local Timer Cell X Register 45"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR45_ADDR = 0xF0001B6C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR45.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 45&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR46">&nbsp;</a>
<h3>GPTA0_LTCCTR46</h3>
<h3>"GPTA0 Local Timer Cell Control Register 46"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR46_ADDR = 0xF0001B70</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR46.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 46 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR46.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 46 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR46.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 46 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR46.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 46 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR46">&nbsp;</a>
<h3>GPTA0_LTCXR46</h3>
<h3>"GPTA0 Local Timer Cell X Register 46"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR46_ADDR = 0xF0001B74</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR46.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 46&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR47">&nbsp;</a>
<h3>GPTA0_LTCCTR47</h3>
<h3>"GPTA0 Local Timer Cell Control Register 47"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR47_ADDR = 0xF0001B78</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR47.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 47 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR47.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 47 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR47.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 47 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR47.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 47 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR47">&nbsp;</a>
<h3>GPTA0_LTCXR47</h3>
<h3>"GPTA0 Local Timer Cell X Register 47"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR47_ADDR = 0xF0001B7C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR47.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 47&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR48">&nbsp;</a>
<h3>GPTA0_LTCCTR48</h3>
<h3>"GPTA0 Local Timer Cell Control Register 48"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR48_ADDR = 0xF0001B80</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR48.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 48 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR48.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 48 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR48.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 48 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR48.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 48 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR48">&nbsp;</a>
<h3>GPTA0_LTCXR48</h3>
<h3>"GPTA0 Local Timer Cell X Register 48"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR48_ADDR = 0xF0001B84</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR48.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 48&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR49">&nbsp;</a>
<h3>GPTA0_LTCCTR49</h3>
<h3>"GPTA0 Local Timer Cell Control Register 49"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR49_ADDR = 0xF0001B88</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR49.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 49 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR49.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 49 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR49.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 49 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR49.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 49 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR49">&nbsp;</a>
<h3>GPTA0_LTCXR49</h3>
<h3>"GPTA0 Local Timer Cell X Register 49"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR49_ADDR = 0xF0001B8C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR49.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 49&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR50">&nbsp;</a>
<h3>GPTA0_LTCCTR50</h3>
<h3>"GPTA0 Local Timer Cell Control Register 50"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR50_ADDR = 0xF0001B90</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR50.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 50 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR50.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 50 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR50.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 50 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR50.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 50 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR50">&nbsp;</a>
<h3>GPTA0_LTCXR50</h3>
<h3>"GPTA0 Local Timer Cell X Register 50"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR50_ADDR = 0xF0001B94</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR50.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 50&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR51">&nbsp;</a>
<h3>GPTA0_LTCCTR51</h3>
<h3>"GPTA0 Local Timer Cell Control Register 51"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR51_ADDR = 0xF0001B98</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR51.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 51 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR51.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 51 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR51.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 51 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR51.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 51 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR51">&nbsp;</a>
<h3>GPTA0_LTCXR51</h3>
<h3>"GPTA0 Local Timer Cell X Register 51"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR51_ADDR = 0xF0001B9C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR51.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 51&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR52">&nbsp;</a>
<h3>GPTA0_LTCCTR52</h3>
<h3>"GPTA0 Local Timer Cell Control Register 52"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR52_ADDR = 0xF0001BA0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR52.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 52 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR52.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 52 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR52.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 52 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR52.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 52 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR52">&nbsp;</a>
<h3>GPTA0_LTCXR52</h3>
<h3>"GPTA0 Local Timer Cell X Register 52"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR52_ADDR = 0xF0001BA4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR52.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 52&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR53">&nbsp;</a>
<h3>GPTA0_LTCCTR53</h3>
<h3>"GPTA0 Local Timer Cell Control Register 53"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR53_ADDR = 0xF0001BA8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR53.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 53 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR53.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 53 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR53.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 53 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR53.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 53 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR53">&nbsp;</a>
<h3>GPTA0_LTCXR53</h3>
<h3>"GPTA0 Local Timer Cell X Register 53"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR53_ADDR = 0xF0001BAC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR53.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 53&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR54">&nbsp;</a>
<h3>GPTA0_LTCCTR54</h3>
<h3>"GPTA0 Local Timer Cell Control Register 54"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR54_ADDR = 0xF0001BB0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR54.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 54 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR54.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 54 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR54.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 54 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR54.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 54 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR54">&nbsp;</a>
<h3>GPTA0_LTCXR54</h3>
<h3>"GPTA0 Local Timer Cell X Register 54"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR54_ADDR = 0xF0001BB4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR54.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 54&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR55">&nbsp;</a>
<h3>GPTA0_LTCCTR55</h3>
<h3>"GPTA0 Local Timer Cell Control Register 55"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR55_ADDR = 0xF0001BB8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR55.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 55 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR55.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 55 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR55.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 55 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR55.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 55 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR55">&nbsp;</a>
<h3>GPTA0_LTCXR55</h3>
<h3>"GPTA0 Local Timer Cell X Register 55"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR55_ADDR = 0xF0001BBC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR55.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 55&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR56">&nbsp;</a>
<h3>GPTA0_LTCCTR56</h3>
<h3>"GPTA0 Local Timer Cell Control Register 56"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR56_ADDR = 0xF0001BC0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR56.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 56 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR56.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 56 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR56.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 56 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR56.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 56 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR56">&nbsp;</a>
<h3>GPTA0_LTCXR56</h3>
<h3>"GPTA0 Local Timer Cell X Register 56"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR56_ADDR = 0xF0001BC4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR56.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 56&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR57">&nbsp;</a>
<h3>GPTA0_LTCCTR57</h3>
<h3>"GPTA0 Local Timer Cell Control Register 57"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR57_ADDR = 0xF0001BC8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR57.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 57 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR57.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 57 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR57.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 57 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR57.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 57 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR57">&nbsp;</a>
<h3>GPTA0_LTCXR57</h3>
<h3>"GPTA0 Local Timer Cell X Register 57"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR57_ADDR = 0xF0001BCC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR57.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 57&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR58">&nbsp;</a>
<h3>GPTA0_LTCCTR58</h3>
<h3>"GPTA0 Local Timer Cell Control Register 58"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR58_ADDR = 0xF0001BD0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR58.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 58 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR58.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 58 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR58.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 58 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR58.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 58 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR58">&nbsp;</a>
<h3>GPTA0_LTCXR58</h3>
<h3>"GPTA0 Local Timer Cell X Register 58"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR58_ADDR = 0xF0001BD4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR58.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 58&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR59">&nbsp;</a>
<h3>GPTA0_LTCCTR59</h3>
<h3>"GPTA0 Local Timer Cell Control Register 59"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR59_ADDR = 0xF0001BD8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR59.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 59 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR59.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 59 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR59.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 59 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR59.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 59 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR59">&nbsp;</a>
<h3>GPTA0_LTCXR59</h3>
<h3>"GPTA0 Local Timer Cell X Register 59"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR59_ADDR = 0xF0001BDC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR59.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 59&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR60">&nbsp;</a>
<h3>GPTA0_LTCCTR60</h3>
<h3>"GPTA0 Local Timer Cell Control Register 60"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR60_ADDR = 0xF0001BE0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR60.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 60 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR60.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 60 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR60.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 60 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR60.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 60 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR60">&nbsp;</a>
<h3>GPTA0_LTCXR60</h3>
<h3>"GPTA0 Local Timer Cell X Register 60"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR60_ADDR = 0xF0001BE4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR60.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 60&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR61">&nbsp;</a>
<h3>GPTA0_LTCCTR61</h3>
<h3>"GPTA0 Local Timer Cell Control Register 61"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR61_ADDR = 0xF0001BE8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR61.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 61 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR61.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 61 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR61.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 61 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR61.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 61 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR61">&nbsp;</a>
<h3>GPTA0_LTCXR61</h3>
<h3>"GPTA0 Local Timer Cell X Register 61"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR61_ADDR = 0xF0001BEC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR61.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 61&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR62">&nbsp;</a>
<h3>GPTA0_LTCCTR62</h3>
<h3>"GPTA0 Local Timer Cell Control Register 62"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR62_ADDR = 0xF0001BF0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTRm_t">GPTAn_LTCCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR62.capt</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 62 [Capture Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_CAPT_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_CAPT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Capture event is not triggered by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Capture event is triggered by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Local Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I (GBYP=0) or M2I/M2I (GBYP=1) lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Capture & Compare Mode: Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR62.comp</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 62 [Compare Mode]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_COMP_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_COMP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOL</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Compare Mode: Select Output Low
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a low level on select input SITo enable Compare Mode in all cases, SOL and SOH bits must be set to 1..</td></tr>
</table>
</td>
</tr>
<tr>
<td>SOH</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Compare Mode: Select Output High
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare is deactivated or on high level.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare operation is enabled by a high level on select input SI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BYP</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M1O/M0O lines are affected either by M1I/M0I lines or by OCM1/OCM0 bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M1O/M0O lines are affected only by M1I/M0I lines.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EOA</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Enable On Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is enabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is disabled for local events. On an event on the communication link via M0I/M1I lines, EOA will be cleared and local events will be enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLL</td>
<td>1</td>
<td>9 - 9</td>
<td>rh</td>
<td><tt>0x00000200</tt></td>
<td>Select Line Level
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Current state of select input SI is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Current state of select input SI is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000179ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008680</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR62.timer_ilm0</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 62 [Timer Mode ILM=0]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Input Rising Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a rising edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a rising edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Input Falling Edge Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Timer is not updated by a falling edge.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Timer is updated by a falling edge on the LTCkIN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR62.timer_ilm1</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 62 [Timer Mode ILM=1]&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_MASK = <tt>0x0001ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTRm_TIMER_ILM1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Mode Control Bits
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>LTCk operates in Capture Mode.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>LTCk operates in Compare Mode.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCk operates in Free-Running Timer Mode.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>LTCk operates in reset Timer Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>One Shot Mode Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service request SQSk is activated when a - capture event has occurred - compare event has occurred - timer overflow has happened depending on the operation mode selected by bit field MOD.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEN</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>LTC Prescaler Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC Prescaler Mode is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC Prescaler Mode with LTC prescaler clock LTCPRE is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>AIL</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Active Input Level Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input signal is active high.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input signal is active low.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SLO</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>Select Line Output
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>State of select line output SO is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>State of select line output SO is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUDCLR</td>
<td>1</td>
<td>7 - 7</td>
<td>w</td>
<td><tt>0x00000080</tt></td>
<td>Coherent Update Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Coherent update disabled (bit CUD is cleared).</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Input line is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Input line is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CUD</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Coherent Update Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Select output SO is not toggled on timer reset overflow.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Select output SO is toggled on next timer reset overflow.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Cell Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCk is currently disabled for local events.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCk is currently enabled for local events.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OCM</td>
<td>3</td>
<td>11 - 13</td>
<td>rw</td>
<td><tt>0x00003800</tt></td>
<td>Output Control Mode Select
<table class="valdesc">
<tr><td>X00</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is hold.</td></tr>
<tr><td>X01</td><td>&nbsp;</td><td>Current state of LTCkOUT output line is toggled.</td></tr>
<tr><td>X10</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 0.</td></tr>
<tr><td>X11</td><td>&nbsp;</td><td>LTCkOUT output line is forced to 1.</td></tr>
<tr><td>0XX</td><td>&nbsp;</td><td>LTCkOUT output line state is set by an internal LTCk event only.</td></tr>
<tr><td>1XX</td><td>&nbsp;</td><td>LTCkOUT output line state is affected by an internal LTCk event and/or by an operation occurred in an adjacent LTCk cell (reported by M1I/M0I interface lines).</td></tr>
</table>
</td>
</tr>
<tr>
<td>OIA</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Output Immediate Action
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No immediate action required.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Action defined by bit field OCM must be performed immediately.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCkOUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCkOUT output line is 1.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GBYP</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Global Bypass
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M1I/M0I lines.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>M3O/M2O lines are affected by M3I/M2I lines.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0001ff7f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00017bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008640</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR62">&nbsp;</a>
<h3>GPTA0_LTCXR62</h3>
<h3>"GPTA0 Local Timer Cell X Register 62"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR62_ADDR = 0xF0001BF4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXRm_t">GPTAn_LTCXRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR62.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 62&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXRm_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Local Timer Data Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCCTR63">&nbsp;</a>
<h3>GPTA0_LTCCTR63</h3>
<h3>"GPTA0 Local Timer Cell Control Register 63"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCCTR63_ADDR = 0xF0001BF8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCCTR63_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCCTR63_t">GPTAn_LTCCTR63_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCCTR63.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell Control Register 63&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCCTR63_MASK = <tt>0x0000853f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCCTR63_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCCTR63_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BRM</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Bit Reversal Mode Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Compare uses normal sequence of local input data bus (YI) bits.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Compare uses reversed sequence of local input data bus (YI) bits.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>One Shot Mode Enable for Shadow Register Copy
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow register copy is continuously enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow register copy is enabled for one event only.</td></tr>
</table>
</td>
</tr>
<tr>
<td>REN</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Request Enable
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Service request SQT63 is disabled.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Service request SQT63 is generated when a compare event has occurred.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Service request SQT63 is generated when a shadow register copy event has occurred.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RED</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Rising Edge Select for Shadow Register Copy
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow register copy is not triggered by a rising edge on the LTC63IN input line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow register copy is triggered by a rising edge on the LTC63IN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>FED</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>Falling Edge Select for Shadow Register Copy
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow register copy is not triggered by a falling edge on the LTC63IN input line.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow register copy is triggered by a falling edge on the LTC63IN input line.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ILM</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Shadow Register Copy Input Line Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC63IN is operating in Edge Sensitive Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC63IN is operating in Level Sensitive Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CEN</td>
<td>1</td>
<td>10 - 10</td>
<td>rh</td>
<td><tt>0x00000400</tt></td>
<td>Enable for Shadow Register Copy
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Shadow register copy is currently disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shadow register copy is currently enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>OUT</td>
<td>1</td>
<td>15 - 15</td>
<td>rh</td>
<td><tt>0x00008000</tt></td>
<td>Output State
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTC63OUT output line is 0.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTC63OUT output line is 1.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000853f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000013f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008400</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_LTCXR63">&nbsp;</a>
<h3>GPTA0_LTCXR63</h3>
<h3>"GPTA0 Local Timer Cell X Register 63"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_LTCXR63_ADDR = 0xF0001BFC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_LTCXR63_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_LTCXR63_t">GPTAn_LTCXR63_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_LTCXR63.bits</b>&nbsp;&quot;GPTA0 Local Timer Cell X Register 63&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_LTCXR63_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_LTCXR63_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_LTCXR63_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>X</td>
<td>16</td>
<td>0 - 15</td>
<td>rwh</td>
<td><tt>0x0000ffff</tt></td>
<td>Compare Register Value
</td>
</tr>
<tr>
<td>XS</td>
<td>16</td>
<td>16 - 31</td>
<td>rw</td>
<td><tt>0xffff0000</tt></td>
<td>Shadow Register Value
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_EDCTR">&nbsp;</a>
<h3>GPTA0_EDCTR</h3>
<h3>"GPTA Clock Enable/Disable Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_EDCTR_ADDR = 0xF0001C00</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTA0_EDCTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTA0_EDCTR_t">GPTA0_EDCTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_EDCTR.bits</b>&nbsp;&quot;GPTA Clock Enable/Disable Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTA0_EDCTR_MASK = <tt>0x0000070f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTA0_EDCTR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTA0_EDCTR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>GT00RUN</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>GPTA0 Global Timer 0 Run Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GPTA0 Global Timer 0 clock is stopped.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GPTA0 Global Timer 0 clock is started/running.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GT01RUN</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>GPTA0 Global Timer 1 Run Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GPTA0 Global Timer 1 clock is stopped.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GPTA0 Global Timer 1 clock is started/running.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GT10RUN</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>GPTA1 Global Timer 0 Run Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GPTA1 Global Timer 0 clock is stopped.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GPTA1 Global Timer 0 clock is started/running.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GT11RUN</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>GPTA1 Global Timer 1 Run Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GPTA1 Global Timer 1 clock is stopped.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GPTA1 Global Timer 1 clock is started/running.</td></tr>
</table>
</td>
</tr>
<tr>
<td>G0EN</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>GPTA0 Timer Clock Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GPTA0 timer clock fGPTA0 is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GPTA0 timer clock fGPTA0 is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>G1EN</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>GPTA1 Timer Clock Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>GPTA1 timer clock fGPTA1 is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>GPTA1 timer clock fGPTA1 is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>L2EN</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>LTCA2 Timer Clock Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>LTCA2 timer clock fLTCA2 is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>LTCA2 timer clock fLTCA2 is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000070f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000070f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_MMXCTR00">&nbsp;</a>
<h3>GPTA0_MMXCTR00</h3>
<h3>"GPTA-to-MSC Multiplexer Control Register 00"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_MMXCTR00_ADDR = 0xF0001F00</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTA0_MMXCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTA0_MMXCTRm_t">GPTA0_MMXCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_MMXCTR00.bits</b>&nbsp;&quot;GPTA-to-MSC Multiplexer Control Register 00&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTA0_MMXCTRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTA0_MMXCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTA0_MMXCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MUX0</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX1</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX2</td>
<td>2</td>
<td>4 - 5</td>
<td>rw</td>
<td><tt>0x00000030</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX3</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX4</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX5</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX6</td>
<td>2</td>
<td>12 - 13</td>
<td>rw</td>
<td><tt>0x00003000</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX7</td>
<td>2</td>
<td>14 - 15</td>
<td>rw</td>
<td><tt>0x0000c000</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX8</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX9</td>
<td>2</td>
<td>18 - 19</td>
<td>rw</td>
<td><tt>0x000c0000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX10</td>
<td>2</td>
<td>20 - 21</td>
<td>rw</td>
<td><tt>0x00300000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX11</td>
<td>2</td>
<td>22 - 23</td>
<td>rw</td>
<td><tt>0x00c00000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX12</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX13</td>
<td>2</td>
<td>26 - 27</td>
<td>rw</td>
<td><tt>0x0c000000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX14</td>
<td>2</td>
<td>28 - 29</td>
<td>rw</td>
<td><tt>0x30000000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX15</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_MMXCTR01">&nbsp;</a>
<h3>GPTA0_MMXCTR01</h3>
<h3>"GPTA-to-MSC Multiplexer Control Register 01"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_MMXCTR01_ADDR = 0xF0001F04</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTA0_MMXCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTA0_MMXCTRm_t">GPTA0_MMXCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_MMXCTR01.bits</b>&nbsp;&quot;GPTA-to-MSC Multiplexer Control Register 01&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTA0_MMXCTRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTA0_MMXCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTA0_MMXCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MUX0</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX1</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX2</td>
<td>2</td>
<td>4 - 5</td>
<td>rw</td>
<td><tt>0x00000030</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX3</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX4</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX5</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX6</td>
<td>2</td>
<td>12 - 13</td>
<td>rw</td>
<td><tt>0x00003000</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX7</td>
<td>2</td>
<td>14 - 15</td>
<td>rw</td>
<td><tt>0x0000c000</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX8</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX9</td>
<td>2</td>
<td>18 - 19</td>
<td>rw</td>
<td><tt>0x000c0000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX10</td>
<td>2</td>
<td>20 - 21</td>
<td>rw</td>
<td><tt>0x00300000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX11</td>
<td>2</td>
<td>22 - 23</td>
<td>rw</td>
<td><tt>0x00c00000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX12</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX13</td>
<td>2</td>
<td>26 - 27</td>
<td>rw</td>
<td><tt>0x0c000000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX14</td>
<td>2</td>
<td>28 - 29</td>
<td>rw</td>
<td><tt>0x30000000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX15</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_MMXCTR10">&nbsp;</a>
<h3>GPTA0_MMXCTR10</h3>
<h3>"GPTA-to-MSC Multiplexer Control Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_MMXCTR10_ADDR = 0xF0001F08</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTA0_MMXCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTA0_MMXCTRm_t">GPTA0_MMXCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_MMXCTR10.bits</b>&nbsp;&quot;GPTA-to-MSC Multiplexer Control Register 10&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTA0_MMXCTRm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTA0_MMXCTRm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTA0_MMXCTRm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MUX0</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX1</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX2</td>
<td>2</td>
<td>4 - 5</td>
<td>rw</td>
<td><tt>0x00000030</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX3</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX4</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX5</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX6</td>
<td>2</td>
<td>12 - 13</td>
<td>rw</td>
<td><tt>0x00003000</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX7</td>
<td>2</td>
<td>14 - 15</td>
<td>rw</td>
<td><tt>0x0000c000</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.(n+8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC0 ALTINH.(n+8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX8</td>
<td>2</td>
<td>16 - 17</td>
<td>rw</td>
<td><tt>0x00030000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX9</td>
<td>2</td>
<td>18 - 19</td>
<td>rw</td>
<td><tt>0x000c0000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX10</td>
<td>2</td>
<td>20 - 21</td>
<td>rw</td>
<td><tt>0x00300000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX11</td>
<td>2</td>
<td>22 - 23</td>
<td>rw</td>
<td><tt>0x00c00000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX12</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX13</td>
<td>2</td>
<td>26 - 27</td>
<td>rw</td>
<td><tt>0x0c000000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX14</td>
<td>2</td>
<td>28 - 29</td>
<td>rw</td>
<td><tt>0x30000000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX15</td>
<td>2</td>
<td>30 - 31</td>
<td>rw</td>
<td><tt>0xc0000000</tt></td>
<td>Multiplexer Control for MSC1 Inputs ALTINL(n-8)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[80+n] selected and connected to ALTINL.(n-8)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[80+n] selected and connected to MSC1 ALTINL.(n-8)</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_MMXCTR11">&nbsp;</a>
<h3>GPTA0_MMXCTR11</h3>
<h3>"GPTA-to-MSC Multiplexer Control Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_MMXCTR11_ADDR = 0xF0001F0C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTA0_MMXCTR11_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTA0_MMXCTR11_t">GPTA0_MMXCTR11_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_MMXCTR11.bits</b>&nbsp;&quot;GPTA-to-MSC Multiplexer Control Register 11&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTA0_MMXCTR11_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTA0_MMXCTR11_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTA0_MMXCTR11_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MUX0</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.n
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[72+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[72+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[96+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX1</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.n
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[72+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[72+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[96+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX2</td>
<td>2</td>
<td>4 - 5</td>
<td>rw</td>
<td><tt>0x00000030</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.n
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[72+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[72+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[96+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX3</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.n
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[72+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[72+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[96+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX4</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.n
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[72+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[72+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[96+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX5</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.n
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[72+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[72+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[96+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX6</td>
<td>2</td>
<td>12 - 13</td>
<td>rw</td>
<td><tt>0x00003000</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.n
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[72+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[72+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[96+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>MUX7</td>
<td>2</td>
<td>14 - 15</td>
<td>rw</td>
<td><tt>0x0000c000</tt></td>
<td>Multiplexer Control for MSC0 Inputs ALTINH.n
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>GPTA0 output OUT[72+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>GPTA1 output OUT[72+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>LTCA2 output OUT[96+n] selected and connected to MSC0 ALTINH.n</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC37">&nbsp;</a>
<h3>GPTA0_SRC37</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 37"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC37_ADDR = 0xF0001F68</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC37.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 37&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC36">&nbsp;</a>
<h3>GPTA0_SRC36</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 36"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC36_ADDR = 0xF0001F6C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC36.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 36&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC35">&nbsp;</a>
<h3>GPTA0_SRC35</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 35"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC35_ADDR = 0xF0001F70</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC35.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 35&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC34">&nbsp;</a>
<h3>GPTA0_SRC34</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 34"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC34_ADDR = 0xF0001F74</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC34.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 34&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC33">&nbsp;</a>
<h3>GPTA0_SRC33</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 33"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC33_ADDR = 0xF0001F78</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC33.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 33&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC32">&nbsp;</a>
<h3>GPTA0_SRC32</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 32"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC32_ADDR = 0xF0001F7C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC32.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 32&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC31">&nbsp;</a>
<h3>GPTA0_SRC31</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 31"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC31_ADDR = 0xF0001F80</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC31.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 31&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC30">&nbsp;</a>
<h3>GPTA0_SRC30</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 30"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC30_ADDR = 0xF0001F84</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC30.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 30&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC29">&nbsp;</a>
<h3>GPTA0_SRC29</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 29"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC29_ADDR = 0xF0001F88</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC29.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 29&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC28">&nbsp;</a>
<h3>GPTA0_SRC28</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 28"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC28_ADDR = 0xF0001F8C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC28.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 28&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC27">&nbsp;</a>
<h3>GPTA0_SRC27</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 27"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC27_ADDR = 0xF0001F90</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC27.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 27&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC26">&nbsp;</a>
<h3>GPTA0_SRC26</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 26"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC26_ADDR = 0xF0001F94</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC26.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 26&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC25">&nbsp;</a>
<h3>GPTA0_SRC25</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 25"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC25_ADDR = 0xF0001F98</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC25.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 25&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC24">&nbsp;</a>
<h3>GPTA0_SRC24</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 24"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC24_ADDR = 0xF0001F9C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC24.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 24&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC23">&nbsp;</a>
<h3>GPTA0_SRC23</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 23"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC23_ADDR = 0xF0001FA0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC23.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 23&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC22">&nbsp;</a>
<h3>GPTA0_SRC22</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 22"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC22_ADDR = 0xF0001FA4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC22.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 22&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC21">&nbsp;</a>
<h3>GPTA0_SRC21</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 21"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC21_ADDR = 0xF0001FA8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC21.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 21&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC20">&nbsp;</a>
<h3>GPTA0_SRC20</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 20"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC20_ADDR = 0xF0001FAC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC20.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 20&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC19">&nbsp;</a>
<h3>GPTA0_SRC19</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 19"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC19_ADDR = 0xF0001FB0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC19.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 19&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC18">&nbsp;</a>
<h3>GPTA0_SRC18</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 18"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC18_ADDR = 0xF0001FB4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC18.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 18&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC17">&nbsp;</a>
<h3>GPTA0_SRC17</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 17"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC17_ADDR = 0xF0001FB8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC17.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 17&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC16">&nbsp;</a>
<h3>GPTA0_SRC16</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 16"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC16_ADDR = 0xF0001FBC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC16.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 16&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC15">&nbsp;</a>
<h3>GPTA0_SRC15</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC15_ADDR = 0xF0001FC0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC15.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 15&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC14">&nbsp;</a>
<h3>GPTA0_SRC14</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC14_ADDR = 0xF0001FC4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC14.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 14&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC13">&nbsp;</a>
<h3>GPTA0_SRC13</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC13_ADDR = 0xF0001FC8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC13.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 13&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC12">&nbsp;</a>
<h3>GPTA0_SRC12</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC12_ADDR = 0xF0001FCC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC12.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 12&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC11">&nbsp;</a>
<h3>GPTA0_SRC11</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC11_ADDR = 0xF0001FD0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC11.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 11&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC10">&nbsp;</a>
<h3>GPTA0_SRC10</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC10_ADDR = 0xF0001FD4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC10.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 10&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC09">&nbsp;</a>
<h3>GPTA0_SRC09</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 09"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC09_ADDR = 0xF0001FD8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC09.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 09&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC08">&nbsp;</a>
<h3>GPTA0_SRC08</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 08"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC08_ADDR = 0xF0001FDC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC08.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 08&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC07">&nbsp;</a>
<h3>GPTA0_SRC07</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 07"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC07_ADDR = 0xF0001FE0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC07.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 07&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC06">&nbsp;</a>
<h3>GPTA0_SRC06</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 06"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC06_ADDR = 0xF0001FE4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC06.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 06&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC05">&nbsp;</a>
<h3>GPTA0_SRC05</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 05"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC05_ADDR = 0xF0001FE8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC05.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 05&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC04">&nbsp;</a>
<h3>GPTA0_SRC04</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 04"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC04_ADDR = 0xF0001FEC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC04.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 04&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC03">&nbsp;</a>
<h3>GPTA0_SRC03</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 03"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC03_ADDR = 0xF0001FF0</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC03.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 03&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC02">&nbsp;</a>
<h3>GPTA0_SRC02</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 02"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC02_ADDR = 0xF0001FF4</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC02.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 02&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC01">&nbsp;</a>
<h3>GPTA0_SRC01</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 01"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC01_ADDR = 0xF0001FF8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC01.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 01&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="GPTA0_SRC00">&nbsp;</a>
<h3>GPTA0_SRC00</h3>
<h3>"GPTA0 Interrupt Service Request Control Register 00"</h3>

<table>
<tr><td>Address</td><td><tt>GPTA0_SRC00_ADDR = 0xF0001FFC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>GPTAn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/g.html#GPTAn_SRCm_t">GPTAn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>GPTA0_SRC00.bits</b>&nbsp;&quot;GPTA0 Interrupt Service Request Control Register 00&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>GPTAn_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>GPTAn_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Request Clear Bit
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Request Set Bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>




</body>
</html>


