{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670002391504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670002391504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 11:33:11 2022 " "Processing started: Fri Dec 02 11:33:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670002391504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002391504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CalculatorFSM -c CalculatorFSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off CalculatorFSM -c CalculatorFSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002391504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670002392102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670002392102 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction InputUnit.v(8) " "Verilog HDL syntax error at InputUnit.v(8) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../Lab11/InputUnit/InputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab11/InputUnit/InputUnit.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1670002398634 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "InputUnit InputUnit.v(1) " "Ignored design unit \"InputUnit\" at InputUnit.v(1) due to previous errors" {  } { { "../Lab11/InputUnit/InputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab11/InputUnit/InputUnit.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1670002398634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/inputunit/inputunit.v 0 0 " "Found 0 design units, including 0 entities, in source file /mycse2441labs/lab11/inputunit/inputunit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/habehav/habehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/habehav/habehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAbehav " "Found entity 1: HAbehav" {  } { { "../Lab11/HAbehav/HAbehav.v" "" { Text "D:/MyCSE2441Labs/Lab11/HAbehav/HAbehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/bcd2binarysm/bcd2binarysm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/bcd2binarysm/bcd2binarysm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2BinarySM " "Found entity 1: BCD2BinarySM" {  } { { "../Lab11/BCD2BinarySM/BCD2BinarySM.v" "" { Text "D:/MyCSE2441Labs/Lab11/BCD2BinarySM/BCD2BinarySM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/clock_div/clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/clock_div/clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "../Lab11/clock_div/clock_div.v" "" { Text "D:/MyCSE2441Labs/Lab11/clock_div/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/twoscomplement/twoscomplement.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/twoscomplement/twoscomplement.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Found entity 1: TwosComplement" {  } { { "../Lab10/TwosComplement/TwosComplement.v" "" { Text "D:/MyCSE2441Labs/Lab10/TwosComplement/TwosComplement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/signmagnitude/signmagnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/signmagnitude/signmagnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignMagnitude " "Found entity 1: SignMagnitude" {  } { { "../Lab10/Part #2/SignMagnitude/SignMagnitude.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/SignMagnitude/SignMagnitude.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/eightbitcounter/eightbitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/eightbitcounter/eightbitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitCounter " "Found entity 1: EightBitCounter" {  } { { "../Lab10/Part #2/EightBitCounter/EightBitCounter.v" "" { Text "D:/MyCSE2441Labs/Lab10/Part #2/EightBitCounter/EightBitCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/outputunit/outputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/outputunit/outputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputUnit " "Found entity 1: OutputUnit" {  } { { "../Lab10/OutputUnit/OutputUnit.v" "" { Text "D:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/halfadder/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/halfadder/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../Lab10/HalfAdder/HalfAdder.v" "" { Text "D:/MyCSE2441Labs/Lab10/HalfAdder/HalfAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398650 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "D:/MyCSE2441Labs/Lab10/HAbehav/HAbehav.v D:/MyCSE2441Labs/Lab11/HAbehav/HAbehav.v " "File \"D:/MyCSE2441Labs/Lab10/HAbehav/HAbehav.v\" is a duplicate of already analyzed file \"D:/MyCSE2441Labs/Lab11/HAbehav/HAbehav.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1670002398650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/habehav/habehav.v 0 0 " "Found 0 design units, including 0 entities, in source file /mycse2441labs/lab10/habehav/habehav.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/binary2bcd/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/binary2bcd/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "../Lab10/Binary2BCD/Binary2BCD.v" "" { Text "D:/MyCSE2441Labs/Lab10/Binary2BCD/Binary2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/bcdconverter/bcdconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/bcdconverter/bcdconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDConverter " "Found entity 1: BCDConverter" {  } { { "../Lab10/BCDConverter/BCDConverter.v" "" { Text "D:/MyCSE2441Labs/Lab10/BCDConverter/BCDConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/twofunctionau/twofunctionau.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/twofunctionau/twofunctionau.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoFunctionAU " "Found entity 1: TwoFunctionAU" {  } { { "../Lab09/TwoFunctionAU/TwoFunctionAU.v" "" { Text "D:/MyCSE2441Labs/Lab09/TwoFunctionAU/TwoFunctionAU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/register/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/register/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../Lab09/Register/register.v" "" { Text "D:/MyCSE2441Labs/Lab09/Register/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/fabehavadderandsubtract/fabehavadderandsubtract.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/fabehavadderandsubtract/fabehavadderandsubtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehavadderandsubtract " "Found entity 1: FAbehavadderandsubtract" {  } { { "../Lab09/FAbehavadderandsubtract/FAbehavadderandsubtract.v" "" { Text "D:/MyCSE2441Labs/Lab09/FAbehavadderandsubtract/FAbehavadderandsubtract.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/fabehav/fabehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/fabehav/fabehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "../Lab09/FAbehav/FAbehav.v" "" { Text "D:/MyCSE2441Labs/Lab09/FAbehav/FAbehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/binarytohex/binarytohex.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/binarytohex/binarytohex.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToHex " "Found entity 1: BinaryToHex" {  } { { "../Lab09/BinaryToHex/BinaryToHex.v" "" { Text "D:/MyCSE2441Labs/Lab09/BinaryToHex/BinaryToHex.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab09/eightbitau/eightbitau.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab09/eightbitau/eightbitau.v" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitAU " "Found entity 1: EightBitAU" {  } { { "../Lab09/EightBitAU/EightBitAU.v" "" { Text "D:/MyCSE2441Labs/Lab09/EightBitAU/EightBitAU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/edgedetect/edgedetect.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/edgedetect/edgedetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 EdgeDetect " "Found entity 1: EdgeDetect" {  } { { "../EdgeDetect/EdgeDetect.v" "" { Text "D:/MyCSE2441Labs/EdgeDetect/EdgeDetect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/controlunit/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/controlunit/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/ControlUnit/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398681 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CalculatorFSM.v(35) " "Verilog HDL information at CalculatorFSM.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670002398697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Slow_Clock slow_clock CalculatorFSM.v(10) " "Verilog HDL Declaration information at CalculatorFSM.v(10): object \"Slow_Clock\" differs only in case from object \"slow_clock\" in the same scope" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670002398697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculatorfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file calculatorfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 CalculatorFSM " "Found entity 1: CalculatorFSM" {  } { { "CalculatorFSM.v" "" { Text "D:/MyCSE2441Labs/CalculatorFSM/CalculatorFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/shift_reg/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/shift_reg/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../Lab11/shift_reg/shift_reg.v" "" { Text "D:/MyCSE2441Labs/Lab11/shift_reg/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/keypad_input/keypad_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/keypad_input/keypad_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "../Lab11/keypad_input/keypad_input.v" "" { Text "D:/MyCSE2441Labs/Lab11/keypad_input/keypad_input.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/keypad_base/keypad_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/keypad_base/keypad_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "../Lab11/keypad_base/keypad_base.v" "" { Text "D:/MyCSE2441Labs/Lab11/keypad_base/keypad_base.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/keypad_decoder/keypad_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/keypad_decoder/keypad_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "../Lab11/keypad_decoder/keypad_decoder.v" "" { Text "D:/MyCSE2441Labs/Lab11/keypad_decoder/keypad_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab11/keypad_fsm/keypad_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab11/keypad_fsm/keypad_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "../Lab11/keypad_fsm/keypad_fsm.v" "" { Text "D:/MyCSE2441Labs/Lab11/keypad_fsm/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670002398712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398712 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyCSE2441Labs/CalculatorFSM/output_files/CalculatorFSM.map.smsg " "Generated suppressed messages file D:/MyCSE2441Labs/CalculatorFSM/output_files/CalculatorFSM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002398759 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670002399071 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 02 11:33:19 2022 " "Processing ended: Fri Dec 02 11:33:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670002399071 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670002399071 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670002399071 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002399071 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670002399868 ""}
