
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Sat Nov 15 15:33:04 2025
| Design       : ad_da_hdmi_top
| Device       : PGL50H
| Speed Grade  : -5
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                              
*************************************************************************************************************************************************************
                                                                                          Clock   Non-clock                                                  
 Clock                                     Period       Waveform            Type          Loads       Loads  Sources                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M                    1000.0000    {0.0000 500.0000}   Declared       1890           0  {clk_50M}                                       
 pll_adda|u_pll/u_pll_e3/CLKOUT1           1000.0000    {0.0000 500.0000}   Declared       3080           2  {u_pll/u_pll_e3/goppll/CLKOUT1}                 
 meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0  1000.0000    {0.0000 500.0000}   Declared        162           0  {meter_0/pll_0/u_pll_e3/goppll/CLKOUT0}         
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1     1000.0000    {0.0000 500.0000}   Declared        125           0  {hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1}      
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0     1000.0000    {0.0000 500.0000}   Declared        693           1  {hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0}      
 DebugCore_JCLK                            50.0000      {0.0000 25.0000}    Declared        517           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE                         100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
=============================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               ad_da_hdmi_top|clk_50M                    
 Inferred_clock_group_1        asynchronous               pll_adda|u_pll/u_pll_e3/CLKOUT1           
 Inferred_clock_group_2        asynchronous               meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0  
 Inferred_clock_group_3        asynchronous               pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1     
 Inferred_clock_group_4        asynchronous               pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0     
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M      1.0000 MHz     22.3060 MHz      1000.0000        44.8310        955.169
 pll_adda|u_pll/u_pll_e3/CLKOUT1
                             1.0000 MHz      9.2007 MHz      1000.0000       108.6870        891.313
 meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                             1.0000 MHz    136.2583 MHz      1000.0000         7.3390        992.661
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                             1.0000 MHz    161.1344 MHz      1000.0000         6.2060        993.794
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                             1.0000 MHz     69.2281 MHz      1000.0000        14.4450        985.555
 DebugCore_JCLK             20.0000 MHz     52.7649 MHz        50.0000        18.9520         31.048
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M ad_da_hdmi_top|clk_50M     955.169       0.000              0           4371
 pll_adda|u_pll/u_pll_e3/CLKOUT1
                        pll_adda|u_pll/u_pll_e3/CLKOUT1
                                                   891.313       0.000              0          11457
 meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                        meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                                                   992.661       0.000              0            462
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                                                   993.794       0.000              0            560
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                                                   985.555       0.000              0           3258
 DebugCore_JCLK         DebugCore_JCLK              23.565       0.000              0           2105
 DebugCore_CAPTURE      DebugCore_JCLK              19.721       0.000              0            118
 DebugCore_JCLK         DebugCore_CAPTURE           46.938       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M ad_da_hdmi_top|clk_50M       0.241       0.000              0           4371
 pll_adda|u_pll/u_pll_e3/CLKOUT1
                        pll_adda|u_pll/u_pll_e3/CLKOUT1
                                                     0.158       0.000              0          11457
 meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                        meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                                                     0.336       0.000              0            462
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                                                     0.214       0.000              0            560
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                                                     0.340       0.000              0           3258
 DebugCore_JCLK         DebugCore_JCLK               0.337       0.000              0           2105
 DebugCore_CAPTURE      DebugCore_JCLK              23.143       0.000              0            118
 DebugCore_JCLK         DebugCore_CAPTURE            0.534       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M ad_da_hdmi_top|clk_50M     995.260       0.000              0           1277
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                                                   996.355       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M ad_da_hdmi_top|clk_50M       0.752       0.000              0           1277
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                                                     1.383       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M                            498.862       0.000              0           1890
 pll_adda|u_pll/u_pll_e3/CLKOUT1                   498.100       0.000              0           3080
 meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0          499.380       0.000              0            162
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1             499.102       0.000              0            125
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0             498.862       0.000              0            693
 DebugCore_JCLK                                     24.102       0.000              0            517
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M ad_da_hdmi_top|clk_50M     973.828       0.000              0           4371
 pll_adda|u_pll/u_pll_e3/CLKOUT1
                        pll_adda|u_pll/u_pll_e3/CLKOUT1
                                                   934.970       0.000              0          11457
 meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                        meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                                                   995.295       0.000              0            462
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                                                   996.449       0.000              0            560
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                                                   991.614       0.000              0           3258
 DebugCore_JCLK         DebugCore_JCLK              24.165       0.000              0           2105
 DebugCore_CAPTURE      DebugCore_JCLK              22.378       0.000              0            118
 DebugCore_JCLK         DebugCore_CAPTURE           47.496       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M ad_da_hdmi_top|clk_50M       0.177       0.000              0           4371
 pll_adda|u_pll/u_pll_e3/CLKOUT1
                        pll_adda|u_pll/u_pll_e3/CLKOUT1
                                                     0.109       0.000              0          11457
 meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                        meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                                                     0.260       0.000              0            462
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                                                     0.147       0.000              0            560
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                                                     0.251       0.000              0           3258
 DebugCore_JCLK         DebugCore_JCLK               0.258       0.000              0           2105
 DebugCore_CAPTURE      DebugCore_JCLK              24.119       0.000              0            118
 DebugCore_JCLK         DebugCore_CAPTURE            1.240       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M ad_da_hdmi_top|clk_50M     997.328       0.000              0           1277
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                                                   997.727       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M ad_da_hdmi_top|clk_50M       0.513       0.000              0           1277
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                                                     1.001       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M                            499.090       0.000              0           1890
 pll_adda|u_pll/u_pll_e3/CLKOUT1                   498.480       0.000              0           3080
 meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0          499.504       0.000              0            162
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1             499.282       0.000              0            125
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0             499.090       0.000              0            693
 DebugCore_JCLK                                     24.282       0.000              0            517
 DebugCore_CAPTURE                                  49.664       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/CLK
Endpoint    : uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I2
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.855
  Launch Clock Delay      :  6.233
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_154_61/CLK                                                           r       uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/CLK

 CLMA_154_61/Q0                    tco                   0.330       6.563 r       uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.869       7.432         uart_drive_1/fsm/r_st_cnt [25]
 CLMA_162_56/COUT                  td                    0.397       7.829 r       uart_drive_1/fsm/N64_sub19.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.829         uart_drive_1/fsm/N64_sub19.co [4]
                                   td                    0.066       7.895 r       uart_drive_1/fsm/N64_sub19.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.895         uart_drive_1/fsm/N64_sub19.co [6]
 CLMA_162_60/COUT                  td                    0.066       7.961 r       uart_drive_1/fsm/N64_sub19.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.961         uart_drive_1/fsm/N64_sub19.co [8]
                                   td                    0.066       8.027 r       uart_drive_1/fsm/N64_sub19.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.027         uart_drive_1/fsm/N64_sub19.co [10]
 CLMA_162_68/Y2                    td                    0.309       8.336 r       uart_drive_1/fsm/N64_sub19.faddsub_11/gateop/Y
                                   net (fanout=10)       0.864       9.200         uart_drive_1/fsm/_N10
 CLMS_162_57/COUT                  td                    0.578       9.778 r       uart_drive_1/fsm/N64_sub18.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.778         uart_drive_1/fsm/N64_sub18.co [4]
                                   td                    0.066       9.844 r       uart_drive_1/fsm/N64_sub18.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.844         uart_drive_1/fsm/N64_sub18.co [6]
 CLMS_162_61/COUT                  td                    0.066       9.910 r       uart_drive_1/fsm/N64_sub18.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.910         uart_drive_1/fsm/N64_sub18.co [8]
                                   td                    0.066       9.976 r       uart_drive_1/fsm/N64_sub18.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.976         uart_drive_1/fsm/N64_sub18.co [10]
 CLMS_162_69/Y2                    td                    0.309      10.285 r       uart_drive_1/fsm/N64_sub18.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.127      11.412         uart_drive_1/fsm/_N21
 CLMA_154_52/COUT                  td                    0.573      11.985 r       uart_drive_1/fsm/N64_sub17.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.985         uart_drive_1/fsm/N64_sub17.co [4]
                                   td                    0.066      12.051 r       uart_drive_1/fsm/N64_sub17.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.051         uart_drive_1/fsm/N64_sub17.co [6]
 CLMA_154_56/COUT                  td                    0.066      12.117 r       uart_drive_1/fsm/N64_sub17.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.117         uart_drive_1/fsm/N64_sub17.co [8]
                                   td                    0.066      12.183 r       uart_drive_1/fsm/N64_sub17.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.183         uart_drive_1/fsm/N64_sub17.co [10]
 CLMA_154_60/Y2                    td                    0.309      12.492 r       uart_drive_1/fsm/N64_sub17.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.823      13.315         uart_drive_1/fsm/_N32
 CLMA_150_56/COUT                  td                    0.573      13.888 r       uart_drive_1/fsm/N64_sub16.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.888         uart_drive_1/fsm/N64_sub16.co [4]
                                   td                    0.066      13.954 r       uart_drive_1/fsm/N64_sub16.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.954         uart_drive_1/fsm/N64_sub16.co [6]
 CLMA_150_60/COUT                  td                    0.066      14.020 r       uart_drive_1/fsm/N64_sub16.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.020         uart_drive_1/fsm/N64_sub16.co [8]
                                   td                    0.066      14.086 r       uart_drive_1/fsm/N64_sub16.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.086         uart_drive_1/fsm/N64_sub16.co [10]
 CLMA_150_68/Y2                    td                    0.309      14.395 r       uart_drive_1/fsm/N64_sub16.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.816      15.211         uart_drive_1/fsm/_N43
                                   td                    0.544      15.755 f       uart_drive_1/fsm/N64_sub15.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.755         uart_drive_1/fsm/N64_sub15.co [6]
 CLMS_146_69/COUT                  td                    0.066      15.821 r       uart_drive_1/fsm/N64_sub15.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.821         uart_drive_1/fsm/N64_sub15.co [8]
                                   td                    0.066      15.887 r       uart_drive_1/fsm/N64_sub15.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.887         uart_drive_1/fsm/N64_sub15.co [10]
 CLMS_146_73/Y2                    td                    0.309      16.196 r       uart_drive_1/fsm/N64_sub15.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.219      17.415         uart_drive_1/fsm/_N54
 CLMA_166_56/COUT                  td                    0.578      17.993 r       uart_drive_1/fsm/N64_sub14.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.993         uart_drive_1/fsm/N64_sub14.co [4]
                                   td                    0.066      18.059 r       uart_drive_1/fsm/N64_sub14.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.059         uart_drive_1/fsm/N64_sub14.co [6]
 CLMA_166_60/COUT                  td                    0.066      18.125 r       uart_drive_1/fsm/N64_sub14.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.125         uart_drive_1/fsm/N64_sub14.co [8]
                                   td                    0.066      18.191 r       uart_drive_1/fsm/N64_sub14.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.191         uart_drive_1/fsm/N64_sub14.co [10]
 CLMA_166_68/Y2                    td                    0.309      18.500 r       uart_drive_1/fsm/N64_sub14.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.231      19.731         uart_drive_1/fsm/_N65
 CLMA_150_44/COUT                  td                    0.578      20.309 r       uart_drive_1/fsm/N64_sub13.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.309         uart_drive_1/fsm/N64_sub13.co [4]
                                   td                    0.066      20.375 r       uart_drive_1/fsm/N64_sub13.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.375         uart_drive_1/fsm/N64_sub13.co [6]
 CLMA_150_48/COUT                  td                    0.066      20.441 r       uart_drive_1/fsm/N64_sub13.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.441         uart_drive_1/fsm/N64_sub13.co [8]
                                   td                    0.066      20.507 r       uart_drive_1/fsm/N64_sub13.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.507         uart_drive_1/fsm/N64_sub13.co [10]
 CLMA_150_52/Y2                    td                    0.309      20.816 r       uart_drive_1/fsm/N64_sub13.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.830      21.646         uart_drive_1/fsm/_N76
 CLMS_146_49/COUT                  td                    0.573      22.219 r       uart_drive_1/fsm/N64_sub12.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.219         uart_drive_1/fsm/N64_sub12.co [4]
                                   td                    0.066      22.285 r       uart_drive_1/fsm/N64_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.285         uart_drive_1/fsm/N64_sub12.co [6]
 CLMS_146_53/COUT                  td                    0.066      22.351 r       uart_drive_1/fsm/N64_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.351         uart_drive_1/fsm/N64_sub12.co [8]
                                   td                    0.066      22.417 r       uart_drive_1/fsm/N64_sub12.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.417         uart_drive_1/fsm/N64_sub12.co [10]
 CLMS_146_57/Y2                    td                    0.309      22.726 r       uart_drive_1/fsm/N64_sub12.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.997      23.723         uart_drive_1/fsm/_N87
 CLMA_138_49/COUT                  td                    0.573      24.296 r       uart_drive_1/fsm/N64_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.296         uart_drive_1/fsm/N64_sub11.co [4]
                                   td                    0.066      24.362 r       uart_drive_1/fsm/N64_sub11.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.362         uart_drive_1/fsm/N64_sub11.co [6]
 CLMA_138_53/COUT                  td                    0.066      24.428 r       uart_drive_1/fsm/N64_sub11.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.428         uart_drive_1/fsm/N64_sub11.co [8]
                                   td                    0.066      24.494 r       uart_drive_1/fsm/N64_sub11.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.494         uart_drive_1/fsm/N64_sub11.co [10]
 CLMA_138_57/Y2                    td                    0.309      24.803 r       uart_drive_1/fsm/N64_sub11.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.100      25.903         uart_drive_1/fsm/_N98
 CLMA_146_48/COUT                  td                    0.578      26.481 r       uart_drive_1/fsm/N64_sub10.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.481         uart_drive_1/fsm/N64_sub10.co [4]
                                   td                    0.066      26.547 r       uart_drive_1/fsm/N64_sub10.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.547         uart_drive_1/fsm/N64_sub10.co [6]
 CLMA_146_52/COUT                  td                    0.066      26.613 r       uart_drive_1/fsm/N64_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.613         uart_drive_1/fsm/N64_sub10.co [8]
                                   td                    0.066      26.679 r       uart_drive_1/fsm/N64_sub10.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.679         uart_drive_1/fsm/N64_sub10.co [10]
 CLMA_146_56/Y2                    td                    0.309      26.988 r       uart_drive_1/fsm/N64_sub10.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.887      27.875         uart_drive_1/fsm/_N109
 CLMS_150_49/COUT                  td                    0.573      28.448 r       uart_drive_1/fsm/N64_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.448         uart_drive_1/fsm/N64_sub9.co [4]
                                   td                    0.066      28.514 r       uart_drive_1/fsm/N64_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.514         uart_drive_1/fsm/N64_sub9.co [6]
 CLMS_150_53/COUT                  td                    0.066      28.580 r       uart_drive_1/fsm/N64_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.580         uart_drive_1/fsm/N64_sub9.co [8]
                                   td                    0.066      28.646 r       uart_drive_1/fsm/N64_sub9.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.646         uart_drive_1/fsm/N64_sub9.co [10]
 CLMS_150_57/Y2                    td                    0.309      28.955 r       uart_drive_1/fsm/N64_sub9.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.095      30.050         uart_drive_1/fsm/_N120
 CLMA_146_36/COUT                  td                    0.578      30.628 r       uart_drive_1/fsm/N64_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.628         uart_drive_1/fsm/N64_sub8.co [4]
                                   td                    0.066      30.694 r       uart_drive_1/fsm/N64_sub8.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.694         uart_drive_1/fsm/N64_sub8.co [6]
 CLMA_146_40/COUT                  td                    0.066      30.760 r       uart_drive_1/fsm/N64_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.760         uart_drive_1/fsm/N64_sub8.co [8]
                                   td                    0.066      30.826 r       uart_drive_1/fsm/N64_sub8.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.826         uart_drive_1/fsm/N64_sub8.co [10]
 CLMA_146_44/Y2                    td                    0.309      31.135 r       uart_drive_1/fsm/N64_sub8.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.688      31.823         uart_drive_1/fsm/_N131
 CLMS_146_37/COUT                  td                    0.578      32.401 r       uart_drive_1/fsm/N64_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.401         uart_drive_1/fsm/N64_sub7.co [4]
                                   td                    0.066      32.467 r       uart_drive_1/fsm/N64_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.467         uart_drive_1/fsm/N64_sub7.co [6]
 CLMS_146_41/COUT                  td                    0.066      32.533 r       uart_drive_1/fsm/N64_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.533         uart_drive_1/fsm/N64_sub7.co [8]
                                   td                    0.066      32.599 r       uart_drive_1/fsm/N64_sub7.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.599         uart_drive_1/fsm/N64_sub7.co [10]
 CLMS_146_45/Y2                    td                    0.309      32.908 r       uart_drive_1/fsm/N64_sub7.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.055      33.963         uart_drive_1/fsm/_N142
 CLMS_150_37/COUT                  td                    0.578      34.541 r       uart_drive_1/fsm/N64_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.541         uart_drive_1/fsm/N64_sub6.co [4]
                                   td                    0.066      34.607 r       uart_drive_1/fsm/N64_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.607         uart_drive_1/fsm/N64_sub6.co [6]
 CLMS_150_41/COUT                  td                    0.066      34.673 r       uart_drive_1/fsm/N64_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.673         uart_drive_1/fsm/N64_sub6.co [8]
                                   td                    0.066      34.739 r       uart_drive_1/fsm/N64_sub6.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.739         uart_drive_1/fsm/N64_sub6.co [10]
 CLMS_150_45/Y2                    td                    0.309      35.048 r       uart_drive_1/fsm/N64_sub6.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.833      35.881         uart_drive_1/fsm/_N153
 CLMA_154_40/COUT                  td                    0.578      36.459 r       uart_drive_1/fsm/N64_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.459         uart_drive_1/fsm/N64_sub5.co [4]
                                   td                    0.066      36.525 r       uart_drive_1/fsm/N64_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.525         uart_drive_1/fsm/N64_sub5.co [6]
 CLMA_154_44/COUT                  td                    0.066      36.591 r       uart_drive_1/fsm/N64_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.591         uart_drive_1/fsm/N64_sub5.co [8]
                                   td                    0.066      36.657 r       uart_drive_1/fsm/N64_sub5.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.657         uart_drive_1/fsm/N64_sub5.co [10]
 CLMA_154_48/Y2                    td                    0.309      36.966 r       uart_drive_1/fsm/N64_sub5.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.129      38.095         uart_drive_1/fsm/_N164
 CLMS_158_37/COUT                  td                    0.578      38.673 r       uart_drive_1/fsm/N64_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.673         uart_drive_1/fsm/N64_sub4.co [4]
                                   td                    0.066      38.739 r       uart_drive_1/fsm/N64_sub4.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.739         uart_drive_1/fsm/N64_sub4.co [6]
 CLMS_158_41/COUT                  td                    0.066      38.805 r       uart_drive_1/fsm/N64_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.805         uart_drive_1/fsm/N64_sub4.co [8]
                                   td                    0.066      38.871 r       uart_drive_1/fsm/N64_sub4.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.871         uart_drive_1/fsm/N64_sub4.co [10]
 CLMS_158_45/Y2                    td                    0.309      39.180 r       uart_drive_1/fsm/N64_sub4.faddsub_11/gateop/Y
                                   net (fanout=10)       0.843      40.023         uart_drive_1/fsm/_N175
 CLMA_158_36/COUT                  td                    0.578      40.601 r       uart_drive_1/fsm/N64_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.601         uart_drive_1/fsm/N64_sub3.co [4]
                                   td                    0.066      40.667 r       uart_drive_1/fsm/N64_sub3.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.667         uart_drive_1/fsm/N64_sub3.co [6]
 CLMA_158_40/COUT                  td                    0.066      40.733 r       uart_drive_1/fsm/N64_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.733         uart_drive_1/fsm/N64_sub3.co [8]
                                   td                    0.066      40.799 r       uart_drive_1/fsm/N64_sub3.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.799         uart_drive_1/fsm/N64_sub3.co [10]
 CLMA_158_44/Y2                    td                    0.309      41.108 r       uart_drive_1/fsm/N64_sub3.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.097      42.205         uart_drive_1/fsm/_N186
 CLMA_162_36/COUT                  td                    0.578      42.783 r       uart_drive_1/fsm/N64_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.783         uart_drive_1/fsm/N64_sub2.co [4]
                                   td                    0.066      42.849 r       uart_drive_1/fsm/N64_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.849         uart_drive_1/fsm/N64_sub2.co [6]
 CLMA_162_40/COUT                  td                    0.066      42.915 r       uart_drive_1/fsm/N64_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.915         uart_drive_1/fsm/N64_sub2.co [8]
                                   td                    0.066      42.981 r       uart_drive_1/fsm/N64_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.981         uart_drive_1/fsm/N64_sub2.co [10]
 CLMA_162_44/Y2                    td                    0.309      43.290 r       uart_drive_1/fsm/N64_sub2.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.891      44.181         uart_drive_1/fsm/_N197
 CLMS_162_37/COUT                  td                    0.578      44.759 r       uart_drive_1/fsm/N64_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.759         uart_drive_1/fsm/N64_sub1.co [4]
                                   td                    0.066      44.825 r       uart_drive_1/fsm/N64_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.825         uart_drive_1/fsm/N64_sub1.co [6]
 CLMS_162_41/COUT                  td                    0.066      44.891 r       uart_drive_1/fsm/N64_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.891         uart_drive_1/fsm/N64_sub1.co [8]
                                   td                    0.066      44.957 r       uart_drive_1/fsm/N64_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.957         uart_drive_1/fsm/N64_sub1.co [10]
 CLMS_162_45/Y2                    td                    0.309      45.266 r       uart_drive_1/fsm/N64_sub1.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.839      46.105         uart_drive_1/fsm/_N208
 CLMA_166_36/COUT                  td                    0.578      46.683 r       uart_drive_1/fsm/N64_sub0.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.683         uart_drive_1/fsm/N64_sub0.co [4]
 CLMA_166_40/Y1                    td                    0.568      47.251 r       uart_drive_1/fsm/N64_sub0.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.815      48.066         uart_drive_1/fsm/_N214
                                   td                    0.373      48.439 f       uart_drive_1/fsm/N64_add_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.439         uart_drive_1/fsm/_N9420
 CLMS_166_41/Y3                    td                    0.572      49.011 r       uart_drive_1/fsm/N64_add_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.393      49.404         uart_drive_1/fsm/_N228
 CLMS_166_45/Y6CD                  td                    0.507      49.911 r       uart_drive_1/fsm/N69_109_muxf6_perm/Z
                                   net (fanout=1)        0.615      50.526         uart_drive_1/fsm/_N24618_1
 CLMS_162_45/D2                                                            r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  50.526         Logic Levels: 60 
                                                                                   Logic: 23.237ns(52.462%), Route: 21.056ns(47.538%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196    1001.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055    1001.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737    1004.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1004.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793    1005.855         ntclkbufg_1      
 CLMS_162_45/CLK                                                           r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.309    1006.164                          
 clock uncertainty                                      -0.050    1006.114                          

 Setup time                                             -0.419    1005.695                          

 Data required time                                               1005.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.695                          
 Data arrival time                                                  50.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       955.169                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/CLK
Endpoint    : uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I3
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.855
  Launch Clock Delay      :  6.233
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_154_61/CLK                                                           r       uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/CLK

 CLMA_154_61/Q0                    tco                   0.330       6.563 r       uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.869       7.432         uart_drive_1/fsm/r_st_cnt [25]
 CLMA_162_56/COUT                  td                    0.397       7.829 r       uart_drive_1/fsm/N64_sub19.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.829         uart_drive_1/fsm/N64_sub19.co [4]
                                   td                    0.066       7.895 r       uart_drive_1/fsm/N64_sub19.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.895         uart_drive_1/fsm/N64_sub19.co [6]
 CLMA_162_60/COUT                  td                    0.066       7.961 r       uart_drive_1/fsm/N64_sub19.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.961         uart_drive_1/fsm/N64_sub19.co [8]
                                   td                    0.066       8.027 r       uart_drive_1/fsm/N64_sub19.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.027         uart_drive_1/fsm/N64_sub19.co [10]
 CLMA_162_68/Y2                    td                    0.309       8.336 r       uart_drive_1/fsm/N64_sub19.faddsub_11/gateop/Y
                                   net (fanout=10)       0.864       9.200         uart_drive_1/fsm/_N10
 CLMS_162_57/COUT                  td                    0.578       9.778 r       uart_drive_1/fsm/N64_sub18.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.778         uart_drive_1/fsm/N64_sub18.co [4]
                                   td                    0.066       9.844 r       uart_drive_1/fsm/N64_sub18.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.844         uart_drive_1/fsm/N64_sub18.co [6]
 CLMS_162_61/COUT                  td                    0.066       9.910 r       uart_drive_1/fsm/N64_sub18.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.910         uart_drive_1/fsm/N64_sub18.co [8]
                                   td                    0.066       9.976 r       uart_drive_1/fsm/N64_sub18.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.976         uart_drive_1/fsm/N64_sub18.co [10]
 CLMS_162_69/Y2                    td                    0.309      10.285 r       uart_drive_1/fsm/N64_sub18.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.127      11.412         uart_drive_1/fsm/_N21
 CLMA_154_52/COUT                  td                    0.573      11.985 r       uart_drive_1/fsm/N64_sub17.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.985         uart_drive_1/fsm/N64_sub17.co [4]
                                   td                    0.066      12.051 r       uart_drive_1/fsm/N64_sub17.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.051         uart_drive_1/fsm/N64_sub17.co [6]
 CLMA_154_56/COUT                  td                    0.066      12.117 r       uart_drive_1/fsm/N64_sub17.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.117         uart_drive_1/fsm/N64_sub17.co [8]
                                   td                    0.066      12.183 r       uart_drive_1/fsm/N64_sub17.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.183         uart_drive_1/fsm/N64_sub17.co [10]
 CLMA_154_60/Y2                    td                    0.309      12.492 r       uart_drive_1/fsm/N64_sub17.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.823      13.315         uart_drive_1/fsm/_N32
 CLMA_150_56/COUT                  td                    0.573      13.888 r       uart_drive_1/fsm/N64_sub16.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.888         uart_drive_1/fsm/N64_sub16.co [4]
                                   td                    0.066      13.954 r       uart_drive_1/fsm/N64_sub16.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.954         uart_drive_1/fsm/N64_sub16.co [6]
 CLMA_150_60/COUT                  td                    0.066      14.020 r       uart_drive_1/fsm/N64_sub16.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.020         uart_drive_1/fsm/N64_sub16.co [8]
                                   td                    0.066      14.086 r       uart_drive_1/fsm/N64_sub16.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.086         uart_drive_1/fsm/N64_sub16.co [10]
 CLMA_150_68/Y2                    td                    0.309      14.395 r       uart_drive_1/fsm/N64_sub16.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.816      15.211         uart_drive_1/fsm/_N43
                                   td                    0.544      15.755 f       uart_drive_1/fsm/N64_sub15.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.755         uart_drive_1/fsm/N64_sub15.co [6]
 CLMS_146_69/COUT                  td                    0.066      15.821 r       uart_drive_1/fsm/N64_sub15.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.821         uart_drive_1/fsm/N64_sub15.co [8]
                                   td                    0.066      15.887 r       uart_drive_1/fsm/N64_sub15.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.887         uart_drive_1/fsm/N64_sub15.co [10]
 CLMS_146_73/Y2                    td                    0.309      16.196 r       uart_drive_1/fsm/N64_sub15.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.219      17.415         uart_drive_1/fsm/_N54
 CLMA_166_56/COUT                  td                    0.578      17.993 r       uart_drive_1/fsm/N64_sub14.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.993         uart_drive_1/fsm/N64_sub14.co [4]
                                   td                    0.066      18.059 r       uart_drive_1/fsm/N64_sub14.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.059         uart_drive_1/fsm/N64_sub14.co [6]
 CLMA_166_60/COUT                  td                    0.066      18.125 r       uart_drive_1/fsm/N64_sub14.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.125         uart_drive_1/fsm/N64_sub14.co [8]
                                   td                    0.066      18.191 r       uart_drive_1/fsm/N64_sub14.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.191         uart_drive_1/fsm/N64_sub14.co [10]
 CLMA_166_68/Y2                    td                    0.309      18.500 r       uart_drive_1/fsm/N64_sub14.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.231      19.731         uart_drive_1/fsm/_N65
 CLMA_150_44/COUT                  td                    0.578      20.309 r       uart_drive_1/fsm/N64_sub13.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.309         uart_drive_1/fsm/N64_sub13.co [4]
                                   td                    0.066      20.375 r       uart_drive_1/fsm/N64_sub13.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.375         uart_drive_1/fsm/N64_sub13.co [6]
 CLMA_150_48/COUT                  td                    0.066      20.441 r       uart_drive_1/fsm/N64_sub13.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.441         uart_drive_1/fsm/N64_sub13.co [8]
                                   td                    0.066      20.507 r       uart_drive_1/fsm/N64_sub13.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.507         uart_drive_1/fsm/N64_sub13.co [10]
 CLMA_150_52/Y2                    td                    0.309      20.816 r       uart_drive_1/fsm/N64_sub13.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.830      21.646         uart_drive_1/fsm/_N76
 CLMS_146_49/COUT                  td                    0.573      22.219 r       uart_drive_1/fsm/N64_sub12.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.219         uart_drive_1/fsm/N64_sub12.co [4]
                                   td                    0.066      22.285 r       uart_drive_1/fsm/N64_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.285         uart_drive_1/fsm/N64_sub12.co [6]
 CLMS_146_53/COUT                  td                    0.066      22.351 r       uart_drive_1/fsm/N64_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.351         uart_drive_1/fsm/N64_sub12.co [8]
                                   td                    0.066      22.417 r       uart_drive_1/fsm/N64_sub12.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.417         uart_drive_1/fsm/N64_sub12.co [10]
 CLMS_146_57/Y2                    td                    0.309      22.726 r       uart_drive_1/fsm/N64_sub12.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.997      23.723         uart_drive_1/fsm/_N87
 CLMA_138_49/COUT                  td                    0.573      24.296 r       uart_drive_1/fsm/N64_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.296         uart_drive_1/fsm/N64_sub11.co [4]
                                   td                    0.066      24.362 r       uart_drive_1/fsm/N64_sub11.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.362         uart_drive_1/fsm/N64_sub11.co [6]
 CLMA_138_53/COUT                  td                    0.066      24.428 r       uart_drive_1/fsm/N64_sub11.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.428         uart_drive_1/fsm/N64_sub11.co [8]
                                   td                    0.066      24.494 r       uart_drive_1/fsm/N64_sub11.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.494         uart_drive_1/fsm/N64_sub11.co [10]
 CLMA_138_57/Y2                    td                    0.309      24.803 r       uart_drive_1/fsm/N64_sub11.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.100      25.903         uart_drive_1/fsm/_N98
 CLMA_146_48/COUT                  td                    0.578      26.481 r       uart_drive_1/fsm/N64_sub10.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.481         uart_drive_1/fsm/N64_sub10.co [4]
                                   td                    0.066      26.547 r       uart_drive_1/fsm/N64_sub10.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.547         uart_drive_1/fsm/N64_sub10.co [6]
 CLMA_146_52/COUT                  td                    0.066      26.613 r       uart_drive_1/fsm/N64_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.613         uart_drive_1/fsm/N64_sub10.co [8]
                                   td                    0.066      26.679 r       uart_drive_1/fsm/N64_sub10.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.679         uart_drive_1/fsm/N64_sub10.co [10]
 CLMA_146_56/Y2                    td                    0.309      26.988 r       uart_drive_1/fsm/N64_sub10.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.887      27.875         uart_drive_1/fsm/_N109
 CLMS_150_49/COUT                  td                    0.573      28.448 r       uart_drive_1/fsm/N64_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.448         uart_drive_1/fsm/N64_sub9.co [4]
                                   td                    0.066      28.514 r       uart_drive_1/fsm/N64_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.514         uart_drive_1/fsm/N64_sub9.co [6]
 CLMS_150_53/COUT                  td                    0.066      28.580 r       uart_drive_1/fsm/N64_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.580         uart_drive_1/fsm/N64_sub9.co [8]
                                   td                    0.066      28.646 r       uart_drive_1/fsm/N64_sub9.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.646         uart_drive_1/fsm/N64_sub9.co [10]
 CLMS_150_57/Y2                    td                    0.309      28.955 r       uart_drive_1/fsm/N64_sub9.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.095      30.050         uart_drive_1/fsm/_N120
 CLMA_146_36/COUT                  td                    0.578      30.628 r       uart_drive_1/fsm/N64_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.628         uart_drive_1/fsm/N64_sub8.co [4]
                                   td                    0.066      30.694 r       uart_drive_1/fsm/N64_sub8.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.694         uart_drive_1/fsm/N64_sub8.co [6]
 CLMA_146_40/COUT                  td                    0.066      30.760 r       uart_drive_1/fsm/N64_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.760         uart_drive_1/fsm/N64_sub8.co [8]
                                   td                    0.066      30.826 r       uart_drive_1/fsm/N64_sub8.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.826         uart_drive_1/fsm/N64_sub8.co [10]
 CLMA_146_44/Y2                    td                    0.309      31.135 r       uart_drive_1/fsm/N64_sub8.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.688      31.823         uart_drive_1/fsm/_N131
 CLMS_146_37/COUT                  td                    0.578      32.401 r       uart_drive_1/fsm/N64_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.401         uart_drive_1/fsm/N64_sub7.co [4]
                                   td                    0.066      32.467 r       uart_drive_1/fsm/N64_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.467         uart_drive_1/fsm/N64_sub7.co [6]
 CLMS_146_41/COUT                  td                    0.066      32.533 r       uart_drive_1/fsm/N64_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.533         uart_drive_1/fsm/N64_sub7.co [8]
                                   td                    0.066      32.599 r       uart_drive_1/fsm/N64_sub7.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.599         uart_drive_1/fsm/N64_sub7.co [10]
 CLMS_146_45/Y2                    td                    0.309      32.908 r       uart_drive_1/fsm/N64_sub7.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.055      33.963         uart_drive_1/fsm/_N142
 CLMS_150_37/COUT                  td                    0.578      34.541 r       uart_drive_1/fsm/N64_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.541         uart_drive_1/fsm/N64_sub6.co [4]
                                   td                    0.066      34.607 r       uart_drive_1/fsm/N64_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.607         uart_drive_1/fsm/N64_sub6.co [6]
 CLMS_150_41/COUT                  td                    0.066      34.673 r       uart_drive_1/fsm/N64_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.673         uart_drive_1/fsm/N64_sub6.co [8]
                                   td                    0.066      34.739 r       uart_drive_1/fsm/N64_sub6.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.739         uart_drive_1/fsm/N64_sub6.co [10]
 CLMS_150_45/Y2                    td                    0.309      35.048 r       uart_drive_1/fsm/N64_sub6.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.833      35.881         uart_drive_1/fsm/_N153
 CLMA_154_40/COUT                  td                    0.578      36.459 r       uart_drive_1/fsm/N64_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.459         uart_drive_1/fsm/N64_sub5.co [4]
                                   td                    0.066      36.525 r       uart_drive_1/fsm/N64_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.525         uart_drive_1/fsm/N64_sub5.co [6]
 CLMA_154_44/COUT                  td                    0.066      36.591 r       uart_drive_1/fsm/N64_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.591         uart_drive_1/fsm/N64_sub5.co [8]
                                   td                    0.066      36.657 r       uart_drive_1/fsm/N64_sub5.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.657         uart_drive_1/fsm/N64_sub5.co [10]
 CLMA_154_48/Y2                    td                    0.309      36.966 r       uart_drive_1/fsm/N64_sub5.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.129      38.095         uart_drive_1/fsm/_N164
 CLMS_158_37/COUT                  td                    0.578      38.673 r       uart_drive_1/fsm/N64_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.673         uart_drive_1/fsm/N64_sub4.co [4]
                                   td                    0.066      38.739 r       uart_drive_1/fsm/N64_sub4.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.739         uart_drive_1/fsm/N64_sub4.co [6]
 CLMS_158_41/COUT                  td                    0.066      38.805 r       uart_drive_1/fsm/N64_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.805         uart_drive_1/fsm/N64_sub4.co [8]
                                   td                    0.066      38.871 r       uart_drive_1/fsm/N64_sub4.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.871         uart_drive_1/fsm/N64_sub4.co [10]
 CLMS_158_45/Y2                    td                    0.309      39.180 r       uart_drive_1/fsm/N64_sub4.faddsub_11/gateop/Y
                                   net (fanout=10)       0.843      40.023         uart_drive_1/fsm/_N175
 CLMA_158_36/COUT                  td                    0.578      40.601 r       uart_drive_1/fsm/N64_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.601         uart_drive_1/fsm/N64_sub3.co [4]
                                   td                    0.066      40.667 r       uart_drive_1/fsm/N64_sub3.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.667         uart_drive_1/fsm/N64_sub3.co [6]
 CLMA_158_40/COUT                  td                    0.066      40.733 r       uart_drive_1/fsm/N64_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.733         uart_drive_1/fsm/N64_sub3.co [8]
                                   td                    0.066      40.799 r       uart_drive_1/fsm/N64_sub3.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.799         uart_drive_1/fsm/N64_sub3.co [10]
 CLMA_158_44/Y2                    td                    0.309      41.108 r       uart_drive_1/fsm/N64_sub3.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.097      42.205         uart_drive_1/fsm/_N186
 CLMA_162_36/COUT                  td                    0.578      42.783 r       uart_drive_1/fsm/N64_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.783         uart_drive_1/fsm/N64_sub2.co [4]
                                   td                    0.066      42.849 r       uart_drive_1/fsm/N64_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.849         uart_drive_1/fsm/N64_sub2.co [6]
 CLMA_162_40/COUT                  td                    0.066      42.915 r       uart_drive_1/fsm/N64_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.915         uart_drive_1/fsm/N64_sub2.co [8]
                                   td                    0.066      42.981 r       uart_drive_1/fsm/N64_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.981         uart_drive_1/fsm/N64_sub2.co [10]
 CLMA_162_44/Y2                    td                    0.309      43.290 r       uart_drive_1/fsm/N64_sub2.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.891      44.181         uart_drive_1/fsm/_N197
 CLMS_162_37/COUT                  td                    0.578      44.759 r       uart_drive_1/fsm/N64_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.759         uart_drive_1/fsm/N64_sub1.co [4]
                                   td                    0.066      44.825 r       uart_drive_1/fsm/N64_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.825         uart_drive_1/fsm/N64_sub1.co [6]
 CLMS_162_41/COUT                  td                    0.066      44.891 r       uart_drive_1/fsm/N64_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.891         uart_drive_1/fsm/N64_sub1.co [8]
                                   td                    0.066      44.957 r       uart_drive_1/fsm/N64_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.957         uart_drive_1/fsm/N64_sub1.co [10]
 CLMS_162_45/Y2                    td                    0.309      45.266 r       uart_drive_1/fsm/N64_sub1.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.839      46.105         uart_drive_1/fsm/_N208
 CLMA_166_36/COUT                  td                    0.578      46.683 r       uart_drive_1/fsm/N64_sub0.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.683         uart_drive_1/fsm/N64_sub0.co [4]
 CLMA_166_40/Y1                    td                    0.568      47.251 r       uart_drive_1/fsm/N64_sub0.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.815      48.066         uart_drive_1/fsm/_N214
                                   td                    0.373      48.439 f       uart_drive_1/fsm/N64_add_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.439         uart_drive_1/fsm/_N9420
 CLMS_166_41/COUT                  td                    0.066      48.505 r       uart_drive_1/fsm/N64_add_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.505         uart_drive_1/fsm/_N9422
 CLMS_166_45/Y0                    td                    0.306      48.811 r       uart_drive_1/fsm/N64_add_1_9/gateop/Y
                                   net (fanout=1)        0.807      49.618         uart_drive_1/fsm/_N229
 CLMS_162_45/D0                                                            r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  49.618         Logic Levels: 60 
                                                                                   Logic: 22.530ns(51.930%), Route: 20.855ns(48.070%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196    1001.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055    1001.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737    1004.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1004.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793    1005.855         ntclkbufg_1      
 CLMS_162_45/CLK                                                           r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.309    1006.164                          
 clock uncertainty                                      -0.050    1006.114                          

 Setup time                                             -0.224    1005.890                          

 Data required time                                               1005.890                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.890                          
 Data arrival time                                                  49.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       956.272                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/CLK
Endpoint    : uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I0
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.855
  Launch Clock Delay      :  6.233
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_154_61/CLK                                                           r       uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/CLK

 CLMA_154_61/Q0                    tco                   0.330       6.563 r       uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.869       7.432         uart_drive_1/fsm/r_st_cnt [25]
 CLMA_162_56/COUT                  td                    0.397       7.829 r       uart_drive_1/fsm/N64_sub19.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.829         uart_drive_1/fsm/N64_sub19.co [4]
                                   td                    0.066       7.895 r       uart_drive_1/fsm/N64_sub19.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.895         uart_drive_1/fsm/N64_sub19.co [6]
 CLMA_162_60/COUT                  td                    0.066       7.961 r       uart_drive_1/fsm/N64_sub19.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.961         uart_drive_1/fsm/N64_sub19.co [8]
                                   td                    0.066       8.027 r       uart_drive_1/fsm/N64_sub19.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.027         uart_drive_1/fsm/N64_sub19.co [10]
 CLMA_162_68/Y2                    td                    0.309       8.336 r       uart_drive_1/fsm/N64_sub19.faddsub_11/gateop/Y
                                   net (fanout=10)       0.864       9.200         uart_drive_1/fsm/_N10
 CLMS_162_57/COUT                  td                    0.578       9.778 r       uart_drive_1/fsm/N64_sub18.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.778         uart_drive_1/fsm/N64_sub18.co [4]
                                   td                    0.066       9.844 r       uart_drive_1/fsm/N64_sub18.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.844         uart_drive_1/fsm/N64_sub18.co [6]
 CLMS_162_61/COUT                  td                    0.066       9.910 r       uart_drive_1/fsm/N64_sub18.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.910         uart_drive_1/fsm/N64_sub18.co [8]
                                   td                    0.066       9.976 r       uart_drive_1/fsm/N64_sub18.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.976         uart_drive_1/fsm/N64_sub18.co [10]
 CLMS_162_69/Y2                    td                    0.309      10.285 r       uart_drive_1/fsm/N64_sub18.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.127      11.412         uart_drive_1/fsm/_N21
 CLMA_154_52/COUT                  td                    0.573      11.985 r       uart_drive_1/fsm/N64_sub17.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.985         uart_drive_1/fsm/N64_sub17.co [4]
                                   td                    0.066      12.051 r       uart_drive_1/fsm/N64_sub17.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.051         uart_drive_1/fsm/N64_sub17.co [6]
 CLMA_154_56/COUT                  td                    0.066      12.117 r       uart_drive_1/fsm/N64_sub17.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.117         uart_drive_1/fsm/N64_sub17.co [8]
                                   td                    0.066      12.183 r       uart_drive_1/fsm/N64_sub17.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.183         uart_drive_1/fsm/N64_sub17.co [10]
 CLMA_154_60/Y2                    td                    0.309      12.492 r       uart_drive_1/fsm/N64_sub17.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.823      13.315         uart_drive_1/fsm/_N32
 CLMA_150_56/COUT                  td                    0.573      13.888 r       uart_drive_1/fsm/N64_sub16.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.888         uart_drive_1/fsm/N64_sub16.co [4]
                                   td                    0.066      13.954 r       uart_drive_1/fsm/N64_sub16.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.954         uart_drive_1/fsm/N64_sub16.co [6]
 CLMA_150_60/COUT                  td                    0.066      14.020 r       uart_drive_1/fsm/N64_sub16.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.020         uart_drive_1/fsm/N64_sub16.co [8]
                                   td                    0.066      14.086 r       uart_drive_1/fsm/N64_sub16.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.086         uart_drive_1/fsm/N64_sub16.co [10]
 CLMA_150_68/Y2                    td                    0.309      14.395 r       uart_drive_1/fsm/N64_sub16.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.816      15.211         uart_drive_1/fsm/_N43
                                   td                    0.544      15.755 f       uart_drive_1/fsm/N64_sub15.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.755         uart_drive_1/fsm/N64_sub15.co [6]
 CLMS_146_69/COUT                  td                    0.066      15.821 r       uart_drive_1/fsm/N64_sub15.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.821         uart_drive_1/fsm/N64_sub15.co [8]
                                   td                    0.066      15.887 r       uart_drive_1/fsm/N64_sub15.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.887         uart_drive_1/fsm/N64_sub15.co [10]
 CLMS_146_73/Y2                    td                    0.309      16.196 r       uart_drive_1/fsm/N64_sub15.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.219      17.415         uart_drive_1/fsm/_N54
 CLMA_166_56/COUT                  td                    0.578      17.993 r       uart_drive_1/fsm/N64_sub14.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.993         uart_drive_1/fsm/N64_sub14.co [4]
                                   td                    0.066      18.059 r       uart_drive_1/fsm/N64_sub14.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.059         uart_drive_1/fsm/N64_sub14.co [6]
 CLMA_166_60/COUT                  td                    0.066      18.125 r       uart_drive_1/fsm/N64_sub14.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.125         uart_drive_1/fsm/N64_sub14.co [8]
                                   td                    0.066      18.191 r       uart_drive_1/fsm/N64_sub14.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.191         uart_drive_1/fsm/N64_sub14.co [10]
 CLMA_166_68/Y2                    td                    0.309      18.500 r       uart_drive_1/fsm/N64_sub14.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.231      19.731         uart_drive_1/fsm/_N65
 CLMA_150_44/COUT                  td                    0.578      20.309 r       uart_drive_1/fsm/N64_sub13.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.309         uart_drive_1/fsm/N64_sub13.co [4]
                                   td                    0.066      20.375 r       uart_drive_1/fsm/N64_sub13.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.375         uart_drive_1/fsm/N64_sub13.co [6]
 CLMA_150_48/COUT                  td                    0.066      20.441 r       uart_drive_1/fsm/N64_sub13.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.441         uart_drive_1/fsm/N64_sub13.co [8]
                                   td                    0.066      20.507 r       uart_drive_1/fsm/N64_sub13.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.507         uart_drive_1/fsm/N64_sub13.co [10]
 CLMA_150_52/Y2                    td                    0.309      20.816 r       uart_drive_1/fsm/N64_sub13.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.830      21.646         uart_drive_1/fsm/_N76
 CLMS_146_49/COUT                  td                    0.573      22.219 r       uart_drive_1/fsm/N64_sub12.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.219         uart_drive_1/fsm/N64_sub12.co [4]
                                   td                    0.066      22.285 r       uart_drive_1/fsm/N64_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.285         uart_drive_1/fsm/N64_sub12.co [6]
 CLMS_146_53/COUT                  td                    0.066      22.351 r       uart_drive_1/fsm/N64_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.351         uart_drive_1/fsm/N64_sub12.co [8]
                                   td                    0.066      22.417 r       uart_drive_1/fsm/N64_sub12.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.417         uart_drive_1/fsm/N64_sub12.co [10]
 CLMS_146_57/Y2                    td                    0.309      22.726 r       uart_drive_1/fsm/N64_sub12.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.997      23.723         uart_drive_1/fsm/_N87
 CLMA_138_49/COUT                  td                    0.573      24.296 r       uart_drive_1/fsm/N64_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.296         uart_drive_1/fsm/N64_sub11.co [4]
                                   td                    0.066      24.362 r       uart_drive_1/fsm/N64_sub11.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.362         uart_drive_1/fsm/N64_sub11.co [6]
 CLMA_138_53/COUT                  td                    0.066      24.428 r       uart_drive_1/fsm/N64_sub11.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.428         uart_drive_1/fsm/N64_sub11.co [8]
                                   td                    0.066      24.494 r       uart_drive_1/fsm/N64_sub11.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.494         uart_drive_1/fsm/N64_sub11.co [10]
 CLMA_138_57/Y2                    td                    0.309      24.803 r       uart_drive_1/fsm/N64_sub11.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.100      25.903         uart_drive_1/fsm/_N98
 CLMA_146_48/COUT                  td                    0.578      26.481 r       uart_drive_1/fsm/N64_sub10.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.481         uart_drive_1/fsm/N64_sub10.co [4]
                                   td                    0.066      26.547 r       uart_drive_1/fsm/N64_sub10.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.547         uart_drive_1/fsm/N64_sub10.co [6]
 CLMA_146_52/COUT                  td                    0.066      26.613 r       uart_drive_1/fsm/N64_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.613         uart_drive_1/fsm/N64_sub10.co [8]
                                   td                    0.066      26.679 r       uart_drive_1/fsm/N64_sub10.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.679         uart_drive_1/fsm/N64_sub10.co [10]
 CLMA_146_56/Y2                    td                    0.309      26.988 r       uart_drive_1/fsm/N64_sub10.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.887      27.875         uart_drive_1/fsm/_N109
 CLMS_150_49/COUT                  td                    0.573      28.448 r       uart_drive_1/fsm/N64_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.448         uart_drive_1/fsm/N64_sub9.co [4]
                                   td                    0.066      28.514 r       uart_drive_1/fsm/N64_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.514         uart_drive_1/fsm/N64_sub9.co [6]
 CLMS_150_53/COUT                  td                    0.066      28.580 r       uart_drive_1/fsm/N64_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.580         uart_drive_1/fsm/N64_sub9.co [8]
                                   td                    0.066      28.646 r       uart_drive_1/fsm/N64_sub9.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.646         uart_drive_1/fsm/N64_sub9.co [10]
 CLMS_150_57/Y2                    td                    0.309      28.955 r       uart_drive_1/fsm/N64_sub9.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.095      30.050         uart_drive_1/fsm/_N120
 CLMA_146_36/COUT                  td                    0.578      30.628 r       uart_drive_1/fsm/N64_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.628         uart_drive_1/fsm/N64_sub8.co [4]
                                   td                    0.066      30.694 r       uart_drive_1/fsm/N64_sub8.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.694         uart_drive_1/fsm/N64_sub8.co [6]
 CLMA_146_40/COUT                  td                    0.066      30.760 r       uart_drive_1/fsm/N64_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.760         uart_drive_1/fsm/N64_sub8.co [8]
                                   td                    0.066      30.826 r       uart_drive_1/fsm/N64_sub8.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.826         uart_drive_1/fsm/N64_sub8.co [10]
 CLMA_146_44/Y2                    td                    0.309      31.135 r       uart_drive_1/fsm/N64_sub8.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.688      31.823         uart_drive_1/fsm/_N131
 CLMS_146_37/COUT                  td                    0.578      32.401 r       uart_drive_1/fsm/N64_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.401         uart_drive_1/fsm/N64_sub7.co [4]
                                   td                    0.066      32.467 r       uart_drive_1/fsm/N64_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.467         uart_drive_1/fsm/N64_sub7.co [6]
 CLMS_146_41/COUT                  td                    0.066      32.533 r       uart_drive_1/fsm/N64_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.533         uart_drive_1/fsm/N64_sub7.co [8]
                                   td                    0.066      32.599 r       uart_drive_1/fsm/N64_sub7.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.599         uart_drive_1/fsm/N64_sub7.co [10]
 CLMS_146_45/Y2                    td                    0.309      32.908 r       uart_drive_1/fsm/N64_sub7.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.055      33.963         uart_drive_1/fsm/_N142
 CLMS_150_37/COUT                  td                    0.578      34.541 r       uart_drive_1/fsm/N64_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.541         uart_drive_1/fsm/N64_sub6.co [4]
                                   td                    0.066      34.607 r       uart_drive_1/fsm/N64_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.607         uart_drive_1/fsm/N64_sub6.co [6]
 CLMS_150_41/COUT                  td                    0.066      34.673 r       uart_drive_1/fsm/N64_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.673         uart_drive_1/fsm/N64_sub6.co [8]
                                   td                    0.066      34.739 r       uart_drive_1/fsm/N64_sub6.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.739         uart_drive_1/fsm/N64_sub6.co [10]
 CLMS_150_45/Y2                    td                    0.309      35.048 r       uart_drive_1/fsm/N64_sub6.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.833      35.881         uart_drive_1/fsm/_N153
 CLMA_154_40/COUT                  td                    0.578      36.459 r       uart_drive_1/fsm/N64_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.459         uart_drive_1/fsm/N64_sub5.co [4]
                                   td                    0.066      36.525 r       uart_drive_1/fsm/N64_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.525         uart_drive_1/fsm/N64_sub5.co [6]
 CLMA_154_44/COUT                  td                    0.066      36.591 r       uart_drive_1/fsm/N64_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.591         uart_drive_1/fsm/N64_sub5.co [8]
                                   td                    0.066      36.657 r       uart_drive_1/fsm/N64_sub5.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.657         uart_drive_1/fsm/N64_sub5.co [10]
 CLMA_154_48/Y2                    td                    0.309      36.966 r       uart_drive_1/fsm/N64_sub5.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.129      38.095         uart_drive_1/fsm/_N164
 CLMS_158_37/COUT                  td                    0.578      38.673 r       uart_drive_1/fsm/N64_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.673         uart_drive_1/fsm/N64_sub4.co [4]
                                   td                    0.066      38.739 r       uart_drive_1/fsm/N64_sub4.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.739         uart_drive_1/fsm/N64_sub4.co [6]
 CLMS_158_41/COUT                  td                    0.066      38.805 r       uart_drive_1/fsm/N64_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.805         uart_drive_1/fsm/N64_sub4.co [8]
                                   td                    0.066      38.871 r       uart_drive_1/fsm/N64_sub4.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.871         uart_drive_1/fsm/N64_sub4.co [10]
 CLMS_158_45/Y2                    td                    0.309      39.180 r       uart_drive_1/fsm/N64_sub4.faddsub_11/gateop/Y
                                   net (fanout=10)       0.843      40.023         uart_drive_1/fsm/_N175
 CLMA_158_36/COUT                  td                    0.578      40.601 r       uart_drive_1/fsm/N64_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.601         uart_drive_1/fsm/N64_sub3.co [4]
                                   td                    0.066      40.667 r       uart_drive_1/fsm/N64_sub3.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.667         uart_drive_1/fsm/N64_sub3.co [6]
 CLMA_158_40/COUT                  td                    0.066      40.733 r       uart_drive_1/fsm/N64_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.733         uart_drive_1/fsm/N64_sub3.co [8]
                                   td                    0.066      40.799 r       uart_drive_1/fsm/N64_sub3.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.799         uart_drive_1/fsm/N64_sub3.co [10]
 CLMA_158_44/Y2                    td                    0.309      41.108 r       uart_drive_1/fsm/N64_sub3.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.097      42.205         uart_drive_1/fsm/_N186
 CLMA_162_36/COUT                  td                    0.578      42.783 r       uart_drive_1/fsm/N64_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.783         uart_drive_1/fsm/N64_sub2.co [4]
                                   td                    0.066      42.849 r       uart_drive_1/fsm/N64_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.849         uart_drive_1/fsm/N64_sub2.co [6]
 CLMA_162_40/COUT                  td                    0.066      42.915 r       uart_drive_1/fsm/N64_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.915         uart_drive_1/fsm/N64_sub2.co [8]
                                   td                    0.066      42.981 r       uart_drive_1/fsm/N64_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.981         uart_drive_1/fsm/N64_sub2.co [10]
 CLMA_162_44/Y2                    td                    0.309      43.290 r       uart_drive_1/fsm/N64_sub2.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.891      44.181         uart_drive_1/fsm/_N197
 CLMS_162_37/COUT                  td                    0.578      44.759 r       uart_drive_1/fsm/N64_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.759         uart_drive_1/fsm/N64_sub1.co [4]
                                   td                    0.066      44.825 r       uart_drive_1/fsm/N64_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.825         uart_drive_1/fsm/N64_sub1.co [6]
 CLMS_162_41/COUT                  td                    0.066      44.891 r       uart_drive_1/fsm/N64_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.891         uart_drive_1/fsm/N64_sub1.co [8]
                                   td                    0.066      44.957 r       uart_drive_1/fsm/N64_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.957         uart_drive_1/fsm/N64_sub1.co [10]
 CLMS_162_45/Y2                    td                    0.309      45.266 r       uart_drive_1/fsm/N64_sub1.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.839      46.105         uart_drive_1/fsm/_N208
 CLMA_166_36/COUT                  td                    0.578      46.683 r       uart_drive_1/fsm/N64_sub0.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.683         uart_drive_1/fsm/N64_sub0.co [4]
                                   td                    0.066      46.749 r       uart_drive_1/fsm/N64_sub0.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.749         uart_drive_1/fsm/N64_sub0.co [6]
 CLMA_166_40/COUT                  td                    0.066      46.815 r       uart_drive_1/fsm/N64_sub0.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.815         uart_drive_1/fsm/N64_sub0.co [8]
 CLMA_166_44/Y1                    td                    0.568      47.383 r       uart_drive_1/fsm/N64_sub0.faddsub_9/gateop_A2/Y1
                                   net (fanout=2)        0.592      47.975         uart_drive_1/fsm/_N218
 CLMS_162_45/DD                                                            r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  47.975         Logic Levels: 59 
                                                                                   Logic: 21.917ns(52.506%), Route: 19.825ns(47.494%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196    1001.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055    1001.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737    1004.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1004.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793    1005.855         ntclkbufg_1      
 CLMS_162_45/CLK                                                           r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.309    1006.164                          
 clock uncertainty                                      -0.050    1006.114                          

 Setup time                                             -0.188    1005.926                          

 Data required time                                               1005.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.926                          
 Data arrival time                                                  47.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       957.951                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.123  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.305
  Launch Clock Delay      :  5.855
  Clock Pessimism Removal :  -0.327

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196       1.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055       1.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737       4.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793       5.855         ntclkbufg_1      
 CLMA_90_52/CLK                                                            r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_90_52/Q1                     tco                   0.256       6.111 f       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.292       6.403         uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/wr_addr [5]
 DRM_82_44/ADA0[9]                                                         f       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   6.403         Logic Levels: 0  
                                                                                   Logic: 0.256ns(46.715%), Route: 0.292ns(53.285%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.934       6.305         ntclkbufg_1      
 DRM_82_44/CLKA[0]                                                         r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.327       5.978                          
 clock uncertainty                                       0.000       5.978                          

 Hold time                                               0.184       6.162                          

 Data required time                                                  6.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.162                          
 Data arrival time                                                   6.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : receive/u_serial_port_rx/rcv_data[3]/opit_0_inv/CLK
Endpoint    : receive/reg_data[3]/opit_0_inv/D
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.233
  Launch Clock Delay      :  5.855
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196       1.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055       1.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737       4.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793       5.855         ntclkbufg_1      
 CLMA_182_201/CLK                                                          r       receive/u_serial_port_rx/rcv_data[3]/opit_0_inv/CLK

 CLMA_182_201/Q3                   tco                   0.253       6.108 f       receive/u_serial_port_rx/rcv_data[3]/opit_0_inv/Q
                                   net (fanout=1)        0.101       6.209         receive/rcv_data [3]
 CLMA_182_200/AD                                                           f       receive/reg_data[3]/opit_0_inv/D

 Data arrival time                                                   6.209         Logic Levels: 0  
                                                                                   Logic: 0.253ns(71.469%), Route: 0.101ns(28.531%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_182_200/CLK                                                          r       receive/reg_data[3]/opit_0_inv/CLK
 clock pessimism                                        -0.334       5.899                          
 clock uncertainty                                       0.000       5.899                          

 Hold time                                               0.061       5.960                          

 Data required time                                                  5.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.960                          
 Data arrival time                                                   6.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv/D
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.233
  Launch Clock Delay      :  5.855
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196       1.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055       1.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737       4.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793       5.855         ntclkbufg_1      
 CLMA_162_144/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv/CLK

 CLMA_162_144/Q3                   tco                   0.253       6.108 f       u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv/Q
                                   net (fanout=1)        0.096       6.204         u_CORES/u_debug_core_0/TRIG0_ff[0] [33]
 CLMA_162_144/AD                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv/D

 Data arrival time                                                   6.204         Logic Levels: 0  
                                                                                   Logic: 0.253ns(72.493%), Route: 0.096ns(27.507%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_162_144/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv/CLK
 clock pessimism                                        -0.377       5.856                          
 clock uncertainty                                       0.000       5.856                          

 Hold time                                               0.061       5.917                          

 Data required time                                                  5.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.917                          
 Data arrival time                                                   6.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : yibiao_1/N240_m1/gopapm/CLK
Endpoint    : yibiao_1/phase_diff_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pll_adda|u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.229       1.229         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.229 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.862       3.091         ntclkbufg_0      
 APM_258_228/CLK                                                           r       yibiao_1/N240_m1/gopapm/CLK

 APM_258_228/PO[0]                 tco                   2.979       6.070 r       yibiao_1/N240_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.070         yibiao_1/_N7943  
 APM_258_240/P[10]                 td                    2.061       8.131 r       yibiao_1/N240_m2/gopapm/P[10]
                                   net (fanout=2)        1.459       9.590         yibiao_1/N982 [28]
                                   td                    0.371       9.961 f       yibiao_1/N242_sub31.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.961         yibiao_1/N242_sub31.co [2]
 CLMS_246_265/COUT                 td                    0.066      10.027 r       yibiao_1/N242_sub31.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.027         yibiao_1/N242_sub31.co [4]
                                   td                    0.066      10.093 r       yibiao_1/N242_sub31.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.093         yibiao_1/N242_sub31.co [6]
 CLMS_246_269/COUT                 td                    0.066      10.159 r       yibiao_1/N242_sub31.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.159         yibiao_1/N242_sub31.co [8]
                                   td                    0.066      10.225 r       yibiao_1/N242_sub31.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.225         yibiao_1/N242_sub31.co [10]
 CLMS_246_273/COUT                 td                    0.066      10.291 r       yibiao_1/N242_sub31.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.291         yibiao_1/N242_sub31.co [12]
                                   td                    0.066      10.357 r       yibiao_1/N242_sub31.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.357         yibiao_1/N242_sub31.co [14]
 CLMS_246_277/COUT                 td                    0.066      10.423 r       yibiao_1/N242_sub31.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.423         yibiao_1/N242_sub31.co [16]
                                   td                    0.066      10.489 r       yibiao_1/N242_sub31.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.489         yibiao_1/N242_sub31.co [18]
 CLMS_246_281/COUT                 td                    0.066      10.555 r       yibiao_1/N242_sub31.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.555         yibiao_1/N242_sub31.co [20]
                                   td                    0.066      10.621 r       yibiao_1/N242_sub31.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.621         yibiao_1/N242_sub31.co [22]
 CLMS_246_285/COUT                 td                    0.066      10.687 r       yibiao_1/N242_sub31.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.687         yibiao_1/N242_sub31.co [24]
 CLMS_246_289/Y0                   td                    0.306      10.993 r       yibiao_1/N242_sub31.faddsub_25/gateop/Y
                                   net (fanout=26)       2.104      13.097         yibiao_1/_N46    
 CLMA_250_252/COUT                 td                    0.587      13.684 r       yibiao_1/N242_sub30.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.684         yibiao_1/N242_sub30.co [11]
                                   td                    0.066      13.750 r       yibiao_1/N242_sub30.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.750         yibiao_1/N242_sub30.co [13]
 CLMA_250_256/COUT                 td                    0.066      13.816 r       yibiao_1/N242_sub30.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.816         yibiao_1/N242_sub30.co [15]
                                   td                    0.066      13.882 r       yibiao_1/N242_sub30.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.882         yibiao_1/N242_sub30.co [17]
 CLMA_250_260/COUT                 td                    0.066      13.948 r       yibiao_1/N242_sub30.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.948         yibiao_1/N242_sub30.co [19]
                                   td                    0.066      14.014 r       yibiao_1/N242_sub30.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.014         yibiao_1/N242_sub30.co [21]
 CLMA_250_264/COUT                 td                    0.066      14.080 r       yibiao_1/N242_sub30.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.080         yibiao_1/N242_sub30.co [23]
 CLMA_250_268/Y1                   td                    0.568      14.648 r       yibiao_1/N242_sub30.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.444      16.092         yibiao_1/_N71    
 CLMS_242_241/COUT                 td                    0.587      16.679 r       yibiao_1/N242_sub29.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.679         yibiao_1/N242_sub29.co [3]
                                   td                    0.066      16.745 r       yibiao_1/N242_sub29.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.745         yibiao_1/N242_sub29.co [5]
 CLMS_242_245/COUT                 td                    0.066      16.811 r       yibiao_1/N242_sub29.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.811         yibiao_1/N242_sub29.co [7]
                                   td                    0.066      16.877 r       yibiao_1/N242_sub29.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.877         yibiao_1/N242_sub29.co [9]
 CLMS_242_249/COUT                 td                    0.066      16.943 r       yibiao_1/N242_sub29.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.943         yibiao_1/N242_sub29.co [11]
                                   td                    0.066      17.009 r       yibiao_1/N242_sub29.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.009         yibiao_1/N242_sub29.co [13]
 CLMS_242_253/COUT                 td                    0.066      17.075 r       yibiao_1/N242_sub29.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.075         yibiao_1/N242_sub29.co [15]
                                   td                    0.066      17.141 r       yibiao_1/N242_sub29.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.141         yibiao_1/N242_sub29.co [17]
 CLMS_242_257/COUT                 td                    0.066      17.207 r       yibiao_1/N242_sub29.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.207         yibiao_1/N242_sub29.co [19]
                                   td                    0.066      17.273 r       yibiao_1/N242_sub29.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.273         yibiao_1/N242_sub29.co [21]
 CLMS_242_261/COUT                 td                    0.066      17.339 r       yibiao_1/N242_sub29.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.339         yibiao_1/N242_sub29.co [23]
 CLMS_242_265/Y1                   td                    0.568      17.907 r       yibiao_1/N242_sub29.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.266      19.173         yibiao_1/_N96    
                                   td                    0.544      19.717 f       yibiao_1/N242_sub28.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.717         yibiao_1/N242_sub28.co [1]
 CLMS_254_245/COUT                 td                    0.066      19.783 r       yibiao_1/N242_sub28.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.783         yibiao_1/N242_sub28.co [3]
                                   td                    0.066      19.849 r       yibiao_1/N242_sub28.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.849         yibiao_1/N242_sub28.co [5]
 CLMS_254_249/COUT                 td                    0.066      19.915 r       yibiao_1/N242_sub28.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.915         yibiao_1/N242_sub28.co [7]
                                   td                    0.066      19.981 r       yibiao_1/N242_sub28.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.981         yibiao_1/N242_sub28.co [9]
 CLMS_254_253/COUT                 td                    0.066      20.047 r       yibiao_1/N242_sub28.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.047         yibiao_1/N242_sub28.co [11]
                                   td                    0.066      20.113 r       yibiao_1/N242_sub28.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.113         yibiao_1/N242_sub28.co [13]
 CLMS_254_257/COUT                 td                    0.066      20.179 r       yibiao_1/N242_sub28.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.179         yibiao_1/N242_sub28.co [15]
                                   td                    0.066      20.245 r       yibiao_1/N242_sub28.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.245         yibiao_1/N242_sub28.co [17]
 CLMS_254_261/COUT                 td                    0.066      20.311 r       yibiao_1/N242_sub28.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.311         yibiao_1/N242_sub28.co [19]
                                   td                    0.066      20.377 r       yibiao_1/N242_sub28.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.377         yibiao_1/N242_sub28.co [21]
 CLMS_254_265/COUT                 td                    0.066      20.443 r       yibiao_1/N242_sub28.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.443         yibiao_1/N242_sub28.co [23]
 CLMS_254_269/Y1                   td                    0.568      21.011 r       yibiao_1/N242_sub28.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.143      22.154         yibiao_1/_N121   
 CLMA_246_248/COUT                 td                    0.583      22.737 r       yibiao_1/N242_sub27.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.737         yibiao_1/N242_sub27.co [3]
                                   td                    0.066      22.803 r       yibiao_1/N242_sub27.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.803         yibiao_1/N242_sub27.co [5]
 CLMA_246_252/COUT                 td                    0.066      22.869 r       yibiao_1/N242_sub27.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.869         yibiao_1/N242_sub27.co [7]
                                   td                    0.066      22.935 r       yibiao_1/N242_sub27.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.935         yibiao_1/N242_sub27.co [9]
 CLMA_246_256/COUT                 td                    0.066      23.001 r       yibiao_1/N242_sub27.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.001         yibiao_1/N242_sub27.co [11]
                                   td                    0.066      23.067 r       yibiao_1/N242_sub27.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.067         yibiao_1/N242_sub27.co [13]
 CLMA_246_260/COUT                 td                    0.066      23.133 r       yibiao_1/N242_sub27.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.133         yibiao_1/N242_sub27.co [15]
                                   td                    0.066      23.199 r       yibiao_1/N242_sub27.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.199         yibiao_1/N242_sub27.co [17]
 CLMA_246_264/COUT                 td                    0.066      23.265 r       yibiao_1/N242_sub27.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.265         yibiao_1/N242_sub27.co [19]
                                   td                    0.066      23.331 r       yibiao_1/N242_sub27.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.331         yibiao_1/N242_sub27.co [21]
 CLMA_246_268/COUT                 td                    0.066      23.397 r       yibiao_1/N242_sub27.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.397         yibiao_1/N242_sub27.co [23]
 CLMA_246_272/Y1                   td                    0.568      23.965 r       yibiao_1/N242_sub27.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.827      25.792         yibiao_1/_N146   
 CLMS_270_249/COUT                 td                    0.587      26.379 r       yibiao_1/N242_sub26.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.379         yibiao_1/N242_sub26.co [7]
                                   td                    0.066      26.445 r       yibiao_1/N242_sub26.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.445         yibiao_1/N242_sub26.co [9]
 CLMS_270_253/COUT                 td                    0.066      26.511 r       yibiao_1/N242_sub26.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.511         yibiao_1/N242_sub26.co [11]
                                   td                    0.066      26.577 r       yibiao_1/N242_sub26.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.577         yibiao_1/N242_sub26.co [13]
 CLMS_270_257/COUT                 td                    0.066      26.643 r       yibiao_1/N242_sub26.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.643         yibiao_1/N242_sub26.co [15]
                                   td                    0.066      26.709 r       yibiao_1/N242_sub26.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.709         yibiao_1/N242_sub26.co [17]
 CLMS_270_261/COUT                 td                    0.066      26.775 r       yibiao_1/N242_sub26.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.775         yibiao_1/N242_sub26.co [19]
                                   td                    0.066      26.841 r       yibiao_1/N242_sub26.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.841         yibiao_1/N242_sub26.co [21]
 CLMS_270_265/COUT                 td                    0.066      26.907 r       yibiao_1/N242_sub26.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.907         yibiao_1/N242_sub26.co [23]
 CLMS_270_269/Y1                   td                    0.568      27.475 r       yibiao_1/N242_sub26.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.764      29.239         yibiao_1/_N171   
                                   td                    0.544      29.783 f       yibiao_1/N242_sub25.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.783         yibiao_1/N242_sub25.co [1]
 CLMS_226_249/COUT                 td                    0.066      29.849 r       yibiao_1/N242_sub25.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.849         yibiao_1/N242_sub25.co [3]
                                   td                    0.066      29.915 r       yibiao_1/N242_sub25.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.915         yibiao_1/N242_sub25.co [5]
 CLMS_226_253/COUT                 td                    0.066      29.981 r       yibiao_1/N242_sub25.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.981         yibiao_1/N242_sub25.co [7]
                                   td                    0.066      30.047 r       yibiao_1/N242_sub25.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.047         yibiao_1/N242_sub25.co [9]
 CLMS_226_257/COUT                 td                    0.066      30.113 r       yibiao_1/N242_sub25.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.113         yibiao_1/N242_sub25.co [11]
                                   td                    0.066      30.179 r       yibiao_1/N242_sub25.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.179         yibiao_1/N242_sub25.co [13]
 CLMS_226_261/COUT                 td                    0.066      30.245 r       yibiao_1/N242_sub25.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.245         yibiao_1/N242_sub25.co [15]
                                   td                    0.066      30.311 r       yibiao_1/N242_sub25.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.311         yibiao_1/N242_sub25.co [17]
 CLMS_226_265/COUT                 td                    0.066      30.377 r       yibiao_1/N242_sub25.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.377         yibiao_1/N242_sub25.co [19]
                                   td                    0.066      30.443 r       yibiao_1/N242_sub25.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.443         yibiao_1/N242_sub25.co [21]
 CLMS_226_269/COUT                 td                    0.066      30.509 r       yibiao_1/N242_sub25.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.509         yibiao_1/N242_sub25.co [23]
 CLMS_226_273/Y1                   td                    0.568      31.077 r       yibiao_1/N242_sub25.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       2.197      33.274         yibiao_1/_N196   
 CLMS_246_249/COUT                 td                    0.587      33.861 r       yibiao_1/N242_sub24.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.861         yibiao_1/N242_sub24.co [15]
                                   td                    0.066      33.927 r       yibiao_1/N242_sub24.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.927         yibiao_1/N242_sub24.co [17]
 CLMS_246_253/COUT                 td                    0.066      33.993 r       yibiao_1/N242_sub24.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.993         yibiao_1/N242_sub24.co [19]
                                   td                    0.066      34.059 r       yibiao_1/N242_sub24.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.059         yibiao_1/N242_sub24.co [21]
 CLMS_246_257/COUT                 td                    0.066      34.125 r       yibiao_1/N242_sub24.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.125         yibiao_1/N242_sub24.co [23]
 CLMS_246_261/Y1                   td                    0.568      34.693 r       yibiao_1/N242_sub24.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.066      35.759         yibiao_1/_N221   
 CLMA_242_248/COUT                 td                    0.587      36.346 r       yibiao_1/N242_sub23.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.346         yibiao_1/N242_sub23.co [3]
                                   td                    0.066      36.412 r       yibiao_1/N242_sub23.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.412         yibiao_1/N242_sub23.co [5]
 CLMA_242_252/COUT                 td                    0.066      36.478 r       yibiao_1/N242_sub23.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.478         yibiao_1/N242_sub23.co [7]
                                   td                    0.066      36.544 r       yibiao_1/N242_sub23.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.544         yibiao_1/N242_sub23.co [9]
 CLMA_242_256/COUT                 td                    0.066      36.610 r       yibiao_1/N242_sub23.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.610         yibiao_1/N242_sub23.co [11]
                                   td                    0.066      36.676 r       yibiao_1/N242_sub23.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.676         yibiao_1/N242_sub23.co [13]
 CLMA_242_260/COUT                 td                    0.066      36.742 r       yibiao_1/N242_sub23.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.742         yibiao_1/N242_sub23.co [15]
                                   td                    0.066      36.808 r       yibiao_1/N242_sub23.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.808         yibiao_1/N242_sub23.co [17]
 CLMA_242_264/COUT                 td                    0.066      36.874 r       yibiao_1/N242_sub23.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.874         yibiao_1/N242_sub23.co [19]
                                   td                    0.066      36.940 r       yibiao_1/N242_sub23.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.940         yibiao_1/N242_sub23.co [21]
 CLMA_242_268/COUT                 td                    0.066      37.006 r       yibiao_1/N242_sub23.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.006         yibiao_1/N242_sub23.co [23]
 CLMA_242_272/Y1                   td                    0.568      37.574 r       yibiao_1/N242_sub23.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.604      39.178         yibiao_1/_N246   
 CLMS_266_249/COUT                 td                    0.583      39.761 r       yibiao_1/N242_sub22.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.761         yibiao_1/N242_sub22.co [3]
                                   td                    0.066      39.827 r       yibiao_1/N242_sub22.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.827         yibiao_1/N242_sub22.co [5]
 CLMS_266_253/COUT                 td                    0.066      39.893 r       yibiao_1/N242_sub22.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.893         yibiao_1/N242_sub22.co [7]
                                   td                    0.066      39.959 r       yibiao_1/N242_sub22.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.959         yibiao_1/N242_sub22.co [9]
 CLMS_266_257/COUT                 td                    0.066      40.025 r       yibiao_1/N242_sub22.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.025         yibiao_1/N242_sub22.co [11]
                                   td                    0.066      40.091 r       yibiao_1/N242_sub22.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.091         yibiao_1/N242_sub22.co [13]
 CLMS_266_261/COUT                 td                    0.066      40.157 r       yibiao_1/N242_sub22.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.157         yibiao_1/N242_sub22.co [15]
                                   td                    0.066      40.223 r       yibiao_1/N242_sub22.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.223         yibiao_1/N242_sub22.co [17]
 CLMS_266_265/COUT                 td                    0.066      40.289 r       yibiao_1/N242_sub22.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.289         yibiao_1/N242_sub22.co [19]
                                   td                    0.066      40.355 r       yibiao_1/N242_sub22.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.355         yibiao_1/N242_sub22.co [21]
 CLMS_266_269/COUT                 td                    0.066      40.421 r       yibiao_1/N242_sub22.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.421         yibiao_1/N242_sub22.co [23]
 CLMS_266_273/Y1                   td                    0.568      40.989 r       yibiao_1/N242_sub22.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.380      42.369         yibiao_1/_N271   
                                   td                    0.544      42.913 f       yibiao_1/N242_sub21.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.913         yibiao_1/N242_sub21.co [1]
 CLMS_262_245/COUT                 td                    0.066      42.979 r       yibiao_1/N242_sub21.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.979         yibiao_1/N242_sub21.co [3]
                                   td                    0.066      43.045 r       yibiao_1/N242_sub21.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.045         yibiao_1/N242_sub21.co [5]
 CLMS_262_249/COUT                 td                    0.066      43.111 r       yibiao_1/N242_sub21.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.111         yibiao_1/N242_sub21.co [7]
                                   td                    0.066      43.177 r       yibiao_1/N242_sub21.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.177         yibiao_1/N242_sub21.co [9]
 CLMS_262_253/COUT                 td                    0.066      43.243 r       yibiao_1/N242_sub21.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.243         yibiao_1/N242_sub21.co [11]
                                   td                    0.066      43.309 r       yibiao_1/N242_sub21.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.309         yibiao_1/N242_sub21.co [13]
 CLMS_262_257/COUT                 td                    0.066      43.375 r       yibiao_1/N242_sub21.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.375         yibiao_1/N242_sub21.co [15]
                                   td                    0.066      43.441 r       yibiao_1/N242_sub21.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.441         yibiao_1/N242_sub21.co [17]
 CLMS_262_261/COUT                 td                    0.066      43.507 r       yibiao_1/N242_sub21.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.507         yibiao_1/N242_sub21.co [19]
                                   td                    0.066      43.573 r       yibiao_1/N242_sub21.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.573         yibiao_1/N242_sub21.co [21]
 CLMS_262_265/COUT                 td                    0.066      43.639 r       yibiao_1/N242_sub21.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.639         yibiao_1/N242_sub21.co [23]
 CLMS_262_269/Y1                   td                    0.568      44.207 r       yibiao_1/N242_sub21.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.167      45.374         yibiao_1/_N296   
                                   td                    0.544      45.918 f       yibiao_1/N242_sub20.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.918         yibiao_1/N242_sub20.co [1]
 CLMA_262_240/COUT                 td                    0.066      45.984 r       yibiao_1/N242_sub20.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.984         yibiao_1/N242_sub20.co [3]
                                   td                    0.066      46.050 r       yibiao_1/N242_sub20.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.050         yibiao_1/N242_sub20.co [5]
 CLMA_262_244/COUT                 td                    0.066      46.116 r       yibiao_1/N242_sub20.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.116         yibiao_1/N242_sub20.co [7]
                                   td                    0.066      46.182 r       yibiao_1/N242_sub20.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.182         yibiao_1/N242_sub20.co [9]
 CLMA_262_248/COUT                 td                    0.066      46.248 r       yibiao_1/N242_sub20.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.248         yibiao_1/N242_sub20.co [11]
                                   td                    0.066      46.314 r       yibiao_1/N242_sub20.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.314         yibiao_1/N242_sub20.co [13]
 CLMA_262_252/COUT                 td                    0.066      46.380 r       yibiao_1/N242_sub20.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.380         yibiao_1/N242_sub20.co [15]
                                   td                    0.066      46.446 r       yibiao_1/N242_sub20.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.446         yibiao_1/N242_sub20.co [17]
 CLMA_262_256/COUT                 td                    0.066      46.512 r       yibiao_1/N242_sub20.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.512         yibiao_1/N242_sub20.co [19]
                                   td                    0.066      46.578 r       yibiao_1/N242_sub20.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.578         yibiao_1/N242_sub20.co [21]
 CLMA_262_260/COUT                 td                    0.066      46.644 r       yibiao_1/N242_sub20.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.644         yibiao_1/N242_sub20.co [23]
 CLMA_262_264/Y1                   td                    0.568      47.212 r       yibiao_1/N242_sub20.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.505      48.717         yibiao_1/_N321   
 CLMA_254_244/COUT                 td                    0.583      49.300 r       yibiao_1/N242_sub19.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.300         yibiao_1/N242_sub19.co [3]
                                   td                    0.066      49.366 r       yibiao_1/N242_sub19.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.366         yibiao_1/N242_sub19.co [5]
 CLMA_254_248/COUT                 td                    0.066      49.432 r       yibiao_1/N242_sub19.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.432         yibiao_1/N242_sub19.co [7]
                                   td                    0.066      49.498 r       yibiao_1/N242_sub19.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.498         yibiao_1/N242_sub19.co [9]
 CLMA_254_252/COUT                 td                    0.066      49.564 r       yibiao_1/N242_sub19.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.564         yibiao_1/N242_sub19.co [11]
                                   td                    0.066      49.630 r       yibiao_1/N242_sub19.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.630         yibiao_1/N242_sub19.co [13]
 CLMA_254_256/COUT                 td                    0.066      49.696 r       yibiao_1/N242_sub19.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.696         yibiao_1/N242_sub19.co [15]
                                   td                    0.066      49.762 r       yibiao_1/N242_sub19.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.762         yibiao_1/N242_sub19.co [17]
 CLMA_254_260/COUT                 td                    0.066      49.828 r       yibiao_1/N242_sub19.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.828         yibiao_1/N242_sub19.co [19]
                                   td                    0.066      49.894 r       yibiao_1/N242_sub19.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.894         yibiao_1/N242_sub19.co [21]
 CLMA_254_264/COUT                 td                    0.066      49.960 r       yibiao_1/N242_sub19.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.960         yibiao_1/N242_sub19.co [23]
 CLMA_254_268/Y1                   td                    0.568      50.528 r       yibiao_1/N242_sub19.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.683      52.211         yibiao_1/_N346   
                                   td                    0.544      52.755 f       yibiao_1/N242_sub18.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.755         yibiao_1/N242_sub18.co [1]
 CLMA_250_241/COUT                 td                    0.066      52.821 r       yibiao_1/N242_sub18.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.821         yibiao_1/N242_sub18.co [3]
                                   td                    0.066      52.887 r       yibiao_1/N242_sub18.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.887         yibiao_1/N242_sub18.co [5]
 CLMA_250_245/COUT                 td                    0.066      52.953 r       yibiao_1/N242_sub18.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.953         yibiao_1/N242_sub18.co [7]
                                   td                    0.066      53.019 r       yibiao_1/N242_sub18.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.019         yibiao_1/N242_sub18.co [9]
 CLMA_250_249/COUT                 td                    0.066      53.085 r       yibiao_1/N242_sub18.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.085         yibiao_1/N242_sub18.co [11]
                                   td                    0.066      53.151 r       yibiao_1/N242_sub18.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.151         yibiao_1/N242_sub18.co [13]
 CLMA_250_253/COUT                 td                    0.066      53.217 r       yibiao_1/N242_sub18.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.217         yibiao_1/N242_sub18.co [15]
                                   td                    0.066      53.283 r       yibiao_1/N242_sub18.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.283         yibiao_1/N242_sub18.co [17]
 CLMA_250_257/COUT                 td                    0.066      53.349 r       yibiao_1/N242_sub18.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.349         yibiao_1/N242_sub18.co [19]
                                   td                    0.066      53.415 r       yibiao_1/N242_sub18.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.415         yibiao_1/N242_sub18.co [21]
 CLMA_250_261/COUT                 td                    0.066      53.481 r       yibiao_1/N242_sub18.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.481         yibiao_1/N242_sub18.co [23]
 CLMA_250_265/Y1                   td                    0.568      54.049 r       yibiao_1/N242_sub18.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.240      55.289         yibiao_1/_N371   
 CLMA_266_240/COUT                 td                    0.583      55.872 r       yibiao_1/N242_sub17.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.872         yibiao_1/N242_sub17.co [3]
                                   td                    0.066      55.938 r       yibiao_1/N242_sub17.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.938         yibiao_1/N242_sub17.co [5]
 CLMA_266_244/COUT                 td                    0.066      56.004 r       yibiao_1/N242_sub17.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.004         yibiao_1/N242_sub17.co [7]
                                   td                    0.066      56.070 r       yibiao_1/N242_sub17.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.070         yibiao_1/N242_sub17.co [9]
 CLMA_266_248/COUT                 td                    0.066      56.136 r       yibiao_1/N242_sub17.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.136         yibiao_1/N242_sub17.co [11]
                                   td                    0.066      56.202 r       yibiao_1/N242_sub17.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.202         yibiao_1/N242_sub17.co [13]
 CLMA_266_252/COUT                 td                    0.066      56.268 r       yibiao_1/N242_sub17.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.268         yibiao_1/N242_sub17.co [15]
                                   td                    0.066      56.334 r       yibiao_1/N242_sub17.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.334         yibiao_1/N242_sub17.co [17]
 CLMA_266_256/COUT                 td                    0.066      56.400 r       yibiao_1/N242_sub17.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.400         yibiao_1/N242_sub17.co [19]
                                   td                    0.066      56.466 r       yibiao_1/N242_sub17.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.466         yibiao_1/N242_sub17.co [21]
 CLMA_266_260/COUT                 td                    0.066      56.532 r       yibiao_1/N242_sub17.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.532         yibiao_1/N242_sub17.co [23]
 CLMA_266_264/Y1                   td                    0.568      57.100 r       yibiao_1/N242_sub17.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.104      58.204         yibiao_1/_N396   
                                   td                    0.544      58.748 f       yibiao_1/N242_sub16.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.748         yibiao_1/N242_sub16.co [1]
 CLMA_270_240/COUT                 td                    0.066      58.814 r       yibiao_1/N242_sub16.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.814         yibiao_1/N242_sub16.co [3]
                                   td                    0.066      58.880 r       yibiao_1/N242_sub16.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.880         yibiao_1/N242_sub16.co [5]
 CLMA_270_244/COUT                 td                    0.066      58.946 r       yibiao_1/N242_sub16.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.946         yibiao_1/N242_sub16.co [7]
                                   td                    0.066      59.012 r       yibiao_1/N242_sub16.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.012         yibiao_1/N242_sub16.co [9]
 CLMA_270_248/COUT                 td                    0.066      59.078 r       yibiao_1/N242_sub16.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.078         yibiao_1/N242_sub16.co [11]
                                   td                    0.066      59.144 r       yibiao_1/N242_sub16.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.144         yibiao_1/N242_sub16.co [13]
 CLMA_270_252/COUT                 td                    0.066      59.210 r       yibiao_1/N242_sub16.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.210         yibiao_1/N242_sub16.co [15]
                                   td                    0.066      59.276 r       yibiao_1/N242_sub16.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.276         yibiao_1/N242_sub16.co [17]
 CLMA_270_256/COUT                 td                    0.066      59.342 r       yibiao_1/N242_sub16.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.342         yibiao_1/N242_sub16.co [19]
                                   td                    0.066      59.408 r       yibiao_1/N242_sub16.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.408         yibiao_1/N242_sub16.co [21]
 CLMA_270_260/COUT                 td                    0.066      59.474 r       yibiao_1/N242_sub16.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.474         yibiao_1/N242_sub16.co [23]
 CLMA_270_264/Y1                   td                    0.568      60.042 r       yibiao_1/N242_sub16.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.172      61.214         yibiao_1/_N421   
 CLMA_274_248/COUT                 td                    0.583      61.797 r       yibiao_1/N242_sub15.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.797         yibiao_1/N242_sub15.co [3]
                                   td                    0.066      61.863 r       yibiao_1/N242_sub15.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.863         yibiao_1/N242_sub15.co [5]
 CLMA_274_252/COUT                 td                    0.066      61.929 r       yibiao_1/N242_sub15.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.929         yibiao_1/N242_sub15.co [7]
                                   td                    0.066      61.995 r       yibiao_1/N242_sub15.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.995         yibiao_1/N242_sub15.co [9]
 CLMA_274_256/COUT                 td                    0.066      62.061 r       yibiao_1/N242_sub15.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.061         yibiao_1/N242_sub15.co [11]
                                   td                    0.066      62.127 r       yibiao_1/N242_sub15.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.127         yibiao_1/N242_sub15.co [13]
 CLMA_274_260/COUT                 td                    0.066      62.193 r       yibiao_1/N242_sub15.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.193         yibiao_1/N242_sub15.co [15]
                                   td                    0.066      62.259 r       yibiao_1/N242_sub15.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.259         yibiao_1/N242_sub15.co [17]
 CLMA_274_264/COUT                 td                    0.066      62.325 r       yibiao_1/N242_sub15.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.325         yibiao_1/N242_sub15.co [19]
                                   td                    0.066      62.391 r       yibiao_1/N242_sub15.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.391         yibiao_1/N242_sub15.co [21]
 CLMA_274_268/COUT                 td                    0.066      62.457 r       yibiao_1/N242_sub15.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.457         yibiao_1/N242_sub15.co [23]
 CLMA_274_272/Y1                   td                    0.568      63.025 r       yibiao_1/N242_sub15.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.917      63.942         yibiao_1/_N446   
                                   td                    0.544      64.486 f       yibiao_1/N242_sub14.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.486         yibiao_1/N242_sub14.co [5]
 CLMS_274_261/COUT                 td                    0.066      64.552 r       yibiao_1/N242_sub14.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.552         yibiao_1/N242_sub14.co [7]
                                   td                    0.066      64.618 r       yibiao_1/N242_sub14.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.618         yibiao_1/N242_sub14.co [9]
 CLMS_274_265/COUT                 td                    0.066      64.684 r       yibiao_1/N242_sub14.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.684         yibiao_1/N242_sub14.co [11]
                                   td                    0.066      64.750 r       yibiao_1/N242_sub14.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.750         yibiao_1/N242_sub14.co [13]
 CLMS_274_269/COUT                 td                    0.066      64.816 r       yibiao_1/N242_sub14.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.816         yibiao_1/N242_sub14.co [15]
                                   td                    0.066      64.882 r       yibiao_1/N242_sub14.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.882         yibiao_1/N242_sub14.co [17]
 CLMS_274_273/COUT                 td                    0.066      64.948 r       yibiao_1/N242_sub14.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.948         yibiao_1/N242_sub14.co [19]
                                   td                    0.066      65.014 r       yibiao_1/N242_sub14.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.014         yibiao_1/N242_sub14.co [21]
 CLMS_274_277/COUT                 td                    0.066      65.080 r       yibiao_1/N242_sub14.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.080         yibiao_1/N242_sub14.co [23]
 CLMS_274_281/Y1                   td                    0.568      65.648 r       yibiao_1/N242_sub14.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.606      67.254         yibiao_1/_N471   
 CLMA_282_240/COUT                 td                    0.583      67.837 r       yibiao_1/N242_sub13.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.837         yibiao_1/N242_sub13.co [3]
                                   td                    0.066      67.903 r       yibiao_1/N242_sub13.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.903         yibiao_1/N242_sub13.co [5]
 CLMA_282_244/COUT                 td                    0.066      67.969 r       yibiao_1/N242_sub13.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.969         yibiao_1/N242_sub13.co [7]
                                   td                    0.066      68.035 r       yibiao_1/N242_sub13.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.035         yibiao_1/N242_sub13.co [9]
 CLMA_282_248/COUT                 td                    0.066      68.101 r       yibiao_1/N242_sub13.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.101         yibiao_1/N242_sub13.co [11]
                                   td                    0.066      68.167 r       yibiao_1/N242_sub13.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.167         yibiao_1/N242_sub13.co [13]
 CLMA_282_252/COUT                 td                    0.066      68.233 r       yibiao_1/N242_sub13.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.233         yibiao_1/N242_sub13.co [15]
                                   td                    0.066      68.299 r       yibiao_1/N242_sub13.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.299         yibiao_1/N242_sub13.co [17]
 CLMA_282_256/COUT                 td                    0.066      68.365 r       yibiao_1/N242_sub13.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.365         yibiao_1/N242_sub13.co [19]
                                   td                    0.066      68.431 r       yibiao_1/N242_sub13.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.431         yibiao_1/N242_sub13.co [21]
 CLMA_282_260/COUT                 td                    0.066      68.497 r       yibiao_1/N242_sub13.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.497         yibiao_1/N242_sub13.co [23]
 CLMA_282_264/Y1                   td                    0.568      69.065 r       yibiao_1/N242_sub13.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.634      70.699         yibiao_1/_N496   
 CLMA_286_236/COUT                 td                    0.583      71.282 r       yibiao_1/N242_sub12.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.282         yibiao_1/N242_sub12.co [3]
                                   td                    0.066      71.348 r       yibiao_1/N242_sub12.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.348         yibiao_1/N242_sub12.co [5]
 CLMA_286_240/COUT                 td                    0.066      71.414 r       yibiao_1/N242_sub12.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.414         yibiao_1/N242_sub12.co [7]
                                   td                    0.066      71.480 r       yibiao_1/N242_sub12.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.480         yibiao_1/N242_sub12.co [9]
 CLMA_286_244/COUT                 td                    0.066      71.546 r       yibiao_1/N242_sub12.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.546         yibiao_1/N242_sub12.co [11]
                                   td                    0.066      71.612 r       yibiao_1/N242_sub12.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.612         yibiao_1/N242_sub12.co [13]
 CLMA_286_248/COUT                 td                    0.066      71.678 r       yibiao_1/N242_sub12.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.678         yibiao_1/N242_sub12.co [15]
                                   td                    0.066      71.744 r       yibiao_1/N242_sub12.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.744         yibiao_1/N242_sub12.co [17]
 CLMA_286_252/COUT                 td                    0.066      71.810 r       yibiao_1/N242_sub12.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.810         yibiao_1/N242_sub12.co [19]
                                   td                    0.066      71.876 r       yibiao_1/N242_sub12.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.876         yibiao_1/N242_sub12.co [21]
 CLMA_286_256/COUT                 td                    0.066      71.942 r       yibiao_1/N242_sub12.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.942         yibiao_1/N242_sub12.co [23]
 CLMA_286_260/Y1                   td                    0.568      72.510 r       yibiao_1/N242_sub12.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.113      73.623         yibiao_1/_N521   
 CLMS_282_237/COUT                 td                    0.587      74.210 r       yibiao_1/N242_sub11.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.210         yibiao_1/N242_sub11.co [3]
                                   td                    0.066      74.276 r       yibiao_1/N242_sub11.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.276         yibiao_1/N242_sub11.co [5]
 CLMS_282_241/COUT                 td                    0.066      74.342 r       yibiao_1/N242_sub11.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.342         yibiao_1/N242_sub11.co [7]
                                   td                    0.066      74.408 r       yibiao_1/N242_sub11.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.408         yibiao_1/N242_sub11.co [9]
 CLMS_282_245/COUT                 td                    0.066      74.474 r       yibiao_1/N242_sub11.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.474         yibiao_1/N242_sub11.co [11]
                                   td                    0.066      74.540 r       yibiao_1/N242_sub11.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.540         yibiao_1/N242_sub11.co [13]
 CLMS_282_249/COUT                 td                    0.066      74.606 r       yibiao_1/N242_sub11.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.606         yibiao_1/N242_sub11.co [15]
                                   td                    0.066      74.672 r       yibiao_1/N242_sub11.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.672         yibiao_1/N242_sub11.co [17]
 CLMS_282_253/COUT                 td                    0.066      74.738 r       yibiao_1/N242_sub11.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.738         yibiao_1/N242_sub11.co [19]
                                   td                    0.066      74.804 r       yibiao_1/N242_sub11.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.804         yibiao_1/N242_sub11.co [21]
 CLMS_282_257/COUT                 td                    0.066      74.870 r       yibiao_1/N242_sub11.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.870         yibiao_1/N242_sub11.co [23]
 CLMS_282_261/Y1                   td                    0.568      75.438 r       yibiao_1/N242_sub11.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.344      76.782         yibiao_1/_N546   
 CLMA_286_229/COUT                 td                    0.583      77.365 r       yibiao_1/N242_sub10.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.365         yibiao_1/N242_sub10.co [3]
                                   td                    0.066      77.431 r       yibiao_1/N242_sub10.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.431         yibiao_1/N242_sub10.co [5]
 CLMA_286_233/COUT                 td                    0.066      77.497 r       yibiao_1/N242_sub10.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.497         yibiao_1/N242_sub10.co [7]
                                   td                    0.066      77.563 r       yibiao_1/N242_sub10.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.563         yibiao_1/N242_sub10.co [9]
 CLMA_286_237/COUT                 td                    0.066      77.629 r       yibiao_1/N242_sub10.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.629         yibiao_1/N242_sub10.co [11]
                                   td                    0.066      77.695 r       yibiao_1/N242_sub10.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.695         yibiao_1/N242_sub10.co [13]
 CLMA_286_241/COUT                 td                    0.066      77.761 r       yibiao_1/N242_sub10.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.761         yibiao_1/N242_sub10.co [15]
                                   td                    0.066      77.827 r       yibiao_1/N242_sub10.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.827         yibiao_1/N242_sub10.co [17]
 CLMA_286_245/COUT                 td                    0.066      77.893 r       yibiao_1/N242_sub10.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.893         yibiao_1/N242_sub10.co [19]
                                   td                    0.066      77.959 r       yibiao_1/N242_sub10.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.959         yibiao_1/N242_sub10.co [21]
 CLMA_286_249/COUT                 td                    0.066      78.025 r       yibiao_1/N242_sub10.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.025         yibiao_1/N242_sub10.co [23]
 CLMA_286_253/Y1                   td                    0.568      78.593 r       yibiao_1/N242_sub10.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.134      79.727         yibiao_1/_N571   
 CLMA_290_224/COUT                 td                    0.583      80.310 r       yibiao_1/N242_sub9.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.310         yibiao_1/N242_sub9.co [3]
                                   td                    0.066      80.376 r       yibiao_1/N242_sub9.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.376         yibiao_1/N242_sub9.co [5]
 CLMA_290_228/COUT                 td                    0.066      80.442 r       yibiao_1/N242_sub9.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.442         yibiao_1/N242_sub9.co [7]
                                   td                    0.066      80.508 r       yibiao_1/N242_sub9.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.508         yibiao_1/N242_sub9.co [9]
 CLMA_290_232/COUT                 td                    0.066      80.574 r       yibiao_1/N242_sub9.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.574         yibiao_1/N242_sub9.co [11]
                                   td                    0.066      80.640 r       yibiao_1/N242_sub9.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.640         yibiao_1/N242_sub9.co [13]
 CLMA_290_236/COUT                 td                    0.066      80.706 r       yibiao_1/N242_sub9.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.706         yibiao_1/N242_sub9.co [15]
                                   td                    0.066      80.772 r       yibiao_1/N242_sub9.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.772         yibiao_1/N242_sub9.co [17]
 CLMA_290_240/COUT                 td                    0.066      80.838 r       yibiao_1/N242_sub9.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.838         yibiao_1/N242_sub9.co [19]
                                   td                    0.066      80.904 r       yibiao_1/N242_sub9.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.904         yibiao_1/N242_sub9.co [21]
 CLMA_290_244/COUT                 td                    0.066      80.970 r       yibiao_1/N242_sub9.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.970         yibiao_1/N242_sub9.co [23]
 CLMA_290_248/Y1                   td                    0.568      81.538 r       yibiao_1/N242_sub9.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.419      82.957         yibiao_1/_N596   
 CLMS_274_229/COUT                 td                    0.583      83.540 r       yibiao_1/N242_sub8.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.540         yibiao_1/N242_sub8.co [3]
                                   td                    0.066      83.606 r       yibiao_1/N242_sub8.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.606         yibiao_1/N242_sub8.co [5]
 CLMS_274_233/COUT                 td                    0.066      83.672 r       yibiao_1/N242_sub8.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.672         yibiao_1/N242_sub8.co [7]
                                   td                    0.066      83.738 r       yibiao_1/N242_sub8.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.738         yibiao_1/N242_sub8.co [9]
 CLMS_274_237/COUT                 td                    0.066      83.804 r       yibiao_1/N242_sub8.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.804         yibiao_1/N242_sub8.co [11]
                                   td                    0.066      83.870 r       yibiao_1/N242_sub8.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.870         yibiao_1/N242_sub8.co [13]
 CLMS_274_241/COUT                 td                    0.066      83.936 r       yibiao_1/N242_sub8.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.936         yibiao_1/N242_sub8.co [15]
                                   td                    0.066      84.002 r       yibiao_1/N242_sub8.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.002         yibiao_1/N242_sub8.co [17]
 CLMS_274_245/COUT                 td                    0.066      84.068 r       yibiao_1/N242_sub8.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.068         yibiao_1/N242_sub8.co [19]
                                   td                    0.066      84.134 r       yibiao_1/N242_sub8.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.134         yibiao_1/N242_sub8.co [21]
 CLMS_274_249/COUT                 td                    0.066      84.200 r       yibiao_1/N242_sub8.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.200         yibiao_1/N242_sub8.co [23]
 CLMS_274_253/Y1                   td                    0.568      84.768 r       yibiao_1/N242_sub8.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.255      86.023         yibiao_1/_N621   
                                   td                    0.544      86.567 f       yibiao_1/N242_sub7.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.567         yibiao_1/N242_sub7.co [5]
 CLMA_274_224/COUT                 td                    0.066      86.633 r       yibiao_1/N242_sub7.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.633         yibiao_1/N242_sub7.co [7]
                                   td                    0.066      86.699 r       yibiao_1/N242_sub7.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.699         yibiao_1/N242_sub7.co [9]
 CLMA_274_228/COUT                 td                    0.066      86.765 r       yibiao_1/N242_sub7.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.765         yibiao_1/N242_sub7.co [11]
                                   td                    0.066      86.831 r       yibiao_1/N242_sub7.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.831         yibiao_1/N242_sub7.co [13]
 CLMA_274_232/COUT                 td                    0.066      86.897 r       yibiao_1/N242_sub7.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.897         yibiao_1/N242_sub7.co [15]
                                   td                    0.066      86.963 r       yibiao_1/N242_sub7.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.963         yibiao_1/N242_sub7.co [17]
 CLMA_274_236/COUT                 td                    0.066      87.029 r       yibiao_1/N242_sub7.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.029         yibiao_1/N242_sub7.co [19]
                                   td                    0.066      87.095 r       yibiao_1/N242_sub7.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.095         yibiao_1/N242_sub7.co [21]
 CLMA_274_240/COUT                 td                    0.066      87.161 r       yibiao_1/N242_sub7.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.161         yibiao_1/N242_sub7.co [23]
 CLMA_274_244/Y1                   td                    0.568      87.729 r       yibiao_1/N242_sub7.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       1.376      89.105         yibiao_1/_N646   
 CLMS_270_217/COUT                 td                    0.583      89.688 r       yibiao_1/N242_sub6.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.688         yibiao_1/N242_sub6.co [3]
                                   td                    0.066      89.754 r       yibiao_1/N242_sub6.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.754         yibiao_1/N242_sub6.co [5]
 CLMS_270_221/COUT                 td                    0.066      89.820 r       yibiao_1/N242_sub6.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.820         yibiao_1/N242_sub6.co [7]
                                   td                    0.066      89.886 r       yibiao_1/N242_sub6.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.886         yibiao_1/N242_sub6.co [9]
 CLMS_270_225/COUT                 td                    0.066      89.952 r       yibiao_1/N242_sub6.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.952         yibiao_1/N242_sub6.co [11]
                                   td                    0.066      90.018 r       yibiao_1/N242_sub6.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.018         yibiao_1/N242_sub6.co [13]
 CLMS_270_229/COUT                 td                    0.066      90.084 r       yibiao_1/N242_sub6.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.084         yibiao_1/N242_sub6.co [15]
                                   td                    0.066      90.150 r       yibiao_1/N242_sub6.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.150         yibiao_1/N242_sub6.co [17]
 CLMS_270_233/COUT                 td                    0.066      90.216 r       yibiao_1/N242_sub6.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.216         yibiao_1/N242_sub6.co [19]
                                   td                    0.066      90.282 r       yibiao_1/N242_sub6.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.282         yibiao_1/N242_sub6.co [21]
 CLMS_270_237/COUT                 td                    0.066      90.348 r       yibiao_1/N242_sub6.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.348         yibiao_1/N242_sub6.co [23]
 CLMS_270_241/Y1                   td                    0.568      90.916 r       yibiao_1/N242_sub6.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       1.483      92.399         yibiao_1/_N671   
 CLMA_282_212/COUT                 td                    0.587      92.986 r       yibiao_1/N242_sub5.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.986         yibiao_1/N242_sub5.co [3]
                                   td                    0.066      93.052 r       yibiao_1/N242_sub5.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.052         yibiao_1/N242_sub5.co [5]
 CLMA_282_216/COUT                 td                    0.066      93.118 r       yibiao_1/N242_sub5.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.118         yibiao_1/N242_sub5.co [7]
                                   td                    0.066      93.184 r       yibiao_1/N242_sub5.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.184         yibiao_1/N242_sub5.co [9]
 CLMA_282_220/COUT                 td                    0.066      93.250 r       yibiao_1/N242_sub5.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.250         yibiao_1/N242_sub5.co [11]
                                   td                    0.066      93.316 r       yibiao_1/N242_sub5.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.316         yibiao_1/N242_sub5.co [13]
 CLMA_282_224/COUT                 td                    0.066      93.382 r       yibiao_1/N242_sub5.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.382         yibiao_1/N242_sub5.co [15]
                                   td                    0.066      93.448 r       yibiao_1/N242_sub5.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.448         yibiao_1/N242_sub5.co [17]
 CLMA_282_228/COUT                 td                    0.066      93.514 r       yibiao_1/N242_sub5.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.514         yibiao_1/N242_sub5.co [19]
                                   td                    0.066      93.580 r       yibiao_1/N242_sub5.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.580         yibiao_1/N242_sub5.co [21]
 CLMA_282_232/COUT                 td                    0.066      93.646 r       yibiao_1/N242_sub5.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.646         yibiao_1/N242_sub5.co [23]
 CLMA_282_236/Y1                   td                    0.568      94.214 r       yibiao_1/N242_sub5.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       1.688      95.902         yibiao_1/_N696   
 CLMA_262_208/COUT                 td                    0.587      96.489 r       yibiao_1/N242_sub4.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.489         yibiao_1/N242_sub4.co [3]
                                   td                    0.066      96.555 r       yibiao_1/N242_sub4.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.555         yibiao_1/N242_sub4.co [5]
 CLMA_262_212/COUT                 td                    0.066      96.621 r       yibiao_1/N242_sub4.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.621         yibiao_1/N242_sub4.co [7]
                                   td                    0.066      96.687 r       yibiao_1/N242_sub4.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.687         yibiao_1/N242_sub4.co [9]
 CLMA_262_216/COUT                 td                    0.066      96.753 r       yibiao_1/N242_sub4.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.753         yibiao_1/N242_sub4.co [11]
                                   td                    0.066      96.819 r       yibiao_1/N242_sub4.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.819         yibiao_1/N242_sub4.co [13]
 CLMA_262_220/COUT                 td                    0.066      96.885 r       yibiao_1/N242_sub4.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.885         yibiao_1/N242_sub4.co [15]
                                   td                    0.066      96.951 r       yibiao_1/N242_sub4.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.951         yibiao_1/N242_sub4.co [17]
 CLMA_262_224/COUT                 td                    0.066      97.017 r       yibiao_1/N242_sub4.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.017         yibiao_1/N242_sub4.co [19]
                                   td                    0.066      97.083 r       yibiao_1/N242_sub4.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.083         yibiao_1/N242_sub4.co [21]
 CLMA_262_228/COUT                 td                    0.066      97.149 r       yibiao_1/N242_sub4.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.149         yibiao_1/N242_sub4.co [23]
 CLMA_262_232/Y1                   td                    0.568      97.717 r       yibiao_1/N242_sub4.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       1.522      99.239         yibiao_1/_N721   
 CLMA_250_213/COUT                 td                    0.587      99.826 r       yibiao_1/N242_sub3.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.826         yibiao_1/N242_sub3.co [3]
                                   td                    0.066      99.892 r       yibiao_1/N242_sub3.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.892         yibiao_1/N242_sub3.co [5]
 CLMA_250_217/COUT                 td                    0.066      99.958 r       yibiao_1/N242_sub3.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.958         yibiao_1/N242_sub3.co [7]
                                   td                    0.066     100.024 r       yibiao_1/N242_sub3.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.024         yibiao_1/N242_sub3.co [9]
 CLMA_250_221/COUT                 td                    0.066     100.090 r       yibiao_1/N242_sub3.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.090         yibiao_1/N242_sub3.co [11]
                                   td                    0.066     100.156 r       yibiao_1/N242_sub3.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.156         yibiao_1/N242_sub3.co [13]
 CLMA_250_225/COUT                 td                    0.066     100.222 r       yibiao_1/N242_sub3.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.222         yibiao_1/N242_sub3.co [15]
                                   td                    0.066     100.288 r       yibiao_1/N242_sub3.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.288         yibiao_1/N242_sub3.co [17]
 CLMA_250_229/COUT                 td                    0.066     100.354 r       yibiao_1/N242_sub3.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.354         yibiao_1/N242_sub3.co [19]
                                   td                    0.066     100.420 r       yibiao_1/N242_sub3.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.420         yibiao_1/N242_sub3.co [21]
 CLMA_250_233/COUT                 td                    0.066     100.486 r       yibiao_1/N242_sub3.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.486         yibiao_1/N242_sub3.co [23]
 CLMA_250_237/Y1                   td                    0.568     101.054 r       yibiao_1/N242_sub3.faddsub_24/gateop_A2/Y1
                                   net (fanout=25)       1.479     102.533         yibiao_1/_N746   
 CLMA_266_208/COUT                 td                    0.587     103.120 r       yibiao_1/N242_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.120         yibiao_1/N242_sub2.co [4]
                                   td                    0.066     103.186 r       yibiao_1/N242_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.186         yibiao_1/N242_sub2.co [6]
 CLMA_266_212/COUT                 td                    0.066     103.252 r       yibiao_1/N242_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.252         yibiao_1/N242_sub2.co [8]
                                   td                    0.066     103.318 r       yibiao_1/N242_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.318         yibiao_1/N242_sub2.co [10]
 CLMA_266_216/COUT                 td                    0.066     103.384 r       yibiao_1/N242_sub2.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.384         yibiao_1/N242_sub2.co [12]
                                   td                    0.066     103.450 r       yibiao_1/N242_sub2.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.450         yibiao_1/N242_sub2.co [14]
 CLMA_266_220/COUT                 td                    0.066     103.516 r       yibiao_1/N242_sub2.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.516         yibiao_1/N242_sub2.co [16]
                                   td                    0.066     103.582 r       yibiao_1/N242_sub2.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.582         yibiao_1/N242_sub2.co [18]
 CLMA_266_224/COUT                 td                    0.066     103.648 r       yibiao_1/N242_sub2.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.648         yibiao_1/N242_sub2.co [20]
                                   td                    0.066     103.714 r       yibiao_1/N242_sub2.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.714         yibiao_1/N242_sub2.co [22]
 CLMA_266_228/COUT                 td                    0.066     103.780 r       yibiao_1/N242_sub2.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.780         yibiao_1/N242_sub2.co [24]
 CLMA_266_232/Y0                   td                    0.306     104.086 r       yibiao_1/N242_sub2.faddsub_25/gateop_perm/Y
                                   net (fanout=25)       1.102     105.188         yibiao_1/_N771   
 CLMA_270_208/COUT                 td                    0.583     105.771 r       yibiao_1/N242_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.771         yibiao_1/N242_sub1.co [4]
                                   td                    0.066     105.837 r       yibiao_1/N242_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.837         yibiao_1/N242_sub1.co [6]
 CLMA_270_212/COUT                 td                    0.066     105.903 r       yibiao_1/N242_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.903         yibiao_1/N242_sub1.co [8]
                                   td                    0.066     105.969 r       yibiao_1/N242_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.969         yibiao_1/N242_sub1.co [10]
 CLMA_270_216/COUT                 td                    0.066     106.035 r       yibiao_1/N242_sub1.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.035         yibiao_1/N242_sub1.co [12]
                                   td                    0.066     106.101 r       yibiao_1/N242_sub1.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.101         yibiao_1/N242_sub1.co [14]
 CLMA_270_220/COUT                 td                    0.066     106.167 r       yibiao_1/N242_sub1.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.167         yibiao_1/N242_sub1.co [16]
                                   td                    0.066     106.233 r       yibiao_1/N242_sub1.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.233         yibiao_1/N242_sub1.co [18]
 CLMA_270_224/COUT                 td                    0.066     106.299 r       yibiao_1/N242_sub1.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.299         yibiao_1/N242_sub1.co [20]
                                   td                    0.066     106.365 r       yibiao_1/N242_sub1.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.365         yibiao_1/N242_sub1.co [22]
 CLMA_270_228/COUT                 td                    0.066     106.431 r       yibiao_1/N242_sub1.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.431         yibiao_1/N242_sub1.co [24]
 CLMA_270_232/Y0                   td                    0.306     106.737 r       yibiao_1/N242_sub1.faddsub_25/gateop_perm/Y
                                   net (fanout=25)       1.430     108.167         yibiao_1/_N796   
                                   td                    0.544     108.711 f       yibiao_1/N242_sub0.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.711         yibiao_1/N242_sub0.co [6]
 CLMS_274_205/COUT                 td                    0.066     108.777 r       yibiao_1/N242_sub0.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.777         yibiao_1/N242_sub0.co [8]
                                   td                    0.066     108.843 r       yibiao_1/N242_sub0.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.843         yibiao_1/N242_sub0.co [10]
 CLMS_274_209/COUT                 td                    0.066     108.909 r       yibiao_1/N242_sub0.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.909         yibiao_1/N242_sub0.co [12]
                                   td                    0.066     108.975 r       yibiao_1/N242_sub0.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.975         yibiao_1/N242_sub0.co [14]
 CLMS_274_213/COUT                 td                    0.066     109.041 r       yibiao_1/N242_sub0.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.041         yibiao_1/N242_sub0.co [16]
                                   td                    0.066     109.107 r       yibiao_1/N242_sub0.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.107         yibiao_1/N242_sub0.co [18]
 CLMS_274_217/COUT                 td                    0.066     109.173 r       yibiao_1/N242_sub0.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.173         yibiao_1/N242_sub0.co [20]
                                   td                    0.066     109.239 r       yibiao_1/N242_sub0.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.239         yibiao_1/N242_sub0.co [22]
 CLMS_274_221/COUT                 td                    0.066     109.305 r       yibiao_1/N242_sub0.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.305         yibiao_1/N242_sub0.co [24]
 CLMS_274_225/Y0                   td                    0.306     109.611 r       yibiao_1/N242_sub0.faddsub_25/gateop_perm/Y
                                   net (fanout=1)        1.826     111.437         yibiao_1/_N821   
 CLMS_214_201/C4                                                           r       yibiao_1/phase_diff_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 111.437         Logic Levels: 216
                                                                                   Logic: 60.893ns(56.202%), Route: 47.453ns(43.798%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.210    1001.210         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000    1001.210 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.793    1003.003         ntclkbufg_0      
 CLMS_214_201/CLK                                                          r       yibiao_1/phase_diff_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1003.040                          
 clock uncertainty                                      -0.150    1002.890                          

 Setup time                                             -0.140    1002.750                          

 Data required time                                               1002.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.750                          
 Data arrival time                                                 111.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       891.313                          
====================================================================================================

====================================================================================================

Startpoint  : yibiao_1/N240_m1/gopapm/CLK
Endpoint    : yibiao_1/phase_diff_reg[1]/opit_0_inv_L5Q_perm/L3
Path Group  : pll_adda|u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.229       1.229         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.229 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.862       3.091         ntclkbufg_0      
 APM_258_228/CLK                                                           r       yibiao_1/N240_m1/gopapm/CLK

 APM_258_228/PO[0]                 tco                   2.979       6.070 r       yibiao_1/N240_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.070         yibiao_1/_N7943  
 APM_258_240/P[10]                 td                    2.061       8.131 r       yibiao_1/N240_m2/gopapm/P[10]
                                   net (fanout=2)        1.459       9.590         yibiao_1/N982 [28]
                                   td                    0.371       9.961 f       yibiao_1/N242_sub31.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.961         yibiao_1/N242_sub31.co [2]
 CLMS_246_265/COUT                 td                    0.066      10.027 r       yibiao_1/N242_sub31.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.027         yibiao_1/N242_sub31.co [4]
                                   td                    0.066      10.093 r       yibiao_1/N242_sub31.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.093         yibiao_1/N242_sub31.co [6]
 CLMS_246_269/COUT                 td                    0.066      10.159 r       yibiao_1/N242_sub31.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.159         yibiao_1/N242_sub31.co [8]
                                   td                    0.066      10.225 r       yibiao_1/N242_sub31.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.225         yibiao_1/N242_sub31.co [10]
 CLMS_246_273/COUT                 td                    0.066      10.291 r       yibiao_1/N242_sub31.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.291         yibiao_1/N242_sub31.co [12]
                                   td                    0.066      10.357 r       yibiao_1/N242_sub31.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.357         yibiao_1/N242_sub31.co [14]
 CLMS_246_277/COUT                 td                    0.066      10.423 r       yibiao_1/N242_sub31.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.423         yibiao_1/N242_sub31.co [16]
                                   td                    0.066      10.489 r       yibiao_1/N242_sub31.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.489         yibiao_1/N242_sub31.co [18]
 CLMS_246_281/COUT                 td                    0.066      10.555 r       yibiao_1/N242_sub31.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.555         yibiao_1/N242_sub31.co [20]
                                   td                    0.066      10.621 r       yibiao_1/N242_sub31.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.621         yibiao_1/N242_sub31.co [22]
 CLMS_246_285/COUT                 td                    0.066      10.687 r       yibiao_1/N242_sub31.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.687         yibiao_1/N242_sub31.co [24]
 CLMS_246_289/Y0                   td                    0.306      10.993 r       yibiao_1/N242_sub31.faddsub_25/gateop/Y
                                   net (fanout=26)       2.104      13.097         yibiao_1/_N46    
 CLMA_250_252/COUT                 td                    0.587      13.684 r       yibiao_1/N242_sub30.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.684         yibiao_1/N242_sub30.co [11]
                                   td                    0.066      13.750 r       yibiao_1/N242_sub30.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.750         yibiao_1/N242_sub30.co [13]
 CLMA_250_256/COUT                 td                    0.066      13.816 r       yibiao_1/N242_sub30.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.816         yibiao_1/N242_sub30.co [15]
                                   td                    0.066      13.882 r       yibiao_1/N242_sub30.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.882         yibiao_1/N242_sub30.co [17]
 CLMA_250_260/COUT                 td                    0.066      13.948 r       yibiao_1/N242_sub30.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.948         yibiao_1/N242_sub30.co [19]
                                   td                    0.066      14.014 r       yibiao_1/N242_sub30.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.014         yibiao_1/N242_sub30.co [21]
 CLMA_250_264/COUT                 td                    0.066      14.080 r       yibiao_1/N242_sub30.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.080         yibiao_1/N242_sub30.co [23]
 CLMA_250_268/Y1                   td                    0.568      14.648 r       yibiao_1/N242_sub30.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.444      16.092         yibiao_1/_N71    
 CLMS_242_241/COUT                 td                    0.587      16.679 r       yibiao_1/N242_sub29.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.679         yibiao_1/N242_sub29.co [3]
                                   td                    0.066      16.745 r       yibiao_1/N242_sub29.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.745         yibiao_1/N242_sub29.co [5]
 CLMS_242_245/COUT                 td                    0.066      16.811 r       yibiao_1/N242_sub29.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.811         yibiao_1/N242_sub29.co [7]
                                   td                    0.066      16.877 r       yibiao_1/N242_sub29.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.877         yibiao_1/N242_sub29.co [9]
 CLMS_242_249/COUT                 td                    0.066      16.943 r       yibiao_1/N242_sub29.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.943         yibiao_1/N242_sub29.co [11]
                                   td                    0.066      17.009 r       yibiao_1/N242_sub29.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.009         yibiao_1/N242_sub29.co [13]
 CLMS_242_253/COUT                 td                    0.066      17.075 r       yibiao_1/N242_sub29.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.075         yibiao_1/N242_sub29.co [15]
                                   td                    0.066      17.141 r       yibiao_1/N242_sub29.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.141         yibiao_1/N242_sub29.co [17]
 CLMS_242_257/COUT                 td                    0.066      17.207 r       yibiao_1/N242_sub29.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.207         yibiao_1/N242_sub29.co [19]
                                   td                    0.066      17.273 r       yibiao_1/N242_sub29.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.273         yibiao_1/N242_sub29.co [21]
 CLMS_242_261/COUT                 td                    0.066      17.339 r       yibiao_1/N242_sub29.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.339         yibiao_1/N242_sub29.co [23]
 CLMS_242_265/Y1                   td                    0.568      17.907 r       yibiao_1/N242_sub29.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.266      19.173         yibiao_1/_N96    
                                   td                    0.544      19.717 f       yibiao_1/N242_sub28.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.717         yibiao_1/N242_sub28.co [1]
 CLMS_254_245/COUT                 td                    0.066      19.783 r       yibiao_1/N242_sub28.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.783         yibiao_1/N242_sub28.co [3]
                                   td                    0.066      19.849 r       yibiao_1/N242_sub28.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.849         yibiao_1/N242_sub28.co [5]
 CLMS_254_249/COUT                 td                    0.066      19.915 r       yibiao_1/N242_sub28.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.915         yibiao_1/N242_sub28.co [7]
                                   td                    0.066      19.981 r       yibiao_1/N242_sub28.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.981         yibiao_1/N242_sub28.co [9]
 CLMS_254_253/COUT                 td                    0.066      20.047 r       yibiao_1/N242_sub28.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.047         yibiao_1/N242_sub28.co [11]
                                   td                    0.066      20.113 r       yibiao_1/N242_sub28.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.113         yibiao_1/N242_sub28.co [13]
 CLMS_254_257/COUT                 td                    0.066      20.179 r       yibiao_1/N242_sub28.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.179         yibiao_1/N242_sub28.co [15]
                                   td                    0.066      20.245 r       yibiao_1/N242_sub28.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.245         yibiao_1/N242_sub28.co [17]
 CLMS_254_261/COUT                 td                    0.066      20.311 r       yibiao_1/N242_sub28.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.311         yibiao_1/N242_sub28.co [19]
                                   td                    0.066      20.377 r       yibiao_1/N242_sub28.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.377         yibiao_1/N242_sub28.co [21]
 CLMS_254_265/COUT                 td                    0.066      20.443 r       yibiao_1/N242_sub28.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.443         yibiao_1/N242_sub28.co [23]
 CLMS_254_269/Y1                   td                    0.568      21.011 r       yibiao_1/N242_sub28.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.143      22.154         yibiao_1/_N121   
 CLMA_246_248/COUT                 td                    0.583      22.737 r       yibiao_1/N242_sub27.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.737         yibiao_1/N242_sub27.co [3]
                                   td                    0.066      22.803 r       yibiao_1/N242_sub27.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.803         yibiao_1/N242_sub27.co [5]
 CLMA_246_252/COUT                 td                    0.066      22.869 r       yibiao_1/N242_sub27.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.869         yibiao_1/N242_sub27.co [7]
                                   td                    0.066      22.935 r       yibiao_1/N242_sub27.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.935         yibiao_1/N242_sub27.co [9]
 CLMA_246_256/COUT                 td                    0.066      23.001 r       yibiao_1/N242_sub27.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.001         yibiao_1/N242_sub27.co [11]
                                   td                    0.066      23.067 r       yibiao_1/N242_sub27.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.067         yibiao_1/N242_sub27.co [13]
 CLMA_246_260/COUT                 td                    0.066      23.133 r       yibiao_1/N242_sub27.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.133         yibiao_1/N242_sub27.co [15]
                                   td                    0.066      23.199 r       yibiao_1/N242_sub27.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.199         yibiao_1/N242_sub27.co [17]
 CLMA_246_264/COUT                 td                    0.066      23.265 r       yibiao_1/N242_sub27.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.265         yibiao_1/N242_sub27.co [19]
                                   td                    0.066      23.331 r       yibiao_1/N242_sub27.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.331         yibiao_1/N242_sub27.co [21]
 CLMA_246_268/COUT                 td                    0.066      23.397 r       yibiao_1/N242_sub27.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.397         yibiao_1/N242_sub27.co [23]
 CLMA_246_272/Y1                   td                    0.568      23.965 r       yibiao_1/N242_sub27.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.827      25.792         yibiao_1/_N146   
 CLMS_270_249/COUT                 td                    0.587      26.379 r       yibiao_1/N242_sub26.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.379         yibiao_1/N242_sub26.co [7]
                                   td                    0.066      26.445 r       yibiao_1/N242_sub26.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.445         yibiao_1/N242_sub26.co [9]
 CLMS_270_253/COUT                 td                    0.066      26.511 r       yibiao_1/N242_sub26.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.511         yibiao_1/N242_sub26.co [11]
                                   td                    0.066      26.577 r       yibiao_1/N242_sub26.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.577         yibiao_1/N242_sub26.co [13]
 CLMS_270_257/COUT                 td                    0.066      26.643 r       yibiao_1/N242_sub26.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.643         yibiao_1/N242_sub26.co [15]
                                   td                    0.066      26.709 r       yibiao_1/N242_sub26.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.709         yibiao_1/N242_sub26.co [17]
 CLMS_270_261/COUT                 td                    0.066      26.775 r       yibiao_1/N242_sub26.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.775         yibiao_1/N242_sub26.co [19]
                                   td                    0.066      26.841 r       yibiao_1/N242_sub26.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.841         yibiao_1/N242_sub26.co [21]
 CLMS_270_265/COUT                 td                    0.066      26.907 r       yibiao_1/N242_sub26.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.907         yibiao_1/N242_sub26.co [23]
 CLMS_270_269/Y1                   td                    0.568      27.475 r       yibiao_1/N242_sub26.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.764      29.239         yibiao_1/_N171   
                                   td                    0.544      29.783 f       yibiao_1/N242_sub25.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.783         yibiao_1/N242_sub25.co [1]
 CLMS_226_249/COUT                 td                    0.066      29.849 r       yibiao_1/N242_sub25.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.849         yibiao_1/N242_sub25.co [3]
                                   td                    0.066      29.915 r       yibiao_1/N242_sub25.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.915         yibiao_1/N242_sub25.co [5]
 CLMS_226_253/COUT                 td                    0.066      29.981 r       yibiao_1/N242_sub25.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.981         yibiao_1/N242_sub25.co [7]
                                   td                    0.066      30.047 r       yibiao_1/N242_sub25.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.047         yibiao_1/N242_sub25.co [9]
 CLMS_226_257/COUT                 td                    0.066      30.113 r       yibiao_1/N242_sub25.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.113         yibiao_1/N242_sub25.co [11]
                                   td                    0.066      30.179 r       yibiao_1/N242_sub25.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.179         yibiao_1/N242_sub25.co [13]
 CLMS_226_261/COUT                 td                    0.066      30.245 r       yibiao_1/N242_sub25.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.245         yibiao_1/N242_sub25.co [15]
                                   td                    0.066      30.311 r       yibiao_1/N242_sub25.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.311         yibiao_1/N242_sub25.co [17]
 CLMS_226_265/COUT                 td                    0.066      30.377 r       yibiao_1/N242_sub25.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.377         yibiao_1/N242_sub25.co [19]
                                   td                    0.066      30.443 r       yibiao_1/N242_sub25.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.443         yibiao_1/N242_sub25.co [21]
 CLMS_226_269/COUT                 td                    0.066      30.509 r       yibiao_1/N242_sub25.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.509         yibiao_1/N242_sub25.co [23]
 CLMS_226_273/Y1                   td                    0.568      31.077 r       yibiao_1/N242_sub25.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       2.197      33.274         yibiao_1/_N196   
 CLMS_246_249/COUT                 td                    0.587      33.861 r       yibiao_1/N242_sub24.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.861         yibiao_1/N242_sub24.co [15]
                                   td                    0.066      33.927 r       yibiao_1/N242_sub24.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.927         yibiao_1/N242_sub24.co [17]
 CLMS_246_253/COUT                 td                    0.066      33.993 r       yibiao_1/N242_sub24.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.993         yibiao_1/N242_sub24.co [19]
                                   td                    0.066      34.059 r       yibiao_1/N242_sub24.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.059         yibiao_1/N242_sub24.co [21]
 CLMS_246_257/COUT                 td                    0.066      34.125 r       yibiao_1/N242_sub24.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.125         yibiao_1/N242_sub24.co [23]
 CLMS_246_261/Y1                   td                    0.568      34.693 r       yibiao_1/N242_sub24.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.066      35.759         yibiao_1/_N221   
 CLMA_242_248/COUT                 td                    0.587      36.346 r       yibiao_1/N242_sub23.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.346         yibiao_1/N242_sub23.co [3]
                                   td                    0.066      36.412 r       yibiao_1/N242_sub23.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.412         yibiao_1/N242_sub23.co [5]
 CLMA_242_252/COUT                 td                    0.066      36.478 r       yibiao_1/N242_sub23.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.478         yibiao_1/N242_sub23.co [7]
                                   td                    0.066      36.544 r       yibiao_1/N242_sub23.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.544         yibiao_1/N242_sub23.co [9]
 CLMA_242_256/COUT                 td                    0.066      36.610 r       yibiao_1/N242_sub23.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.610         yibiao_1/N242_sub23.co [11]
                                   td                    0.066      36.676 r       yibiao_1/N242_sub23.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.676         yibiao_1/N242_sub23.co [13]
 CLMA_242_260/COUT                 td                    0.066      36.742 r       yibiao_1/N242_sub23.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.742         yibiao_1/N242_sub23.co [15]
                                   td                    0.066      36.808 r       yibiao_1/N242_sub23.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.808         yibiao_1/N242_sub23.co [17]
 CLMA_242_264/COUT                 td                    0.066      36.874 r       yibiao_1/N242_sub23.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.874         yibiao_1/N242_sub23.co [19]
                                   td                    0.066      36.940 r       yibiao_1/N242_sub23.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.940         yibiao_1/N242_sub23.co [21]
 CLMA_242_268/COUT                 td                    0.066      37.006 r       yibiao_1/N242_sub23.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.006         yibiao_1/N242_sub23.co [23]
 CLMA_242_272/Y1                   td                    0.568      37.574 r       yibiao_1/N242_sub23.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.604      39.178         yibiao_1/_N246   
 CLMS_266_249/COUT                 td                    0.583      39.761 r       yibiao_1/N242_sub22.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.761         yibiao_1/N242_sub22.co [3]
                                   td                    0.066      39.827 r       yibiao_1/N242_sub22.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.827         yibiao_1/N242_sub22.co [5]
 CLMS_266_253/COUT                 td                    0.066      39.893 r       yibiao_1/N242_sub22.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.893         yibiao_1/N242_sub22.co [7]
                                   td                    0.066      39.959 r       yibiao_1/N242_sub22.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.959         yibiao_1/N242_sub22.co [9]
 CLMS_266_257/COUT                 td                    0.066      40.025 r       yibiao_1/N242_sub22.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.025         yibiao_1/N242_sub22.co [11]
                                   td                    0.066      40.091 r       yibiao_1/N242_sub22.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.091         yibiao_1/N242_sub22.co [13]
 CLMS_266_261/COUT                 td                    0.066      40.157 r       yibiao_1/N242_sub22.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.157         yibiao_1/N242_sub22.co [15]
                                   td                    0.066      40.223 r       yibiao_1/N242_sub22.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.223         yibiao_1/N242_sub22.co [17]
 CLMS_266_265/COUT                 td                    0.066      40.289 r       yibiao_1/N242_sub22.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.289         yibiao_1/N242_sub22.co [19]
                                   td                    0.066      40.355 r       yibiao_1/N242_sub22.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.355         yibiao_1/N242_sub22.co [21]
 CLMS_266_269/COUT                 td                    0.066      40.421 r       yibiao_1/N242_sub22.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.421         yibiao_1/N242_sub22.co [23]
 CLMS_266_273/Y1                   td                    0.568      40.989 r       yibiao_1/N242_sub22.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.380      42.369         yibiao_1/_N271   
                                   td                    0.544      42.913 f       yibiao_1/N242_sub21.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.913         yibiao_1/N242_sub21.co [1]
 CLMS_262_245/COUT                 td                    0.066      42.979 r       yibiao_1/N242_sub21.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.979         yibiao_1/N242_sub21.co [3]
                                   td                    0.066      43.045 r       yibiao_1/N242_sub21.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.045         yibiao_1/N242_sub21.co [5]
 CLMS_262_249/COUT                 td                    0.066      43.111 r       yibiao_1/N242_sub21.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.111         yibiao_1/N242_sub21.co [7]
                                   td                    0.066      43.177 r       yibiao_1/N242_sub21.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.177         yibiao_1/N242_sub21.co [9]
 CLMS_262_253/COUT                 td                    0.066      43.243 r       yibiao_1/N242_sub21.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.243         yibiao_1/N242_sub21.co [11]
                                   td                    0.066      43.309 r       yibiao_1/N242_sub21.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.309         yibiao_1/N242_sub21.co [13]
 CLMS_262_257/COUT                 td                    0.066      43.375 r       yibiao_1/N242_sub21.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.375         yibiao_1/N242_sub21.co [15]
                                   td                    0.066      43.441 r       yibiao_1/N242_sub21.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.441         yibiao_1/N242_sub21.co [17]
 CLMS_262_261/COUT                 td                    0.066      43.507 r       yibiao_1/N242_sub21.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.507         yibiao_1/N242_sub21.co [19]
                                   td                    0.066      43.573 r       yibiao_1/N242_sub21.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.573         yibiao_1/N242_sub21.co [21]
 CLMS_262_265/COUT                 td                    0.066      43.639 r       yibiao_1/N242_sub21.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.639         yibiao_1/N242_sub21.co [23]
 CLMS_262_269/Y1                   td                    0.568      44.207 r       yibiao_1/N242_sub21.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.167      45.374         yibiao_1/_N296   
                                   td                    0.544      45.918 f       yibiao_1/N242_sub20.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.918         yibiao_1/N242_sub20.co [1]
 CLMA_262_240/COUT                 td                    0.066      45.984 r       yibiao_1/N242_sub20.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.984         yibiao_1/N242_sub20.co [3]
                                   td                    0.066      46.050 r       yibiao_1/N242_sub20.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.050         yibiao_1/N242_sub20.co [5]
 CLMA_262_244/COUT                 td                    0.066      46.116 r       yibiao_1/N242_sub20.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.116         yibiao_1/N242_sub20.co [7]
                                   td                    0.066      46.182 r       yibiao_1/N242_sub20.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.182         yibiao_1/N242_sub20.co [9]
 CLMA_262_248/COUT                 td                    0.066      46.248 r       yibiao_1/N242_sub20.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.248         yibiao_1/N242_sub20.co [11]
                                   td                    0.066      46.314 r       yibiao_1/N242_sub20.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.314         yibiao_1/N242_sub20.co [13]
 CLMA_262_252/COUT                 td                    0.066      46.380 r       yibiao_1/N242_sub20.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.380         yibiao_1/N242_sub20.co [15]
                                   td                    0.066      46.446 r       yibiao_1/N242_sub20.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.446         yibiao_1/N242_sub20.co [17]
 CLMA_262_256/COUT                 td                    0.066      46.512 r       yibiao_1/N242_sub20.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.512         yibiao_1/N242_sub20.co [19]
                                   td                    0.066      46.578 r       yibiao_1/N242_sub20.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.578         yibiao_1/N242_sub20.co [21]
 CLMA_262_260/COUT                 td                    0.066      46.644 r       yibiao_1/N242_sub20.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.644         yibiao_1/N242_sub20.co [23]
 CLMA_262_264/Y1                   td                    0.568      47.212 r       yibiao_1/N242_sub20.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.505      48.717         yibiao_1/_N321   
 CLMA_254_244/COUT                 td                    0.583      49.300 r       yibiao_1/N242_sub19.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.300         yibiao_1/N242_sub19.co [3]
                                   td                    0.066      49.366 r       yibiao_1/N242_sub19.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.366         yibiao_1/N242_sub19.co [5]
 CLMA_254_248/COUT                 td                    0.066      49.432 r       yibiao_1/N242_sub19.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.432         yibiao_1/N242_sub19.co [7]
                                   td                    0.066      49.498 r       yibiao_1/N242_sub19.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.498         yibiao_1/N242_sub19.co [9]
 CLMA_254_252/COUT                 td                    0.066      49.564 r       yibiao_1/N242_sub19.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.564         yibiao_1/N242_sub19.co [11]
                                   td                    0.066      49.630 r       yibiao_1/N242_sub19.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.630         yibiao_1/N242_sub19.co [13]
 CLMA_254_256/COUT                 td                    0.066      49.696 r       yibiao_1/N242_sub19.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.696         yibiao_1/N242_sub19.co [15]
                                   td                    0.066      49.762 r       yibiao_1/N242_sub19.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.762         yibiao_1/N242_sub19.co [17]
 CLMA_254_260/COUT                 td                    0.066      49.828 r       yibiao_1/N242_sub19.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.828         yibiao_1/N242_sub19.co [19]
                                   td                    0.066      49.894 r       yibiao_1/N242_sub19.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.894         yibiao_1/N242_sub19.co [21]
 CLMA_254_264/COUT                 td                    0.066      49.960 r       yibiao_1/N242_sub19.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.960         yibiao_1/N242_sub19.co [23]
 CLMA_254_268/Y1                   td                    0.568      50.528 r       yibiao_1/N242_sub19.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.683      52.211         yibiao_1/_N346   
                                   td                    0.544      52.755 f       yibiao_1/N242_sub18.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.755         yibiao_1/N242_sub18.co [1]
 CLMA_250_241/COUT                 td                    0.066      52.821 r       yibiao_1/N242_sub18.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.821         yibiao_1/N242_sub18.co [3]
                                   td                    0.066      52.887 r       yibiao_1/N242_sub18.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.887         yibiao_1/N242_sub18.co [5]
 CLMA_250_245/COUT                 td                    0.066      52.953 r       yibiao_1/N242_sub18.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.953         yibiao_1/N242_sub18.co [7]
                                   td                    0.066      53.019 r       yibiao_1/N242_sub18.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.019         yibiao_1/N242_sub18.co [9]
 CLMA_250_249/COUT                 td                    0.066      53.085 r       yibiao_1/N242_sub18.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.085         yibiao_1/N242_sub18.co [11]
                                   td                    0.066      53.151 r       yibiao_1/N242_sub18.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.151         yibiao_1/N242_sub18.co [13]
 CLMA_250_253/COUT                 td                    0.066      53.217 r       yibiao_1/N242_sub18.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.217         yibiao_1/N242_sub18.co [15]
                                   td                    0.066      53.283 r       yibiao_1/N242_sub18.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.283         yibiao_1/N242_sub18.co [17]
 CLMA_250_257/COUT                 td                    0.066      53.349 r       yibiao_1/N242_sub18.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.349         yibiao_1/N242_sub18.co [19]
                                   td                    0.066      53.415 r       yibiao_1/N242_sub18.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.415         yibiao_1/N242_sub18.co [21]
 CLMA_250_261/COUT                 td                    0.066      53.481 r       yibiao_1/N242_sub18.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.481         yibiao_1/N242_sub18.co [23]
 CLMA_250_265/Y1                   td                    0.568      54.049 r       yibiao_1/N242_sub18.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.240      55.289         yibiao_1/_N371   
 CLMA_266_240/COUT                 td                    0.583      55.872 r       yibiao_1/N242_sub17.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.872         yibiao_1/N242_sub17.co [3]
                                   td                    0.066      55.938 r       yibiao_1/N242_sub17.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.938         yibiao_1/N242_sub17.co [5]
 CLMA_266_244/COUT                 td                    0.066      56.004 r       yibiao_1/N242_sub17.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.004         yibiao_1/N242_sub17.co [7]
                                   td                    0.066      56.070 r       yibiao_1/N242_sub17.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.070         yibiao_1/N242_sub17.co [9]
 CLMA_266_248/COUT                 td                    0.066      56.136 r       yibiao_1/N242_sub17.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.136         yibiao_1/N242_sub17.co [11]
                                   td                    0.066      56.202 r       yibiao_1/N242_sub17.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.202         yibiao_1/N242_sub17.co [13]
 CLMA_266_252/COUT                 td                    0.066      56.268 r       yibiao_1/N242_sub17.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.268         yibiao_1/N242_sub17.co [15]
                                   td                    0.066      56.334 r       yibiao_1/N242_sub17.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.334         yibiao_1/N242_sub17.co [17]
 CLMA_266_256/COUT                 td                    0.066      56.400 r       yibiao_1/N242_sub17.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.400         yibiao_1/N242_sub17.co [19]
                                   td                    0.066      56.466 r       yibiao_1/N242_sub17.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.466         yibiao_1/N242_sub17.co [21]
 CLMA_266_260/COUT                 td                    0.066      56.532 r       yibiao_1/N242_sub17.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.532         yibiao_1/N242_sub17.co [23]
 CLMA_266_264/Y1                   td                    0.568      57.100 r       yibiao_1/N242_sub17.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.104      58.204         yibiao_1/_N396   
                                   td                    0.544      58.748 f       yibiao_1/N242_sub16.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.748         yibiao_1/N242_sub16.co [1]
 CLMA_270_240/COUT                 td                    0.066      58.814 r       yibiao_1/N242_sub16.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.814         yibiao_1/N242_sub16.co [3]
                                   td                    0.066      58.880 r       yibiao_1/N242_sub16.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.880         yibiao_1/N242_sub16.co [5]
 CLMA_270_244/COUT                 td                    0.066      58.946 r       yibiao_1/N242_sub16.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.946         yibiao_1/N242_sub16.co [7]
                                   td                    0.066      59.012 r       yibiao_1/N242_sub16.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.012         yibiao_1/N242_sub16.co [9]
 CLMA_270_248/COUT                 td                    0.066      59.078 r       yibiao_1/N242_sub16.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.078         yibiao_1/N242_sub16.co [11]
                                   td                    0.066      59.144 r       yibiao_1/N242_sub16.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.144         yibiao_1/N242_sub16.co [13]
 CLMA_270_252/COUT                 td                    0.066      59.210 r       yibiao_1/N242_sub16.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.210         yibiao_1/N242_sub16.co [15]
                                   td                    0.066      59.276 r       yibiao_1/N242_sub16.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.276         yibiao_1/N242_sub16.co [17]
 CLMA_270_256/COUT                 td                    0.066      59.342 r       yibiao_1/N242_sub16.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.342         yibiao_1/N242_sub16.co [19]
                                   td                    0.066      59.408 r       yibiao_1/N242_sub16.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.408         yibiao_1/N242_sub16.co [21]
 CLMA_270_260/COUT                 td                    0.066      59.474 r       yibiao_1/N242_sub16.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.474         yibiao_1/N242_sub16.co [23]
 CLMA_270_264/Y1                   td                    0.568      60.042 r       yibiao_1/N242_sub16.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.172      61.214         yibiao_1/_N421   
 CLMA_274_248/COUT                 td                    0.583      61.797 r       yibiao_1/N242_sub15.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.797         yibiao_1/N242_sub15.co [3]
                                   td                    0.066      61.863 r       yibiao_1/N242_sub15.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.863         yibiao_1/N242_sub15.co [5]
 CLMA_274_252/COUT                 td                    0.066      61.929 r       yibiao_1/N242_sub15.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.929         yibiao_1/N242_sub15.co [7]
                                   td                    0.066      61.995 r       yibiao_1/N242_sub15.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.995         yibiao_1/N242_sub15.co [9]
 CLMA_274_256/COUT                 td                    0.066      62.061 r       yibiao_1/N242_sub15.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.061         yibiao_1/N242_sub15.co [11]
                                   td                    0.066      62.127 r       yibiao_1/N242_sub15.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.127         yibiao_1/N242_sub15.co [13]
 CLMA_274_260/COUT                 td                    0.066      62.193 r       yibiao_1/N242_sub15.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.193         yibiao_1/N242_sub15.co [15]
                                   td                    0.066      62.259 r       yibiao_1/N242_sub15.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.259         yibiao_1/N242_sub15.co [17]
 CLMA_274_264/COUT                 td                    0.066      62.325 r       yibiao_1/N242_sub15.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.325         yibiao_1/N242_sub15.co [19]
                                   td                    0.066      62.391 r       yibiao_1/N242_sub15.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.391         yibiao_1/N242_sub15.co [21]
 CLMA_274_268/COUT                 td                    0.066      62.457 r       yibiao_1/N242_sub15.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.457         yibiao_1/N242_sub15.co [23]
 CLMA_274_272/Y1                   td                    0.568      63.025 r       yibiao_1/N242_sub15.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.917      63.942         yibiao_1/_N446   
                                   td                    0.544      64.486 f       yibiao_1/N242_sub14.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.486         yibiao_1/N242_sub14.co [5]
 CLMS_274_261/COUT                 td                    0.066      64.552 r       yibiao_1/N242_sub14.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.552         yibiao_1/N242_sub14.co [7]
                                   td                    0.066      64.618 r       yibiao_1/N242_sub14.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.618         yibiao_1/N242_sub14.co [9]
 CLMS_274_265/COUT                 td                    0.066      64.684 r       yibiao_1/N242_sub14.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.684         yibiao_1/N242_sub14.co [11]
                                   td                    0.066      64.750 r       yibiao_1/N242_sub14.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.750         yibiao_1/N242_sub14.co [13]
 CLMS_274_269/COUT                 td                    0.066      64.816 r       yibiao_1/N242_sub14.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.816         yibiao_1/N242_sub14.co [15]
                                   td                    0.066      64.882 r       yibiao_1/N242_sub14.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.882         yibiao_1/N242_sub14.co [17]
 CLMS_274_273/COUT                 td                    0.066      64.948 r       yibiao_1/N242_sub14.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.948         yibiao_1/N242_sub14.co [19]
                                   td                    0.066      65.014 r       yibiao_1/N242_sub14.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.014         yibiao_1/N242_sub14.co [21]
 CLMS_274_277/COUT                 td                    0.066      65.080 r       yibiao_1/N242_sub14.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.080         yibiao_1/N242_sub14.co [23]
 CLMS_274_281/Y1                   td                    0.568      65.648 r       yibiao_1/N242_sub14.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.606      67.254         yibiao_1/_N471   
 CLMA_282_240/COUT                 td                    0.583      67.837 r       yibiao_1/N242_sub13.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.837         yibiao_1/N242_sub13.co [3]
                                   td                    0.066      67.903 r       yibiao_1/N242_sub13.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.903         yibiao_1/N242_sub13.co [5]
 CLMA_282_244/COUT                 td                    0.066      67.969 r       yibiao_1/N242_sub13.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.969         yibiao_1/N242_sub13.co [7]
                                   td                    0.066      68.035 r       yibiao_1/N242_sub13.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.035         yibiao_1/N242_sub13.co [9]
 CLMA_282_248/COUT                 td                    0.066      68.101 r       yibiao_1/N242_sub13.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.101         yibiao_1/N242_sub13.co [11]
                                   td                    0.066      68.167 r       yibiao_1/N242_sub13.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.167         yibiao_1/N242_sub13.co [13]
 CLMA_282_252/COUT                 td                    0.066      68.233 r       yibiao_1/N242_sub13.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.233         yibiao_1/N242_sub13.co [15]
                                   td                    0.066      68.299 r       yibiao_1/N242_sub13.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.299         yibiao_1/N242_sub13.co [17]
 CLMA_282_256/COUT                 td                    0.066      68.365 r       yibiao_1/N242_sub13.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.365         yibiao_1/N242_sub13.co [19]
                                   td                    0.066      68.431 r       yibiao_1/N242_sub13.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.431         yibiao_1/N242_sub13.co [21]
 CLMA_282_260/COUT                 td                    0.066      68.497 r       yibiao_1/N242_sub13.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.497         yibiao_1/N242_sub13.co [23]
 CLMA_282_264/Y1                   td                    0.568      69.065 r       yibiao_1/N242_sub13.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.634      70.699         yibiao_1/_N496   
 CLMA_286_236/COUT                 td                    0.583      71.282 r       yibiao_1/N242_sub12.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.282         yibiao_1/N242_sub12.co [3]
                                   td                    0.066      71.348 r       yibiao_1/N242_sub12.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.348         yibiao_1/N242_sub12.co [5]
 CLMA_286_240/COUT                 td                    0.066      71.414 r       yibiao_1/N242_sub12.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.414         yibiao_1/N242_sub12.co [7]
                                   td                    0.066      71.480 r       yibiao_1/N242_sub12.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.480         yibiao_1/N242_sub12.co [9]
 CLMA_286_244/COUT                 td                    0.066      71.546 r       yibiao_1/N242_sub12.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.546         yibiao_1/N242_sub12.co [11]
                                   td                    0.066      71.612 r       yibiao_1/N242_sub12.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.612         yibiao_1/N242_sub12.co [13]
 CLMA_286_248/COUT                 td                    0.066      71.678 r       yibiao_1/N242_sub12.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.678         yibiao_1/N242_sub12.co [15]
                                   td                    0.066      71.744 r       yibiao_1/N242_sub12.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.744         yibiao_1/N242_sub12.co [17]
 CLMA_286_252/COUT                 td                    0.066      71.810 r       yibiao_1/N242_sub12.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.810         yibiao_1/N242_sub12.co [19]
                                   td                    0.066      71.876 r       yibiao_1/N242_sub12.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.876         yibiao_1/N242_sub12.co [21]
 CLMA_286_256/COUT                 td                    0.066      71.942 r       yibiao_1/N242_sub12.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.942         yibiao_1/N242_sub12.co [23]
 CLMA_286_260/Y1                   td                    0.568      72.510 r       yibiao_1/N242_sub12.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.113      73.623         yibiao_1/_N521   
 CLMS_282_237/COUT                 td                    0.587      74.210 r       yibiao_1/N242_sub11.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.210         yibiao_1/N242_sub11.co [3]
                                   td                    0.066      74.276 r       yibiao_1/N242_sub11.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.276         yibiao_1/N242_sub11.co [5]
 CLMS_282_241/COUT                 td                    0.066      74.342 r       yibiao_1/N242_sub11.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.342         yibiao_1/N242_sub11.co [7]
                                   td                    0.066      74.408 r       yibiao_1/N242_sub11.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.408         yibiao_1/N242_sub11.co [9]
 CLMS_282_245/COUT                 td                    0.066      74.474 r       yibiao_1/N242_sub11.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.474         yibiao_1/N242_sub11.co [11]
                                   td                    0.066      74.540 r       yibiao_1/N242_sub11.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.540         yibiao_1/N242_sub11.co [13]
 CLMS_282_249/COUT                 td                    0.066      74.606 r       yibiao_1/N242_sub11.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.606         yibiao_1/N242_sub11.co [15]
                                   td                    0.066      74.672 r       yibiao_1/N242_sub11.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.672         yibiao_1/N242_sub11.co [17]
 CLMS_282_253/COUT                 td                    0.066      74.738 r       yibiao_1/N242_sub11.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.738         yibiao_1/N242_sub11.co [19]
                                   td                    0.066      74.804 r       yibiao_1/N242_sub11.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.804         yibiao_1/N242_sub11.co [21]
 CLMS_282_257/COUT                 td                    0.066      74.870 r       yibiao_1/N242_sub11.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.870         yibiao_1/N242_sub11.co [23]
 CLMS_282_261/Y1                   td                    0.568      75.438 r       yibiao_1/N242_sub11.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.344      76.782         yibiao_1/_N546   
 CLMA_286_229/COUT                 td                    0.583      77.365 r       yibiao_1/N242_sub10.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.365         yibiao_1/N242_sub10.co [3]
                                   td                    0.066      77.431 r       yibiao_1/N242_sub10.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.431         yibiao_1/N242_sub10.co [5]
 CLMA_286_233/COUT                 td                    0.066      77.497 r       yibiao_1/N242_sub10.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.497         yibiao_1/N242_sub10.co [7]
                                   td                    0.066      77.563 r       yibiao_1/N242_sub10.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.563         yibiao_1/N242_sub10.co [9]
 CLMA_286_237/COUT                 td                    0.066      77.629 r       yibiao_1/N242_sub10.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.629         yibiao_1/N242_sub10.co [11]
                                   td                    0.066      77.695 r       yibiao_1/N242_sub10.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.695         yibiao_1/N242_sub10.co [13]
 CLMA_286_241/COUT                 td                    0.066      77.761 r       yibiao_1/N242_sub10.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.761         yibiao_1/N242_sub10.co [15]
                                   td                    0.066      77.827 r       yibiao_1/N242_sub10.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.827         yibiao_1/N242_sub10.co [17]
 CLMA_286_245/COUT                 td                    0.066      77.893 r       yibiao_1/N242_sub10.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.893         yibiao_1/N242_sub10.co [19]
                                   td                    0.066      77.959 r       yibiao_1/N242_sub10.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.959         yibiao_1/N242_sub10.co [21]
 CLMA_286_249/COUT                 td                    0.066      78.025 r       yibiao_1/N242_sub10.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.025         yibiao_1/N242_sub10.co [23]
 CLMA_286_253/Y1                   td                    0.568      78.593 r       yibiao_1/N242_sub10.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.134      79.727         yibiao_1/_N571   
 CLMA_290_224/COUT                 td                    0.583      80.310 r       yibiao_1/N242_sub9.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.310         yibiao_1/N242_sub9.co [3]
                                   td                    0.066      80.376 r       yibiao_1/N242_sub9.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.376         yibiao_1/N242_sub9.co [5]
 CLMA_290_228/COUT                 td                    0.066      80.442 r       yibiao_1/N242_sub9.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.442         yibiao_1/N242_sub9.co [7]
                                   td                    0.066      80.508 r       yibiao_1/N242_sub9.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.508         yibiao_1/N242_sub9.co [9]
 CLMA_290_232/COUT                 td                    0.066      80.574 r       yibiao_1/N242_sub9.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.574         yibiao_1/N242_sub9.co [11]
                                   td                    0.066      80.640 r       yibiao_1/N242_sub9.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.640         yibiao_1/N242_sub9.co [13]
 CLMA_290_236/COUT                 td                    0.066      80.706 r       yibiao_1/N242_sub9.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.706         yibiao_1/N242_sub9.co [15]
                                   td                    0.066      80.772 r       yibiao_1/N242_sub9.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.772         yibiao_1/N242_sub9.co [17]
 CLMA_290_240/COUT                 td                    0.066      80.838 r       yibiao_1/N242_sub9.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.838         yibiao_1/N242_sub9.co [19]
                                   td                    0.066      80.904 r       yibiao_1/N242_sub9.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.904         yibiao_1/N242_sub9.co [21]
 CLMA_290_244/COUT                 td                    0.066      80.970 r       yibiao_1/N242_sub9.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.970         yibiao_1/N242_sub9.co [23]
 CLMA_290_248/Y1                   td                    0.568      81.538 r       yibiao_1/N242_sub9.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.419      82.957         yibiao_1/_N596   
 CLMS_274_229/COUT                 td                    0.583      83.540 r       yibiao_1/N242_sub8.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.540         yibiao_1/N242_sub8.co [3]
                                   td                    0.066      83.606 r       yibiao_1/N242_sub8.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.606         yibiao_1/N242_sub8.co [5]
 CLMS_274_233/COUT                 td                    0.066      83.672 r       yibiao_1/N242_sub8.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.672         yibiao_1/N242_sub8.co [7]
                                   td                    0.066      83.738 r       yibiao_1/N242_sub8.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.738         yibiao_1/N242_sub8.co [9]
 CLMS_274_237/COUT                 td                    0.066      83.804 r       yibiao_1/N242_sub8.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.804         yibiao_1/N242_sub8.co [11]
                                   td                    0.066      83.870 r       yibiao_1/N242_sub8.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.870         yibiao_1/N242_sub8.co [13]
 CLMS_274_241/COUT                 td                    0.066      83.936 r       yibiao_1/N242_sub8.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.936         yibiao_1/N242_sub8.co [15]
                                   td                    0.066      84.002 r       yibiao_1/N242_sub8.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.002         yibiao_1/N242_sub8.co [17]
 CLMS_274_245/COUT                 td                    0.066      84.068 r       yibiao_1/N242_sub8.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.068         yibiao_1/N242_sub8.co [19]
                                   td                    0.066      84.134 r       yibiao_1/N242_sub8.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.134         yibiao_1/N242_sub8.co [21]
 CLMS_274_249/COUT                 td                    0.066      84.200 r       yibiao_1/N242_sub8.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.200         yibiao_1/N242_sub8.co [23]
 CLMS_274_253/Y1                   td                    0.568      84.768 r       yibiao_1/N242_sub8.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       1.255      86.023         yibiao_1/_N621   
                                   td                    0.544      86.567 f       yibiao_1/N242_sub7.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.567         yibiao_1/N242_sub7.co [5]
 CLMA_274_224/COUT                 td                    0.066      86.633 r       yibiao_1/N242_sub7.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.633         yibiao_1/N242_sub7.co [7]
                                   td                    0.066      86.699 r       yibiao_1/N242_sub7.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.699         yibiao_1/N242_sub7.co [9]
 CLMA_274_228/COUT                 td                    0.066      86.765 r       yibiao_1/N242_sub7.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.765         yibiao_1/N242_sub7.co [11]
                                   td                    0.066      86.831 r       yibiao_1/N242_sub7.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.831         yibiao_1/N242_sub7.co [13]
 CLMA_274_232/COUT                 td                    0.066      86.897 r       yibiao_1/N242_sub7.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.897         yibiao_1/N242_sub7.co [15]
                                   td                    0.066      86.963 r       yibiao_1/N242_sub7.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.963         yibiao_1/N242_sub7.co [17]
 CLMA_274_236/COUT                 td                    0.066      87.029 r       yibiao_1/N242_sub7.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.029         yibiao_1/N242_sub7.co [19]
                                   td                    0.066      87.095 r       yibiao_1/N242_sub7.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.095         yibiao_1/N242_sub7.co [21]
 CLMA_274_240/COUT                 td                    0.066      87.161 r       yibiao_1/N242_sub7.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.161         yibiao_1/N242_sub7.co [23]
 CLMA_274_244/Y1                   td                    0.568      87.729 r       yibiao_1/N242_sub7.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       1.376      89.105         yibiao_1/_N646   
 CLMS_270_217/COUT                 td                    0.583      89.688 r       yibiao_1/N242_sub6.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.688         yibiao_1/N242_sub6.co [3]
                                   td                    0.066      89.754 r       yibiao_1/N242_sub6.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.754         yibiao_1/N242_sub6.co [5]
 CLMS_270_221/COUT                 td                    0.066      89.820 r       yibiao_1/N242_sub6.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.820         yibiao_1/N242_sub6.co [7]
                                   td                    0.066      89.886 r       yibiao_1/N242_sub6.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.886         yibiao_1/N242_sub6.co [9]
 CLMS_270_225/COUT                 td                    0.066      89.952 r       yibiao_1/N242_sub6.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.952         yibiao_1/N242_sub6.co [11]
                                   td                    0.066      90.018 r       yibiao_1/N242_sub6.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.018         yibiao_1/N242_sub6.co [13]
 CLMS_270_229/COUT                 td                    0.066      90.084 r       yibiao_1/N242_sub6.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.084         yibiao_1/N242_sub6.co [15]
                                   td                    0.066      90.150 r       yibiao_1/N242_sub6.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.150         yibiao_1/N242_sub6.co [17]
 CLMS_270_233/COUT                 td                    0.066      90.216 r       yibiao_1/N242_sub6.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.216         yibiao_1/N242_sub6.co [19]
                                   td                    0.066      90.282 r       yibiao_1/N242_sub6.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.282         yibiao_1/N242_sub6.co [21]
 CLMS_270_237/COUT                 td                    0.066      90.348 r       yibiao_1/N242_sub6.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.348         yibiao_1/N242_sub6.co [23]
 CLMS_270_241/Y1                   td                    0.568      90.916 r       yibiao_1/N242_sub6.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       1.483      92.399         yibiao_1/_N671   
 CLMA_282_212/COUT                 td                    0.587      92.986 r       yibiao_1/N242_sub5.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.986         yibiao_1/N242_sub5.co [3]
                                   td                    0.066      93.052 r       yibiao_1/N242_sub5.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.052         yibiao_1/N242_sub5.co [5]
 CLMA_282_216/COUT                 td                    0.066      93.118 r       yibiao_1/N242_sub5.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.118         yibiao_1/N242_sub5.co [7]
                                   td                    0.066      93.184 r       yibiao_1/N242_sub5.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.184         yibiao_1/N242_sub5.co [9]
 CLMA_282_220/COUT                 td                    0.066      93.250 r       yibiao_1/N242_sub5.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.250         yibiao_1/N242_sub5.co [11]
                                   td                    0.066      93.316 r       yibiao_1/N242_sub5.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.316         yibiao_1/N242_sub5.co [13]
 CLMA_282_224/COUT                 td                    0.066      93.382 r       yibiao_1/N242_sub5.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.382         yibiao_1/N242_sub5.co [15]
                                   td                    0.066      93.448 r       yibiao_1/N242_sub5.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.448         yibiao_1/N242_sub5.co [17]
 CLMA_282_228/COUT                 td                    0.066      93.514 r       yibiao_1/N242_sub5.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.514         yibiao_1/N242_sub5.co [19]
                                   td                    0.066      93.580 r       yibiao_1/N242_sub5.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.580         yibiao_1/N242_sub5.co [21]
 CLMA_282_232/COUT                 td                    0.066      93.646 r       yibiao_1/N242_sub5.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.646         yibiao_1/N242_sub5.co [23]
 CLMA_282_236/Y1                   td                    0.568      94.214 r       yibiao_1/N242_sub5.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       1.688      95.902         yibiao_1/_N696   
 CLMA_262_208/COUT                 td                    0.587      96.489 r       yibiao_1/N242_sub4.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.489         yibiao_1/N242_sub4.co [3]
                                   td                    0.066      96.555 r       yibiao_1/N242_sub4.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.555         yibiao_1/N242_sub4.co [5]
 CLMA_262_212/COUT                 td                    0.066      96.621 r       yibiao_1/N242_sub4.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.621         yibiao_1/N242_sub4.co [7]
                                   td                    0.066      96.687 r       yibiao_1/N242_sub4.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.687         yibiao_1/N242_sub4.co [9]
 CLMA_262_216/COUT                 td                    0.066      96.753 r       yibiao_1/N242_sub4.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.753         yibiao_1/N242_sub4.co [11]
                                   td                    0.066      96.819 r       yibiao_1/N242_sub4.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.819         yibiao_1/N242_sub4.co [13]
 CLMA_262_220/COUT                 td                    0.066      96.885 r       yibiao_1/N242_sub4.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.885         yibiao_1/N242_sub4.co [15]
                                   td                    0.066      96.951 r       yibiao_1/N242_sub4.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.951         yibiao_1/N242_sub4.co [17]
 CLMA_262_224/COUT                 td                    0.066      97.017 r       yibiao_1/N242_sub4.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.017         yibiao_1/N242_sub4.co [19]
                                   td                    0.066      97.083 r       yibiao_1/N242_sub4.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.083         yibiao_1/N242_sub4.co [21]
 CLMA_262_228/COUT                 td                    0.066      97.149 r       yibiao_1/N242_sub4.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.149         yibiao_1/N242_sub4.co [23]
 CLMA_262_232/Y1                   td                    0.568      97.717 r       yibiao_1/N242_sub4.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       1.522      99.239         yibiao_1/_N721   
 CLMA_250_213/COUT                 td                    0.587      99.826 r       yibiao_1/N242_sub3.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.826         yibiao_1/N242_sub3.co [3]
                                   td                    0.066      99.892 r       yibiao_1/N242_sub3.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.892         yibiao_1/N242_sub3.co [5]
 CLMA_250_217/COUT                 td                    0.066      99.958 r       yibiao_1/N242_sub3.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.958         yibiao_1/N242_sub3.co [7]
                                   td                    0.066     100.024 r       yibiao_1/N242_sub3.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.024         yibiao_1/N242_sub3.co [9]
 CLMA_250_221/COUT                 td                    0.066     100.090 r       yibiao_1/N242_sub3.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.090         yibiao_1/N242_sub3.co [11]
                                   td                    0.066     100.156 r       yibiao_1/N242_sub3.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.156         yibiao_1/N242_sub3.co [13]
 CLMA_250_225/COUT                 td                    0.066     100.222 r       yibiao_1/N242_sub3.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.222         yibiao_1/N242_sub3.co [15]
                                   td                    0.066     100.288 r       yibiao_1/N242_sub3.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.288         yibiao_1/N242_sub3.co [17]
 CLMA_250_229/COUT                 td                    0.066     100.354 r       yibiao_1/N242_sub3.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.354         yibiao_1/N242_sub3.co [19]
                                   td                    0.066     100.420 r       yibiao_1/N242_sub3.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.420         yibiao_1/N242_sub3.co [21]
 CLMA_250_233/COUT                 td                    0.066     100.486 r       yibiao_1/N242_sub3.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.486         yibiao_1/N242_sub3.co [23]
 CLMA_250_237/Y1                   td                    0.568     101.054 r       yibiao_1/N242_sub3.faddsub_24/gateop_A2/Y1
                                   net (fanout=25)       1.479     102.533         yibiao_1/_N746   
 CLMA_266_208/COUT                 td                    0.587     103.120 r       yibiao_1/N242_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.120         yibiao_1/N242_sub2.co [4]
                                   td                    0.066     103.186 r       yibiao_1/N242_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.186         yibiao_1/N242_sub2.co [6]
 CLMA_266_212/COUT                 td                    0.066     103.252 r       yibiao_1/N242_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.252         yibiao_1/N242_sub2.co [8]
                                   td                    0.066     103.318 r       yibiao_1/N242_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.318         yibiao_1/N242_sub2.co [10]
 CLMA_266_216/COUT                 td                    0.066     103.384 r       yibiao_1/N242_sub2.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.384         yibiao_1/N242_sub2.co [12]
                                   td                    0.066     103.450 r       yibiao_1/N242_sub2.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.450         yibiao_1/N242_sub2.co [14]
 CLMA_266_220/COUT                 td                    0.066     103.516 r       yibiao_1/N242_sub2.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.516         yibiao_1/N242_sub2.co [16]
                                   td                    0.066     103.582 r       yibiao_1/N242_sub2.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.582         yibiao_1/N242_sub2.co [18]
 CLMA_266_224/COUT                 td                    0.066     103.648 r       yibiao_1/N242_sub2.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.648         yibiao_1/N242_sub2.co [20]
                                   td                    0.066     103.714 r       yibiao_1/N242_sub2.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.714         yibiao_1/N242_sub2.co [22]
 CLMA_266_228/COUT                 td                    0.066     103.780 r       yibiao_1/N242_sub2.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.780         yibiao_1/N242_sub2.co [24]
 CLMA_266_232/Y0                   td                    0.306     104.086 r       yibiao_1/N242_sub2.faddsub_25/gateop_perm/Y
                                   net (fanout=25)       1.102     105.188         yibiao_1/_N771   
 CLMA_270_208/COUT                 td                    0.583     105.771 r       yibiao_1/N242_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.771         yibiao_1/N242_sub1.co [4]
                                   td                    0.066     105.837 r       yibiao_1/N242_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.837         yibiao_1/N242_sub1.co [6]
 CLMA_270_212/COUT                 td                    0.066     105.903 r       yibiao_1/N242_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.903         yibiao_1/N242_sub1.co [8]
                                   td                    0.066     105.969 r       yibiao_1/N242_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.969         yibiao_1/N242_sub1.co [10]
 CLMA_270_216/COUT                 td                    0.066     106.035 r       yibiao_1/N242_sub1.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.035         yibiao_1/N242_sub1.co [12]
                                   td                    0.066     106.101 r       yibiao_1/N242_sub1.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.101         yibiao_1/N242_sub1.co [14]
 CLMA_270_220/COUT                 td                    0.066     106.167 r       yibiao_1/N242_sub1.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.167         yibiao_1/N242_sub1.co [16]
                                   td                    0.066     106.233 r       yibiao_1/N242_sub1.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.233         yibiao_1/N242_sub1.co [18]
 CLMA_270_224/COUT                 td                    0.066     106.299 r       yibiao_1/N242_sub1.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.299         yibiao_1/N242_sub1.co [20]
                                   td                    0.066     106.365 r       yibiao_1/N242_sub1.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.365         yibiao_1/N242_sub1.co [22]
 CLMA_270_228/COUT                 td                    0.066     106.431 r       yibiao_1/N242_sub1.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.431         yibiao_1/N242_sub1.co [24]
 CLMA_270_232/Y0                   td                    0.306     106.737 r       yibiao_1/N242_sub1.faddsub_25/gateop_perm/Y
                                   net (fanout=25)       1.731     108.468         yibiao_1/_N796   
 CLMA_230_196/D3                                                           r       yibiao_1/phase_diff_reg[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                 108.468         Logic Levels: 210
                                                                                   Logic: 59.449ns(56.416%), Route: 45.928ns(43.584%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.210    1001.210         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000    1001.210 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.793    1003.003         ntclkbufg_0      
 CLMA_230_196/CLK                                                          r       yibiao_1/phase_diff_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1003.040                          
 clock uncertainty                                      -0.150    1002.890                          

 Setup time                                             -0.430    1002.460                          

 Data required time                                               1002.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.460                          
 Data arrival time                                                 108.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       893.992                          
====================================================================================================

====================================================================================================

Startpoint  : yibiao_1/N492_m1/gopapm/CLK
Endpoint    : yibiao_1/duty_cycle_dec[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pll_adda|u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.229       1.229         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.229 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.862       3.091         ntclkbufg_0      
 APM_106_176/CLK                                                           r       yibiao_1/N492_m1/gopapm/CLK

 APM_106_176/P[24]                 tco                   2.923       6.014 r       yibiao_1/N492_m1/gopapm/P[24]
                                   net (fanout=1)        1.028       7.042         yibiao_1/_N828   
 APM_106_192/P[10]                 td                    2.276       9.318 r       yibiao_1/N492_m2/gopapm/P[10]
                                   net (fanout=2)        1.569      10.887         yibiao_1/N968 [28]
                                   td                    0.373      11.260 f       yibiao_1/N496_sub31.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.260         yibiao_1/N496_sub31.co [2]
 CLMA_126_160/COUT                 td                    0.066      11.326 r       yibiao_1/N496_sub31.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.326         yibiao_1/N496_sub31.co [4]
                                   td                    0.066      11.392 r       yibiao_1/N496_sub31.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.392         yibiao_1/N496_sub31.co [6]
 CLMA_126_164/COUT                 td                    0.066      11.458 r       yibiao_1/N496_sub31.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.458         yibiao_1/N496_sub31.co [8]
                                   td                    0.066      11.524 r       yibiao_1/N496_sub31.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.524         yibiao_1/N496_sub31.co [10]
 CLMA_126_168/COUT                 td                    0.066      11.590 r       yibiao_1/N496_sub31.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.590         yibiao_1/N496_sub31.co [12]
                                   td                    0.066      11.656 r       yibiao_1/N496_sub31.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.656         yibiao_1/N496_sub31.co [14]
 CLMA_126_172/COUT                 td                    0.066      11.722 r       yibiao_1/N496_sub31.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.722         yibiao_1/N496_sub31.co [16]
                                   td                    0.066      11.788 r       yibiao_1/N496_sub31.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.788         yibiao_1/N496_sub31.co [18]
 CLMA_126_176/COUT                 td                    0.066      11.854 r       yibiao_1/N496_sub31.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.854         yibiao_1/N496_sub31.co [20]
                                   td                    0.066      11.920 r       yibiao_1/N496_sub31.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.920         yibiao_1/N496_sub31.co [22]
 CLMA_126_180/COUT                 td                    0.066      11.986 r       yibiao_1/N496_sub31.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.986         yibiao_1/N496_sub31.co [24]
 CLMA_126_184/Y1                   td                    0.568      12.554 r       yibiao_1/N496_sub31.faddsub_25/gateop_A2/Y1
                                   net (fanout=27)       1.110      13.664         yibiao_1/_N867   
                                   td                    0.544      14.208 f       yibiao_1/N496_sub30.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.208         yibiao_1/N496_sub30.co [1]
 CLMA_122_160/COUT                 td                    0.066      14.274 r       yibiao_1/N496_sub30.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.274         yibiao_1/N496_sub30.co [3]
                                   td                    0.066      14.340 r       yibiao_1/N496_sub30.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.340         yibiao_1/N496_sub30.co [5]
 CLMA_122_164/COUT                 td                    0.066      14.406 r       yibiao_1/N496_sub30.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.406         yibiao_1/N496_sub30.co [7]
                                   td                    0.066      14.472 r       yibiao_1/N496_sub30.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.472         yibiao_1/N496_sub30.co [9]
 CLMA_122_168/COUT                 td                    0.066      14.538 r       yibiao_1/N496_sub30.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.538         yibiao_1/N496_sub30.co [11]
                                   td                    0.066      14.604 r       yibiao_1/N496_sub30.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.604         yibiao_1/N496_sub30.co [13]
 CLMA_122_172/COUT                 td                    0.066      14.670 r       yibiao_1/N496_sub30.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.670         yibiao_1/N496_sub30.co [15]
                                   td                    0.066      14.736 r       yibiao_1/N496_sub30.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.736         yibiao_1/N496_sub30.co [17]
 CLMA_122_176/COUT                 td                    0.066      14.802 r       yibiao_1/N496_sub30.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.802         yibiao_1/N496_sub30.co [19]
                                   td                    0.066      14.868 r       yibiao_1/N496_sub30.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.868         yibiao_1/N496_sub30.co [21]
 CLMA_122_180/COUT                 td                    0.066      14.934 r       yibiao_1/N496_sub30.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.934         yibiao_1/N496_sub30.co [23]
                                   td                    0.066      15.000 r       yibiao_1/N496_sub30.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.000         yibiao_1/N496_sub30.co [25]
 CLMA_122_184/Y2                   td                    0.309      15.309 r       yibiao_1/N496_sub30.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.147      16.456         yibiao_1/_N893   
 CLMA_118_196/COUT                 td                    0.587      17.043 r       yibiao_1/N496_sub29.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.043         yibiao_1/N496_sub29.co [3]
                                   td                    0.066      17.109 r       yibiao_1/N496_sub29.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.109         yibiao_1/N496_sub29.co [5]
 CLMA_118_200/COUT                 td                    0.066      17.175 r       yibiao_1/N496_sub29.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.175         yibiao_1/N496_sub29.co [7]
                                   td                    0.066      17.241 r       yibiao_1/N496_sub29.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.241         yibiao_1/N496_sub29.co [9]
 CLMA_118_204/COUT                 td                    0.066      17.307 r       yibiao_1/N496_sub29.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.307         yibiao_1/N496_sub29.co [11]
                                   td                    0.066      17.373 r       yibiao_1/N496_sub29.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.373         yibiao_1/N496_sub29.co [13]
 CLMA_118_208/COUT                 td                    0.066      17.439 r       yibiao_1/N496_sub29.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.439         yibiao_1/N496_sub29.co [15]
                                   td                    0.066      17.505 r       yibiao_1/N496_sub29.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.505         yibiao_1/N496_sub29.co [17]
 CLMA_118_212/COUT                 td                    0.066      17.571 r       yibiao_1/N496_sub29.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.571         yibiao_1/N496_sub29.co [19]
                                   td                    0.066      17.637 r       yibiao_1/N496_sub29.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.637         yibiao_1/N496_sub29.co [21]
 CLMA_118_216/COUT                 td                    0.066      17.703 r       yibiao_1/N496_sub29.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.703         yibiao_1/N496_sub29.co [23]
                                   td                    0.066      17.769 r       yibiao_1/N496_sub29.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.769         yibiao_1/N496_sub29.co [25]
 CLMA_118_220/Y2                   td                    0.309      18.078 r       yibiao_1/N496_sub29.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.979      20.057         yibiao_1/_N919   
                                   td                    0.544      20.601 f       yibiao_1/N496_sub28.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.601         yibiao_1/N496_sub28.co [1]
 CLMA_126_161/COUT                 td                    0.066      20.667 r       yibiao_1/N496_sub28.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.667         yibiao_1/N496_sub28.co [3]
                                   td                    0.066      20.733 r       yibiao_1/N496_sub28.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.733         yibiao_1/N496_sub28.co [5]
 CLMA_126_165/COUT                 td                    0.066      20.799 r       yibiao_1/N496_sub28.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.799         yibiao_1/N496_sub28.co [7]
                                   td                    0.066      20.865 r       yibiao_1/N496_sub28.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.865         yibiao_1/N496_sub28.co [9]
 CLMA_126_169/COUT                 td                    0.066      20.931 r       yibiao_1/N496_sub28.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.931         yibiao_1/N496_sub28.co [11]
                                   td                    0.066      20.997 r       yibiao_1/N496_sub28.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.997         yibiao_1/N496_sub28.co [13]
 CLMA_126_173/COUT                 td                    0.066      21.063 r       yibiao_1/N496_sub28.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.063         yibiao_1/N496_sub28.co [15]
                                   td                    0.066      21.129 r       yibiao_1/N496_sub28.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.129         yibiao_1/N496_sub28.co [17]
 CLMA_126_177/COUT                 td                    0.066      21.195 r       yibiao_1/N496_sub28.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.195         yibiao_1/N496_sub28.co [19]
                                   td                    0.066      21.261 r       yibiao_1/N496_sub28.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.261         yibiao_1/N496_sub28.co [21]
 CLMA_126_181/COUT                 td                    0.066      21.327 r       yibiao_1/N496_sub28.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.327         yibiao_1/N496_sub28.co [23]
                                   td                    0.066      21.393 r       yibiao_1/N496_sub28.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.393         yibiao_1/N496_sub28.co [25]
 CLMA_126_185/Y2                   td                    0.309      21.702 r       yibiao_1/N496_sub28.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.135      22.837         yibiao_1/_N945   
 CLMS_122_161/COUT                 td                    0.583      23.420 r       yibiao_1/N496_sub27.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.420         yibiao_1/N496_sub27.co [3]
                                   td                    0.066      23.486 r       yibiao_1/N496_sub27.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.486         yibiao_1/N496_sub27.co [5]
 CLMS_122_165/COUT                 td                    0.066      23.552 r       yibiao_1/N496_sub27.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.552         yibiao_1/N496_sub27.co [7]
                                   td                    0.066      23.618 r       yibiao_1/N496_sub27.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.618         yibiao_1/N496_sub27.co [9]
 CLMS_122_169/COUT                 td                    0.066      23.684 r       yibiao_1/N496_sub27.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.684         yibiao_1/N496_sub27.co [11]
                                   td                    0.066      23.750 r       yibiao_1/N496_sub27.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.750         yibiao_1/N496_sub27.co [13]
 CLMS_122_173/COUT                 td                    0.066      23.816 r       yibiao_1/N496_sub27.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.816         yibiao_1/N496_sub27.co [15]
                                   td                    0.066      23.882 r       yibiao_1/N496_sub27.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.882         yibiao_1/N496_sub27.co [17]
 CLMS_122_177/COUT                 td                    0.066      23.948 r       yibiao_1/N496_sub27.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.948         yibiao_1/N496_sub27.co [19]
                                   td                    0.066      24.014 r       yibiao_1/N496_sub27.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.014         yibiao_1/N496_sub27.co [21]
 CLMS_122_181/COUT                 td                    0.066      24.080 r       yibiao_1/N496_sub27.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.080         yibiao_1/N496_sub27.co [23]
                                   td                    0.066      24.146 r       yibiao_1/N496_sub27.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.146         yibiao_1/N496_sub27.co [25]
 CLMS_122_185/Y2                   td                    0.309      24.455 r       yibiao_1/N496_sub27.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.090      25.545         yibiao_1/_N971   
 CLMA_118_164/COUT                 td                    0.583      26.128 r       yibiao_1/N496_sub26.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.128         yibiao_1/N496_sub26.co [3]
                                   td                    0.066      26.194 r       yibiao_1/N496_sub26.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.194         yibiao_1/N496_sub26.co [5]
 CLMA_118_168/COUT                 td                    0.066      26.260 r       yibiao_1/N496_sub26.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.260         yibiao_1/N496_sub26.co [7]
                                   td                    0.066      26.326 r       yibiao_1/N496_sub26.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.326         yibiao_1/N496_sub26.co [9]
 CLMA_118_172/COUT                 td                    0.066      26.392 r       yibiao_1/N496_sub26.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.392         yibiao_1/N496_sub26.co [11]
                                   td                    0.066      26.458 r       yibiao_1/N496_sub26.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.458         yibiao_1/N496_sub26.co [13]
 CLMA_118_176/COUT                 td                    0.066      26.524 r       yibiao_1/N496_sub26.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.524         yibiao_1/N496_sub26.co [15]
                                   td                    0.066      26.590 r       yibiao_1/N496_sub26.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.590         yibiao_1/N496_sub26.co [17]
 CLMA_118_180/COUT                 td                    0.066      26.656 r       yibiao_1/N496_sub26.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.656         yibiao_1/N496_sub26.co [19]
                                   td                    0.066      26.722 r       yibiao_1/N496_sub26.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.722         yibiao_1/N496_sub26.co [21]
 CLMA_118_184/COUT                 td                    0.066      26.788 r       yibiao_1/N496_sub26.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.788         yibiao_1/N496_sub26.co [23]
                                   td                    0.066      26.854 r       yibiao_1/N496_sub26.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.854         yibiao_1/N496_sub26.co [25]
 CLMA_118_192/Y2                   td                    0.309      27.163 r       yibiao_1/N496_sub26.faddsub_26/gateop/Y
                                   net (fanout=27)       1.139      28.302         yibiao_1/_N997   
 CLMS_114_173/COUT                 td                    0.583      28.885 r       yibiao_1/N496_sub25.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.885         yibiao_1/N496_sub25.co [3]
                                   td                    0.066      28.951 r       yibiao_1/N496_sub25.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.951         yibiao_1/N496_sub25.co [5]
 CLMS_114_177/COUT                 td                    0.066      29.017 r       yibiao_1/N496_sub25.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.017         yibiao_1/N496_sub25.co [7]
                                   td                    0.066      29.083 r       yibiao_1/N496_sub25.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.083         yibiao_1/N496_sub25.co [9]
 CLMS_114_181/COUT                 td                    0.066      29.149 r       yibiao_1/N496_sub25.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.149         yibiao_1/N496_sub25.co [11]
                                   td                    0.066      29.215 r       yibiao_1/N496_sub25.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.215         yibiao_1/N496_sub25.co [13]
 CLMS_114_185/COUT                 td                    0.066      29.281 r       yibiao_1/N496_sub25.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.281         yibiao_1/N496_sub25.co [15]
                                   td                    0.066      29.347 r       yibiao_1/N496_sub25.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.347         yibiao_1/N496_sub25.co [17]
 CLMS_114_193/COUT                 td                    0.066      29.413 r       yibiao_1/N496_sub25.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.413         yibiao_1/N496_sub25.co [19]
                                   td                    0.066      29.479 r       yibiao_1/N496_sub25.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.479         yibiao_1/N496_sub25.co [21]
 CLMS_114_197/COUT                 td                    0.066      29.545 r       yibiao_1/N496_sub25.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.545         yibiao_1/N496_sub25.co [23]
                                   td                    0.066      29.611 r       yibiao_1/N496_sub25.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.611         yibiao_1/N496_sub25.co [25]
 CLMS_114_201/Y2                   td                    0.309      29.920 r       yibiao_1/N496_sub25.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.534      31.454         yibiao_1/_N1023  
 CLMS_98_169/COUT                  td                    0.583      32.037 r       yibiao_1/N496_sub24.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.037         yibiao_1/N496_sub24.co [3]
                                   td                    0.066      32.103 r       yibiao_1/N496_sub24.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.103         yibiao_1/N496_sub24.co [5]
 CLMS_98_173/COUT                  td                    0.066      32.169 r       yibiao_1/N496_sub24.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.169         yibiao_1/N496_sub24.co [7]
                                   td                    0.066      32.235 r       yibiao_1/N496_sub24.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.235         yibiao_1/N496_sub24.co [9]
 CLMS_98_177/COUT                  td                    0.066      32.301 r       yibiao_1/N496_sub24.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.301         yibiao_1/N496_sub24.co [11]
                                   td                    0.066      32.367 r       yibiao_1/N496_sub24.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.367         yibiao_1/N496_sub24.co [13]
 CLMS_98_181/COUT                  td                    0.066      32.433 r       yibiao_1/N496_sub24.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.433         yibiao_1/N496_sub24.co [15]
                                   td                    0.066      32.499 r       yibiao_1/N496_sub24.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.499         yibiao_1/N496_sub24.co [17]
 CLMS_98_185/COUT                  td                    0.066      32.565 r       yibiao_1/N496_sub24.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.565         yibiao_1/N496_sub24.co [19]
                                   td                    0.066      32.631 r       yibiao_1/N496_sub24.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.631         yibiao_1/N496_sub24.co [21]
 CLMS_98_193/COUT                  td                    0.066      32.697 r       yibiao_1/N496_sub24.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.697         yibiao_1/N496_sub24.co [23]
                                   td                    0.066      32.763 r       yibiao_1/N496_sub24.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.763         yibiao_1/N496_sub24.co [25]
 CLMS_98_197/Y2                    td                    0.309      33.072 r       yibiao_1/N496_sub24.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.486      34.558         yibiao_1/_N1049  
 CLMA_102_160/COUT                 td                    0.587      35.145 r       yibiao_1/N496_sub23.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.145         yibiao_1/N496_sub23.co [3]
                                   td                    0.066      35.211 r       yibiao_1/N496_sub23.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.211         yibiao_1/N496_sub23.co [5]
 CLMA_102_164/COUT                 td                    0.066      35.277 r       yibiao_1/N496_sub23.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.277         yibiao_1/N496_sub23.co [7]
                                   td                    0.066      35.343 r       yibiao_1/N496_sub23.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.343         yibiao_1/N496_sub23.co [9]
 CLMA_102_168/COUT                 td                    0.066      35.409 r       yibiao_1/N496_sub23.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.409         yibiao_1/N496_sub23.co [11]
                                   td                    0.066      35.475 r       yibiao_1/N496_sub23.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.475         yibiao_1/N496_sub23.co [13]
 CLMA_102_172/COUT                 td                    0.066      35.541 r       yibiao_1/N496_sub23.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.541         yibiao_1/N496_sub23.co [15]
                                   td                    0.066      35.607 r       yibiao_1/N496_sub23.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.607         yibiao_1/N496_sub23.co [17]
 CLMA_102_176/COUT                 td                    0.066      35.673 r       yibiao_1/N496_sub23.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.673         yibiao_1/N496_sub23.co [19]
                                   td                    0.066      35.739 r       yibiao_1/N496_sub23.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.739         yibiao_1/N496_sub23.co [21]
 CLMA_102_180/COUT                 td                    0.066      35.805 r       yibiao_1/N496_sub23.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.805         yibiao_1/N496_sub23.co [23]
                                   td                    0.066      35.871 r       yibiao_1/N496_sub23.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.871         yibiao_1/N496_sub23.co [25]
 CLMA_102_184/Y2                   td                    0.309      36.180 r       yibiao_1/N496_sub23.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.948      37.128         yibiao_1/_N1075  
 CLMA_102_192/COUT                 td                    0.583      37.711 r       yibiao_1/N496_sub22.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.711         yibiao_1/N496_sub22.co [3]
                                   td                    0.066      37.777 r       yibiao_1/N496_sub22.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.777         yibiao_1/N496_sub22.co [5]
 CLMA_102_196/COUT                 td                    0.066      37.843 r       yibiao_1/N496_sub22.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.843         yibiao_1/N496_sub22.co [7]
                                   td                    0.066      37.909 r       yibiao_1/N496_sub22.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.909         yibiao_1/N496_sub22.co [9]
 CLMA_102_200/COUT                 td                    0.066      37.975 r       yibiao_1/N496_sub22.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.975         yibiao_1/N496_sub22.co [11]
                                   td                    0.066      38.041 r       yibiao_1/N496_sub22.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.041         yibiao_1/N496_sub22.co [13]
 CLMA_102_204/COUT                 td                    0.066      38.107 r       yibiao_1/N496_sub22.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.107         yibiao_1/N496_sub22.co [15]
                                   td                    0.066      38.173 r       yibiao_1/N496_sub22.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.173         yibiao_1/N496_sub22.co [17]
 CLMA_102_208/COUT                 td                    0.066      38.239 r       yibiao_1/N496_sub22.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.239         yibiao_1/N496_sub22.co [19]
                                   td                    0.066      38.305 r       yibiao_1/N496_sub22.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.305         yibiao_1/N496_sub22.co [21]
 CLMA_102_212/COUT                 td                    0.066      38.371 r       yibiao_1/N496_sub22.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.371         yibiao_1/N496_sub22.co [23]
                                   td                    0.066      38.437 r       yibiao_1/N496_sub22.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.437         yibiao_1/N496_sub22.co [25]
 CLMA_102_216/Y2                   td                    0.309      38.746 r       yibiao_1/N496_sub22.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.453      40.199         yibiao_1/_N1101  
                                   td                    0.544      40.743 f       yibiao_1/N496_sub21.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.743         yibiao_1/N496_sub21.co [1]
 CLMA_90_177/COUT                  td                    0.066      40.809 r       yibiao_1/N496_sub21.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.809         yibiao_1/N496_sub21.co [3]
                                   td                    0.066      40.875 r       yibiao_1/N496_sub21.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.875         yibiao_1/N496_sub21.co [5]
 CLMA_90_181/COUT                  td                    0.066      40.941 r       yibiao_1/N496_sub21.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.941         yibiao_1/N496_sub21.co [7]
                                   td                    0.066      41.007 r       yibiao_1/N496_sub21.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.007         yibiao_1/N496_sub21.co [9]
 CLMA_90_185/COUT                  td                    0.066      41.073 r       yibiao_1/N496_sub21.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.073         yibiao_1/N496_sub21.co [11]
                                   td                    0.066      41.139 r       yibiao_1/N496_sub21.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.139         yibiao_1/N496_sub21.co [13]
 CLMA_90_193/COUT                  td                    0.066      41.205 r       yibiao_1/N496_sub21.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.205         yibiao_1/N496_sub21.co [15]
                                   td                    0.066      41.271 r       yibiao_1/N496_sub21.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.271         yibiao_1/N496_sub21.co [17]
 CLMA_90_197/COUT                  td                    0.066      41.337 r       yibiao_1/N496_sub21.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.337         yibiao_1/N496_sub21.co [19]
                                   td                    0.066      41.403 r       yibiao_1/N496_sub21.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.403         yibiao_1/N496_sub21.co [21]
 CLMA_90_201/COUT                  td                    0.066      41.469 r       yibiao_1/N496_sub21.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.469         yibiao_1/N496_sub21.co [23]
                                   td                    0.066      41.535 r       yibiao_1/N496_sub21.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.535         yibiao_1/N496_sub21.co [25]
 CLMA_90_205/Y2                    td                    0.309      41.844 r       yibiao_1/N496_sub21.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.396      43.240         yibiao_1/_N1127  
 CLMS_94_173/COUT                  td                    0.583      43.823 r       yibiao_1/N496_sub20.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.823         yibiao_1/N496_sub20.co [3]
                                   td                    0.066      43.889 r       yibiao_1/N496_sub20.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.889         yibiao_1/N496_sub20.co [5]
 CLMS_94_177/COUT                  td                    0.066      43.955 r       yibiao_1/N496_sub20.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.955         yibiao_1/N496_sub20.co [7]
                                   td                    0.066      44.021 r       yibiao_1/N496_sub20.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.021         yibiao_1/N496_sub20.co [9]
 CLMS_94_181/COUT                  td                    0.066      44.087 r       yibiao_1/N496_sub20.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.087         yibiao_1/N496_sub20.co [11]
                                   td                    0.066      44.153 r       yibiao_1/N496_sub20.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.153         yibiao_1/N496_sub20.co [13]
 CLMS_94_185/COUT                  td                    0.066      44.219 r       yibiao_1/N496_sub20.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.219         yibiao_1/N496_sub20.co [15]
                                   td                    0.066      44.285 r       yibiao_1/N496_sub20.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.285         yibiao_1/N496_sub20.co [17]
 CLMS_94_193/COUT                  td                    0.066      44.351 r       yibiao_1/N496_sub20.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.351         yibiao_1/N496_sub20.co [19]
                                   td                    0.066      44.417 r       yibiao_1/N496_sub20.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.417         yibiao_1/N496_sub20.co [21]
 CLMS_94_197/COUT                  td                    0.066      44.483 r       yibiao_1/N496_sub20.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.483         yibiao_1/N496_sub20.co [23]
                                   td                    0.066      44.549 r       yibiao_1/N496_sub20.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.549         yibiao_1/N496_sub20.co [25]
 CLMS_94_201/Y2                    td                    0.309      44.858 r       yibiao_1/N496_sub20.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.360      46.218         yibiao_1/_N1153  
 CLMA_98_168/COUT                  td                    0.583      46.801 r       yibiao_1/N496_sub19.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.801         yibiao_1/N496_sub19.co [7]
                                   td                    0.066      46.867 r       yibiao_1/N496_sub19.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.867         yibiao_1/N496_sub19.co [9]
 CLMA_98_172/COUT                  td                    0.066      46.933 r       yibiao_1/N496_sub19.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.933         yibiao_1/N496_sub19.co [11]
                                   td                    0.066      46.999 r       yibiao_1/N496_sub19.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.999         yibiao_1/N496_sub19.co [13]
 CLMA_98_176/COUT                  td                    0.066      47.065 r       yibiao_1/N496_sub19.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.065         yibiao_1/N496_sub19.co [15]
                                   td                    0.066      47.131 r       yibiao_1/N496_sub19.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.131         yibiao_1/N496_sub19.co [17]
 CLMA_98_180/COUT                  td                    0.066      47.197 r       yibiao_1/N496_sub19.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.197         yibiao_1/N496_sub19.co [19]
                                   td                    0.066      47.263 r       yibiao_1/N496_sub19.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.263         yibiao_1/N496_sub19.co [21]
 CLMA_98_184/COUT                  td                    0.066      47.329 r       yibiao_1/N496_sub19.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.329         yibiao_1/N496_sub19.co [23]
                                   td                    0.066      47.395 r       yibiao_1/N496_sub19.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.395         yibiao_1/N496_sub19.co [25]
 CLMA_98_192/Y2                    td                    0.309      47.704 r       yibiao_1/N496_sub19.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.241      48.945         yibiao_1/_N1179  
                                   td                    0.544      49.489 f       yibiao_1/N496_sub18.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.489         yibiao_1/N496_sub18.co [1]
 CLMA_110_168/COUT                 td                    0.066      49.555 r       yibiao_1/N496_sub18.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.555         yibiao_1/N496_sub18.co [3]
                                   td                    0.066      49.621 r       yibiao_1/N496_sub18.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.621         yibiao_1/N496_sub18.co [5]
 CLMA_110_172/COUT                 td                    0.066      49.687 r       yibiao_1/N496_sub18.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.687         yibiao_1/N496_sub18.co [7]
                                   td                    0.066      49.753 r       yibiao_1/N496_sub18.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.753         yibiao_1/N496_sub18.co [9]
 CLMA_110_176/COUT                 td                    0.066      49.819 r       yibiao_1/N496_sub18.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.819         yibiao_1/N496_sub18.co [11]
                                   td                    0.066      49.885 r       yibiao_1/N496_sub18.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.885         yibiao_1/N496_sub18.co [13]
 CLMA_110_180/COUT                 td                    0.066      49.951 r       yibiao_1/N496_sub18.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.951         yibiao_1/N496_sub18.co [15]
                                   td                    0.066      50.017 r       yibiao_1/N496_sub18.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.017         yibiao_1/N496_sub18.co [17]
 CLMA_110_184/COUT                 td                    0.066      50.083 r       yibiao_1/N496_sub18.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.083         yibiao_1/N496_sub18.co [19]
                                   td                    0.066      50.149 r       yibiao_1/N496_sub18.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.149         yibiao_1/N496_sub18.co [21]
 CLMA_110_192/COUT                 td                    0.066      50.215 r       yibiao_1/N496_sub18.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.215         yibiao_1/N496_sub18.co [23]
                                   td                    0.066      50.281 r       yibiao_1/N496_sub18.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.281         yibiao_1/N496_sub18.co [25]
 CLMA_110_196/Y2                   td                    0.309      50.590 r       yibiao_1/N496_sub18.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.137      51.727         yibiao_1/_N1205  
 CLMA_114_172/COUT                 td                    0.583      52.310 r       yibiao_1/N496_sub17.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.310         yibiao_1/N496_sub17.co [3]
                                   td                    0.066      52.376 r       yibiao_1/N496_sub17.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.376         yibiao_1/N496_sub17.co [5]
 CLMA_114_176/COUT                 td                    0.066      52.442 r       yibiao_1/N496_sub17.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.442         yibiao_1/N496_sub17.co [7]
                                   td                    0.066      52.508 r       yibiao_1/N496_sub17.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.508         yibiao_1/N496_sub17.co [9]
 CLMA_114_180/COUT                 td                    0.066      52.574 r       yibiao_1/N496_sub17.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.574         yibiao_1/N496_sub17.co [11]
                                   td                    0.066      52.640 r       yibiao_1/N496_sub17.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.640         yibiao_1/N496_sub17.co [13]
 CLMA_114_184/COUT                 td                    0.066      52.706 r       yibiao_1/N496_sub17.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.706         yibiao_1/N496_sub17.co [15]
                                   td                    0.066      52.772 r       yibiao_1/N496_sub17.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.772         yibiao_1/N496_sub17.co [17]
 CLMA_114_192/COUT                 td                    0.066      52.838 r       yibiao_1/N496_sub17.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.838         yibiao_1/N496_sub17.co [19]
                                   td                    0.066      52.904 r       yibiao_1/N496_sub17.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.904         yibiao_1/N496_sub17.co [21]
 CLMA_114_196/COUT                 td                    0.066      52.970 r       yibiao_1/N496_sub17.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.970         yibiao_1/N496_sub17.co [23]
                                   td                    0.066      53.036 r       yibiao_1/N496_sub17.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.036         yibiao_1/N496_sub17.co [25]
 CLMA_114_200/Y2                   td                    0.309      53.345 r       yibiao_1/N496_sub17.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.234      54.579         yibiao_1/_N1231  
 CLMA_110_173/COUT                 td                    0.583      55.162 r       yibiao_1/N496_sub16.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.162         yibiao_1/N496_sub16.co [3]
                                   td                    0.066      55.228 r       yibiao_1/N496_sub16.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.228         yibiao_1/N496_sub16.co [5]
 CLMA_110_177/COUT                 td                    0.066      55.294 r       yibiao_1/N496_sub16.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.294         yibiao_1/N496_sub16.co [7]
                                   td                    0.066      55.360 r       yibiao_1/N496_sub16.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.360         yibiao_1/N496_sub16.co [9]
 CLMA_110_181/COUT                 td                    0.066      55.426 r       yibiao_1/N496_sub16.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.426         yibiao_1/N496_sub16.co [11]
                                   td                    0.066      55.492 r       yibiao_1/N496_sub16.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.492         yibiao_1/N496_sub16.co [13]
 CLMA_110_185/COUT                 td                    0.066      55.558 r       yibiao_1/N496_sub16.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.558         yibiao_1/N496_sub16.co [15]
                                   td                    0.066      55.624 r       yibiao_1/N496_sub16.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.624         yibiao_1/N496_sub16.co [17]
 CLMA_110_193/COUT                 td                    0.066      55.690 r       yibiao_1/N496_sub16.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.690         yibiao_1/N496_sub16.co [19]
                                   td                    0.066      55.756 r       yibiao_1/N496_sub16.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.756         yibiao_1/N496_sub16.co [21]
 CLMA_110_197/COUT                 td                    0.066      55.822 r       yibiao_1/N496_sub16.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.822         yibiao_1/N496_sub16.co [23]
                                   td                    0.066      55.888 r       yibiao_1/N496_sub16.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.888         yibiao_1/N496_sub16.co [25]
 CLMA_110_201/Y2                   td                    0.309      56.197 r       yibiao_1/N496_sub16.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.037      57.234         yibiao_1/_N1257  
                                   td                    0.544      57.778 f       yibiao_1/N496_sub15.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.778         yibiao_1/N496_sub15.co [1]
 CLMS_102_181/COUT                 td                    0.066      57.844 r       yibiao_1/N496_sub15.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.844         yibiao_1/N496_sub15.co [3]
                                   td                    0.066      57.910 r       yibiao_1/N496_sub15.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.910         yibiao_1/N496_sub15.co [5]
 CLMS_102_185/COUT                 td                    0.066      57.976 r       yibiao_1/N496_sub15.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.976         yibiao_1/N496_sub15.co [7]
                                   td                    0.066      58.042 r       yibiao_1/N496_sub15.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.042         yibiao_1/N496_sub15.co [9]
 CLMS_102_193/COUT                 td                    0.066      58.108 r       yibiao_1/N496_sub15.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.108         yibiao_1/N496_sub15.co [11]
                                   td                    0.066      58.174 r       yibiao_1/N496_sub15.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.174         yibiao_1/N496_sub15.co [13]
 CLMS_102_197/COUT                 td                    0.066      58.240 r       yibiao_1/N496_sub15.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.240         yibiao_1/N496_sub15.co [15]
                                   td                    0.066      58.306 r       yibiao_1/N496_sub15.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.306         yibiao_1/N496_sub15.co [17]
 CLMS_102_201/COUT                 td                    0.066      58.372 r       yibiao_1/N496_sub15.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.372         yibiao_1/N496_sub15.co [19]
                                   td                    0.066      58.438 r       yibiao_1/N496_sub15.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.438         yibiao_1/N496_sub15.co [21]
 CLMS_102_205/COUT                 td                    0.066      58.504 r       yibiao_1/N496_sub15.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.504         yibiao_1/N496_sub15.co [23]
                                   td                    0.066      58.570 r       yibiao_1/N496_sub15.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.570         yibiao_1/N496_sub15.co [25]
 CLMS_102_209/Y2                   td                    0.309      58.879 r       yibiao_1/N496_sub15.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       2.200      61.079         yibiao_1/_N1283  
 CLMS_114_145/COUT                 td                    0.587      61.666 r       yibiao_1/N496_sub14.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.666         yibiao_1/N496_sub14.co [3]
                                   td                    0.066      61.732 r       yibiao_1/N496_sub14.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.732         yibiao_1/N496_sub14.co [5]
 CLMS_114_149/COUT                 td                    0.066      61.798 r       yibiao_1/N496_sub14.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.798         yibiao_1/N496_sub14.co [7]
                                   td                    0.066      61.864 r       yibiao_1/N496_sub14.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.864         yibiao_1/N496_sub14.co [9]
 CLMS_114_153/COUT                 td                    0.066      61.930 r       yibiao_1/N496_sub14.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.930         yibiao_1/N496_sub14.co [11]
                                   td                    0.066      61.996 r       yibiao_1/N496_sub14.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.996         yibiao_1/N496_sub14.co [13]
 CLMS_114_157/COUT                 td                    0.066      62.062 r       yibiao_1/N496_sub14.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.062         yibiao_1/N496_sub14.co [15]
                                   td                    0.066      62.128 r       yibiao_1/N496_sub14.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.128         yibiao_1/N496_sub14.co [17]
 CLMS_114_161/COUT                 td                    0.066      62.194 r       yibiao_1/N496_sub14.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.194         yibiao_1/N496_sub14.co [19]
                                   td                    0.066      62.260 r       yibiao_1/N496_sub14.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.260         yibiao_1/N496_sub14.co [21]
 CLMS_114_165/COUT                 td                    0.066      62.326 r       yibiao_1/N496_sub14.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.326         yibiao_1/N496_sub14.co [23]
                                   td                    0.066      62.392 r       yibiao_1/N496_sub14.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.392         yibiao_1/N496_sub14.co [25]
 CLMS_114_169/Y2                   td                    0.309      62.701 r       yibiao_1/N496_sub14.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.338      64.039         yibiao_1/_N1309  
 CLMA_130_160/COUT                 td                    0.587      64.626 r       yibiao_1/N496_sub13.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.626         yibiao_1/N496_sub13.co [3]
                                   td                    0.066      64.692 r       yibiao_1/N496_sub13.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.692         yibiao_1/N496_sub13.co [5]
 CLMA_130_164/COUT                 td                    0.066      64.758 r       yibiao_1/N496_sub13.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.758         yibiao_1/N496_sub13.co [7]
                                   td                    0.066      64.824 r       yibiao_1/N496_sub13.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.824         yibiao_1/N496_sub13.co [9]
 CLMA_130_168/COUT                 td                    0.066      64.890 r       yibiao_1/N496_sub13.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.890         yibiao_1/N496_sub13.co [11]
                                   td                    0.066      64.956 r       yibiao_1/N496_sub13.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.956         yibiao_1/N496_sub13.co [13]
 CLMA_130_172/COUT                 td                    0.066      65.022 r       yibiao_1/N496_sub13.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.022         yibiao_1/N496_sub13.co [15]
                                   td                    0.066      65.088 r       yibiao_1/N496_sub13.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.088         yibiao_1/N496_sub13.co [17]
 CLMA_130_176/COUT                 td                    0.066      65.154 r       yibiao_1/N496_sub13.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.154         yibiao_1/N496_sub13.co [19]
                                   td                    0.066      65.220 r       yibiao_1/N496_sub13.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.220         yibiao_1/N496_sub13.co [21]
 CLMA_130_180/COUT                 td                    0.066      65.286 r       yibiao_1/N496_sub13.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.286         yibiao_1/N496_sub13.co [23]
                                   td                    0.066      65.352 r       yibiao_1/N496_sub13.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.352         yibiao_1/N496_sub13.co [25]
 CLMA_130_184/Y2                   td                    0.309      65.661 r       yibiao_1/N496_sub13.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.379      67.040         yibiao_1/_N1335  
 CLMS_118_173/COUT                 td                    0.587      67.627 r       yibiao_1/N496_sub12.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.627         yibiao_1/N496_sub12.co [3]
                                   td                    0.066      67.693 r       yibiao_1/N496_sub12.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.693         yibiao_1/N496_sub12.co [5]
 CLMS_118_177/COUT                 td                    0.066      67.759 r       yibiao_1/N496_sub12.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.759         yibiao_1/N496_sub12.co [7]
                                   td                    0.066      67.825 r       yibiao_1/N496_sub12.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.825         yibiao_1/N496_sub12.co [9]
 CLMS_118_181/COUT                 td                    0.066      67.891 r       yibiao_1/N496_sub12.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.891         yibiao_1/N496_sub12.co [11]
                                   td                    0.066      67.957 r       yibiao_1/N496_sub12.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.957         yibiao_1/N496_sub12.co [13]
 CLMS_118_185/COUT                 td                    0.066      68.023 r       yibiao_1/N496_sub12.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.023         yibiao_1/N496_sub12.co [15]
                                   td                    0.066      68.089 r       yibiao_1/N496_sub12.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.089         yibiao_1/N496_sub12.co [17]
 CLMS_118_193/COUT                 td                    0.066      68.155 r       yibiao_1/N496_sub12.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.155         yibiao_1/N496_sub12.co [19]
                                   td                    0.066      68.221 r       yibiao_1/N496_sub12.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.221         yibiao_1/N496_sub12.co [21]
 CLMS_118_197/COUT                 td                    0.066      68.287 r       yibiao_1/N496_sub12.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.287         yibiao_1/N496_sub12.co [23]
                                   td                    0.066      68.353 r       yibiao_1/N496_sub12.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.353         yibiao_1/N496_sub12.co [25]
 CLMS_118_201/Y2                   td                    0.309      68.662 r       yibiao_1/N496_sub12.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.684      70.346         yibiao_1/_N1361  
 CLMS_130_161/COUT                 td                    0.583      70.929 r       yibiao_1/N496_sub11.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.929         yibiao_1/N496_sub11.co [3]
                                   td                    0.066      70.995 r       yibiao_1/N496_sub11.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.995         yibiao_1/N496_sub11.co [5]
 CLMS_130_165/COUT                 td                    0.066      71.061 r       yibiao_1/N496_sub11.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.061         yibiao_1/N496_sub11.co [7]
                                   td                    0.066      71.127 r       yibiao_1/N496_sub11.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.127         yibiao_1/N496_sub11.co [9]
 CLMS_130_169/COUT                 td                    0.066      71.193 r       yibiao_1/N496_sub11.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.193         yibiao_1/N496_sub11.co [11]
                                   td                    0.066      71.259 r       yibiao_1/N496_sub11.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.259         yibiao_1/N496_sub11.co [13]
 CLMS_130_173/COUT                 td                    0.066      71.325 r       yibiao_1/N496_sub11.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.325         yibiao_1/N496_sub11.co [15]
                                   td                    0.066      71.391 r       yibiao_1/N496_sub11.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.391         yibiao_1/N496_sub11.co [17]
 CLMS_130_177/COUT                 td                    0.066      71.457 r       yibiao_1/N496_sub11.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.457         yibiao_1/N496_sub11.co [19]
                                   td                    0.066      71.523 r       yibiao_1/N496_sub11.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.523         yibiao_1/N496_sub11.co [21]
 CLMS_130_181/COUT                 td                    0.066      71.589 r       yibiao_1/N496_sub11.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.589         yibiao_1/N496_sub11.co [23]
                                   td                    0.066      71.655 r       yibiao_1/N496_sub11.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.655         yibiao_1/N496_sub11.co [25]
 CLMS_130_185/Y2                   td                    0.309      71.964 r       yibiao_1/N496_sub11.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.464      73.428         yibiao_1/_N1387  
 CLMA_134_160/COUT                 td                    0.583      74.011 r       yibiao_1/N496_sub10.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.011         yibiao_1/N496_sub10.co [3]
                                   td                    0.066      74.077 r       yibiao_1/N496_sub10.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.077         yibiao_1/N496_sub10.co [5]
 CLMA_134_164/COUT                 td                    0.066      74.143 r       yibiao_1/N496_sub10.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.143         yibiao_1/N496_sub10.co [7]
                                   td                    0.066      74.209 r       yibiao_1/N496_sub10.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.209         yibiao_1/N496_sub10.co [9]
 CLMA_134_168/COUT                 td                    0.066      74.275 r       yibiao_1/N496_sub10.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.275         yibiao_1/N496_sub10.co [11]
                                   td                    0.066      74.341 r       yibiao_1/N496_sub10.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.341         yibiao_1/N496_sub10.co [13]
 CLMA_134_172/COUT                 td                    0.066      74.407 r       yibiao_1/N496_sub10.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.407         yibiao_1/N496_sub10.co [15]
                                   td                    0.066      74.473 r       yibiao_1/N496_sub10.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.473         yibiao_1/N496_sub10.co [17]
 CLMA_134_176/COUT                 td                    0.066      74.539 r       yibiao_1/N496_sub10.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.539         yibiao_1/N496_sub10.co [19]
                                   td                    0.066      74.605 r       yibiao_1/N496_sub10.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.605         yibiao_1/N496_sub10.co [21]
 CLMA_134_180/COUT                 td                    0.066      74.671 r       yibiao_1/N496_sub10.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.671         yibiao_1/N496_sub10.co [23]
                                   td                    0.066      74.737 r       yibiao_1/N496_sub10.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.737         yibiao_1/N496_sub10.co [25]
 CLMA_134_184/Y2                   td                    0.309      75.046 r       yibiao_1/N496_sub10.faddsub_26/gateop_perm/Y
                                   net (fanout=28)       1.584      76.630         yibiao_1/_N1413  
 CLMS_134_161/COUT                 td                    0.587      77.217 r       yibiao_1/N496_sub9.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.217         yibiao_1/N496_sub9.co [11]
                                   td                    0.066      77.283 r       yibiao_1/N496_sub9.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.283         yibiao_1/N496_sub9.co [13]
 CLMS_134_165/COUT                 td                    0.066      77.349 r       yibiao_1/N496_sub9.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.349         yibiao_1/N496_sub9.co [15]
                                   td                    0.066      77.415 r       yibiao_1/N496_sub9.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.415         yibiao_1/N496_sub9.co [17]
 CLMS_134_169/COUT                 td                    0.066      77.481 r       yibiao_1/N496_sub9.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.481         yibiao_1/N496_sub9.co [19]
                                   td                    0.066      77.547 r       yibiao_1/N496_sub9.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.547         yibiao_1/N496_sub9.co [21]
 CLMS_134_173/COUT                 td                    0.066      77.613 r       yibiao_1/N496_sub9.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.613         yibiao_1/N496_sub9.co [23]
                                   td                    0.066      77.679 r       yibiao_1/N496_sub9.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.679         yibiao_1/N496_sub9.co [25]
 CLMS_134_177/Y2                   td                    0.309      77.988 r       yibiao_1/N496_sub9.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.408      79.396         yibiao_1/_N1439  
 CLMA_146_156/COUT                 td                    0.587      79.983 r       yibiao_1/N496_sub8.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.983         yibiao_1/N496_sub8.co [3]
                                   td                    0.066      80.049 r       yibiao_1/N496_sub8.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.049         yibiao_1/N496_sub8.co [5]
 CLMA_146_160/COUT                 td                    0.066      80.115 r       yibiao_1/N496_sub8.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.115         yibiao_1/N496_sub8.co [7]
                                   td                    0.066      80.181 r       yibiao_1/N496_sub8.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.181         yibiao_1/N496_sub8.co [9]
 CLMA_146_164/COUT                 td                    0.066      80.247 r       yibiao_1/N496_sub8.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.247         yibiao_1/N496_sub8.co [11]
                                   td                    0.066      80.313 r       yibiao_1/N496_sub8.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.313         yibiao_1/N496_sub8.co [13]
 CLMA_146_168/COUT                 td                    0.066      80.379 r       yibiao_1/N496_sub8.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.379         yibiao_1/N496_sub8.co [15]
                                   td                    0.066      80.445 r       yibiao_1/N496_sub8.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.445         yibiao_1/N496_sub8.co [17]
 CLMA_146_172/Y3                   td                    0.572      81.017 r       yibiao_1/N496_sub8.faddsub_18/gateop_A2/Y1
                                   net (fanout=2)        1.579      82.596         yibiao_1/_N1458  
                                   td                    0.544      83.140 f       yibiao_1/N496_sub7.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.140         yibiao_1/N496_sub7.co [21]
 CLMS_150_201/COUT                 td                    0.066      83.206 r       yibiao_1/N496_sub7.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.206         yibiao_1/N496_sub7.co [23]
                                   td                    0.066      83.272 r       yibiao_1/N496_sub7.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.272         yibiao_1/N496_sub7.co [25]
 CLMS_150_205/Y2                   td                    0.309      83.581 r       yibiao_1/N496_sub7.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.178      84.759         yibiao_1/_N1491  
 CLMA_150_180/COUT                 td                    0.587      85.346 r       yibiao_1/N496_sub6.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.346         yibiao_1/N496_sub6.co [3]
                                   td                    0.066      85.412 r       yibiao_1/N496_sub6.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.412         yibiao_1/N496_sub6.co [5]
 CLMA_150_184/COUT                 td                    0.066      85.478 r       yibiao_1/N496_sub6.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.478         yibiao_1/N496_sub6.co [7]
                                   td                    0.066      85.544 r       yibiao_1/N496_sub6.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.544         yibiao_1/N496_sub6.co [9]
 CLMA_150_192/COUT                 td                    0.066      85.610 r       yibiao_1/N496_sub6.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.610         yibiao_1/N496_sub6.co [11]
                                   td                    0.066      85.676 r       yibiao_1/N496_sub6.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.676         yibiao_1/N496_sub6.co [13]
 CLMA_150_196/COUT                 td                    0.066      85.742 r       yibiao_1/N496_sub6.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.742         yibiao_1/N496_sub6.co [15]
                                   td                    0.066      85.808 r       yibiao_1/N496_sub6.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.808         yibiao_1/N496_sub6.co [17]
 CLMA_150_200/COUT                 td                    0.066      85.874 r       yibiao_1/N496_sub6.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.874         yibiao_1/N496_sub6.co [19]
                                   td                    0.066      85.940 r       yibiao_1/N496_sub6.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.940         yibiao_1/N496_sub6.co [21]
 CLMA_150_204/COUT                 td                    0.066      86.006 r       yibiao_1/N496_sub6.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.006         yibiao_1/N496_sub6.co [23]
                                   td                    0.066      86.072 r       yibiao_1/N496_sub6.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.072         yibiao_1/N496_sub6.co [25]
 CLMA_150_208/Y2                   td                    0.309      86.381 r       yibiao_1/N496_sub6.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.792      88.173         yibiao_1/_N1517  
 CLMS_162_169/COUT                 td                    0.583      88.756 r       yibiao_1/N496_sub5.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.756         yibiao_1/N496_sub5.co [3]
                                   td                    0.066      88.822 r       yibiao_1/N496_sub5.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.822         yibiao_1/N496_sub5.co [5]
 CLMS_162_173/COUT                 td                    0.066      88.888 r       yibiao_1/N496_sub5.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.888         yibiao_1/N496_sub5.co [7]
                                   td                    0.066      88.954 r       yibiao_1/N496_sub5.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.954         yibiao_1/N496_sub5.co [9]
 CLMS_162_177/COUT                 td                    0.066      89.020 r       yibiao_1/N496_sub5.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.020         yibiao_1/N496_sub5.co [11]
                                   td                    0.066      89.086 r       yibiao_1/N496_sub5.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.086         yibiao_1/N496_sub5.co [13]
 CLMS_162_181/COUT                 td                    0.066      89.152 r       yibiao_1/N496_sub5.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.152         yibiao_1/N496_sub5.co [15]
                                   td                    0.066      89.218 r       yibiao_1/N496_sub5.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.218         yibiao_1/N496_sub5.co [17]
 CLMS_162_185/COUT                 td                    0.066      89.284 r       yibiao_1/N496_sub5.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.284         yibiao_1/N496_sub5.co [19]
                                   td                    0.066      89.350 r       yibiao_1/N496_sub5.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.350         yibiao_1/N496_sub5.co [21]
 CLMS_162_193/COUT                 td                    0.066      89.416 r       yibiao_1/N496_sub5.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.416         yibiao_1/N496_sub5.co [23]
                                   td                    0.066      89.482 r       yibiao_1/N496_sub5.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.482         yibiao_1/N496_sub5.co [25]
 CLMS_162_197/Y2                   td                    0.309      89.791 r       yibiao_1/N496_sub5.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.413      91.204         yibiao_1/_N1543  
 CLMA_154_172/COUT                 td                    0.583      91.787 r       yibiao_1/N496_sub4.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.787         yibiao_1/N496_sub4.co [3]
                                   td                    0.066      91.853 r       yibiao_1/N496_sub4.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.853         yibiao_1/N496_sub4.co [5]
 CLMA_154_176/COUT                 td                    0.066      91.919 r       yibiao_1/N496_sub4.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.919         yibiao_1/N496_sub4.co [7]
                                   td                    0.066      91.985 r       yibiao_1/N496_sub4.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.985         yibiao_1/N496_sub4.co [9]
 CLMA_154_180/COUT                 td                    0.066      92.051 r       yibiao_1/N496_sub4.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.051         yibiao_1/N496_sub4.co [11]
                                   td                    0.066      92.117 r       yibiao_1/N496_sub4.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.117         yibiao_1/N496_sub4.co [13]
 CLMA_154_184/COUT                 td                    0.066      92.183 r       yibiao_1/N496_sub4.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.183         yibiao_1/N496_sub4.co [15]
                                   td                    0.066      92.249 r       yibiao_1/N496_sub4.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.249         yibiao_1/N496_sub4.co [17]
 CLMA_154_192/COUT                 td                    0.066      92.315 r       yibiao_1/N496_sub4.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.315         yibiao_1/N496_sub4.co [19]
                                   td                    0.066      92.381 r       yibiao_1/N496_sub4.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.381         yibiao_1/N496_sub4.co [21]
 CLMA_154_196/COUT                 td                    0.066      92.447 r       yibiao_1/N496_sub4.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.447         yibiao_1/N496_sub4.co [23]
                                   td                    0.066      92.513 r       yibiao_1/N496_sub4.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.513         yibiao_1/N496_sub4.co [25]
 CLMA_154_200/Y2                   td                    0.309      92.822 r       yibiao_1/N496_sub4.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.605      94.427         yibiao_1/_N1569  
 CLMS_146_161/COUT                 td                    0.587      95.014 r       yibiao_1/N496_sub3.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.014         yibiao_1/N496_sub3.co [3]
                                   td                    0.066      95.080 r       yibiao_1/N496_sub3.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.080         yibiao_1/N496_sub3.co [5]
 CLMS_146_165/COUT                 td                    0.066      95.146 r       yibiao_1/N496_sub3.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.146         yibiao_1/N496_sub3.co [7]
                                   td                    0.066      95.212 r       yibiao_1/N496_sub3.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.212         yibiao_1/N496_sub3.co [9]
 CLMS_146_169/COUT                 td                    0.066      95.278 r       yibiao_1/N496_sub3.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.278         yibiao_1/N496_sub3.co [11]
                                   td                    0.066      95.344 r       yibiao_1/N496_sub3.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.344         yibiao_1/N496_sub3.co [13]
 CLMS_146_173/COUT                 td                    0.066      95.410 r       yibiao_1/N496_sub3.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.410         yibiao_1/N496_sub3.co [15]
                                   td                    0.066      95.476 r       yibiao_1/N496_sub3.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.476         yibiao_1/N496_sub3.co [17]
 CLMS_146_177/COUT                 td                    0.066      95.542 r       yibiao_1/N496_sub3.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.542         yibiao_1/N496_sub3.co [19]
                                   td                    0.066      95.608 r       yibiao_1/N496_sub3.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.608         yibiao_1/N496_sub3.co [21]
 CLMS_146_181/COUT                 td                    0.066      95.674 r       yibiao_1/N496_sub3.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.674         yibiao_1/N496_sub3.co [23]
                                   td                    0.066      95.740 r       yibiao_1/N496_sub3.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.740         yibiao_1/N496_sub3.co [25]
 CLMS_146_185/Y2                   td                    0.309      96.049 r       yibiao_1/N496_sub3.faddsub_26/gateop_perm/Y
                                   net (fanout=28)       1.178      97.227         yibiao_1/_N1595  
 CLMA_162_168/COUT                 td                    0.583      97.810 r       yibiao_1/N496_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.810         yibiao_1/N496_sub2.co [4]
                                   td                    0.066      97.876 r       yibiao_1/N496_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.876         yibiao_1/N496_sub2.co [6]
 CLMA_162_172/COUT                 td                    0.066      97.942 r       yibiao_1/N496_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.942         yibiao_1/N496_sub2.co [8]
                                   td                    0.066      98.008 r       yibiao_1/N496_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.008         yibiao_1/N496_sub2.co [10]
 CLMA_162_176/COUT                 td                    0.066      98.074 r       yibiao_1/N496_sub2.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.074         yibiao_1/N496_sub2.co [12]
                                   td                    0.066      98.140 r       yibiao_1/N496_sub2.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.140         yibiao_1/N496_sub2.co [14]
 CLMA_162_180/COUT                 td                    0.066      98.206 r       yibiao_1/N496_sub2.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.206         yibiao_1/N496_sub2.co [16]
                                   td                    0.066      98.272 r       yibiao_1/N496_sub2.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.272         yibiao_1/N496_sub2.co [18]
 CLMA_162_184/COUT                 td                    0.066      98.338 r       yibiao_1/N496_sub2.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.338         yibiao_1/N496_sub2.co [20]
                                   td                    0.066      98.404 r       yibiao_1/N496_sub2.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.404         yibiao_1/N496_sub2.co [22]
 CLMA_162_192/COUT                 td                    0.066      98.470 r       yibiao_1/N496_sub2.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.470         yibiao_1/N496_sub2.co [24]
 CLMA_162_196/Y1                   td                    0.568      99.038 r       yibiao_1/N496_sub2.faddsub_25/gateop_A2/Y1
                                   net (fanout=27)       1.233     100.271         yibiao_1/_N1621  
 CLMA_154_169/COUT                 td                    0.587     100.858 r       yibiao_1/N496_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.858         yibiao_1/N496_sub1.co [4]
                                   td                    0.066     100.924 r       yibiao_1/N496_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.924         yibiao_1/N496_sub1.co [6]
 CLMA_154_173/COUT                 td                    0.066     100.990 r       yibiao_1/N496_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.990         yibiao_1/N496_sub1.co [8]
                                   td                    0.066     101.056 r       yibiao_1/N496_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.056         yibiao_1/N496_sub1.co [10]
 CLMA_154_177/COUT                 td                    0.066     101.122 r       yibiao_1/N496_sub1.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.122         yibiao_1/N496_sub1.co [12]
                                   td                    0.066     101.188 r       yibiao_1/N496_sub1.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.188         yibiao_1/N496_sub1.co [14]
 CLMA_154_181/COUT                 td                    0.066     101.254 r       yibiao_1/N496_sub1.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.254         yibiao_1/N496_sub1.co [16]
                                   td                    0.066     101.320 r       yibiao_1/N496_sub1.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.320         yibiao_1/N496_sub1.co [18]
 CLMA_154_185/COUT                 td                    0.066     101.386 r       yibiao_1/N496_sub1.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.386         yibiao_1/N496_sub1.co [20]
                                   td                    0.066     101.452 r       yibiao_1/N496_sub1.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.452         yibiao_1/N496_sub1.co [22]
 CLMA_154_193/COUT                 td                    0.066     101.518 r       yibiao_1/N496_sub1.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.518         yibiao_1/N496_sub1.co [24]
 CLMA_154_197/Y1                   td                    0.568     102.086 r       yibiao_1/N496_sub1.faddsub_25/gateop_A2/Y1
                                   net (fanout=28)       1.374     103.460         yibiao_1/_N1647  
 CLMA_166_184/COUT                 td                    0.583     104.043 r       yibiao_1/N496_sub0.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.043         yibiao_1/N496_sub0.co [4]
                                   td                    0.066     104.109 r       yibiao_1/N496_sub0.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.109         yibiao_1/N496_sub0.co [6]
 CLMA_166_192/COUT                 td                    0.066     104.175 r       yibiao_1/N496_sub0.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.175         yibiao_1/N496_sub0.co [8]
                                   td                    0.066     104.241 r       yibiao_1/N496_sub0.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.241         yibiao_1/N496_sub0.co [10]
 CLMA_166_196/COUT                 td                    0.066     104.307 r       yibiao_1/N496_sub0.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.307         yibiao_1/N496_sub0.co [12]
                                   td                    0.066     104.373 r       yibiao_1/N496_sub0.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.373         yibiao_1/N496_sub0.co [14]
 CLMA_166_200/COUT                 td                    0.066     104.439 r       yibiao_1/N496_sub0.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.439         yibiao_1/N496_sub0.co [16]
                                   td                    0.066     104.505 r       yibiao_1/N496_sub0.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.505         yibiao_1/N496_sub0.co [18]
 CLMA_166_204/COUT                 td                    0.066     104.571 r       yibiao_1/N496_sub0.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.571         yibiao_1/N496_sub0.co [20]
                                   td                    0.066     104.637 r       yibiao_1/N496_sub0.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.637         yibiao_1/N496_sub0.co [22]
 CLMA_166_208/COUT                 td                    0.066     104.703 r       yibiao_1/N496_sub0.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.703         yibiao_1/N496_sub0.co [24]
 CLMA_166_212/Y1                   td                    0.568     105.271 r       yibiao_1/N496_sub0.faddsub_25/gateop_A2/Y1
                                   net (fanout=1)        1.093     106.364         yibiao_1/_N1673  
 CLMA_154_201/A4                                                           r       yibiao_1/duty_cycle_dec[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 106.364         Logic Levels: 215
                                                                                   Logic: 56.748ns(54.950%), Route: 46.525ns(45.050%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.210    1001.210         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000    1001.210 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.793    1003.003         ntclkbufg_0      
 CLMA_154_201/CLK                                                          r       yibiao_1/duty_cycle_dec[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1003.040                          
 clock uncertainty                                      -0.150    1002.890                          

 Setup time                                             -0.139    1002.751                          

 Data required time                                               1002.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.751                          
 Data arrival time                                                 106.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       896.387                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK
Endpoint    : wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram32x1dp/WADM4
Path Group  : pll_adda|u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.210       1.210         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.210 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.793       3.003         ntclkbufg_0      
 CLMA_230_93/CLK                                                           r       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK

 CLMA_230_93/Q2                    tco                   0.256       3.259 f       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.387       3.646         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [4]
 CLMS_222_89/CE                                                            f       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram32x1dp/WADM4

 Data arrival time                                                   3.646         Logic Levels: 0  
                                                                                   Logic: 0.256ns(39.813%), Route: 0.387ns(60.187%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.229       1.229         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.229 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.862       3.091         ntclkbufg_0      
 CLMS_222_89/CLK                                                           r       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram32x1dp/WCLK
 clock pessimism                                        -0.037       3.054                          
 clock uncertainty                                       0.000       3.054                          

 Hold time                                               0.434       3.488                          

 Data required time                                                  3.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.488                          
 Data arrival time                                                   3.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.158                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK
Endpoint    : wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_5/ram32x1dp/WADM4
Path Group  : pll_adda|u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.210       1.210         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.210 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.793       3.003         ntclkbufg_0      
 CLMA_230_93/CLK                                                           r       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK

 CLMA_230_93/Q2                    tco                   0.256       3.259 f       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.387       3.646         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [4]
 CLMS_222_89/CE                                                            f       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_5/ram32x1dp/WADM4

 Data arrival time                                                   3.646         Logic Levels: 0  
                                                                                   Logic: 0.256ns(39.813%), Route: 0.387ns(60.187%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.229       1.229         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.229 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.862       3.091         ntclkbufg_0      
 CLMS_222_89/CLK                                                           r       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_5/ram32x1dp/WCLK
 clock pessimism                                        -0.037       3.054                          
 clock uncertainty                                       0.000       3.054                          

 Hold time                                               0.434       3.488                          

 Data required time                                                  3.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.488                          
 Data arrival time                                                   3.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.158                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK
Endpoint    : wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram32x1dp/WADM4
Path Group  : pll_adda|u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.210       1.210         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.210 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.793       3.003         ntclkbufg_0      
 CLMA_230_93/CLK                                                           r       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK

 CLMA_230_93/Q2                    tco                   0.256       3.259 f       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.413       3.672         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [4]
 CLMS_226_89/CE                                                            f       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram32x1dp/WADM4

 Data arrival time                                                   3.672         Logic Levels: 0  
                                                                                   Logic: 0.256ns(38.266%), Route: 0.413ns(61.734%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.229       1.229         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.229 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.862       3.091         ntclkbufg_0      
 CLMS_226_89/CLK                                                           r       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram32x1dp/WCLK
 clock pessimism                                        -0.037       3.054                          
 clock uncertainty                                       0.000       3.054                          

 Hold time                                               0.434       3.488                          

 Data required time                                                  3.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.488                          
 Data arrival time                                                   3.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.184                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/i[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Dividend[62]/opit_0_inv_A2Q21/CE
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.588
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.823       1.823         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.823 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.862       3.685         ntclkbufg_4      
 CLMS_134_49/CLK                                                           r       meter_0/u_div64/i[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_49/Q1                    tco                   0.332       4.017 r       meter_0/u_div64/i[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.595       4.612         meter_0/u_div64/i [2]
 CLMA_138_44/Y0                    td                    0.556       5.168 r       meter_0/u_div64/N75_7/gateop_perm/Z
                                   net (fanout=6)        0.687       5.855         meter_0/u_div64/_N22125
 CLMS_134_53/Y0                    td                    0.365       6.220 r       meter_0/u_div64/N87/gateop_perm/Z
                                   net (fanout=12)       0.621       6.841         meter_0/u_div64/N87
 CLMA_126_52/CECO                  td                    0.210       7.051 r       meter_0/u_div64/Dividend[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.051         ntR840           
 CLMA_126_56/CECO                  td                    0.210       7.261 r       meter_0/u_div64/Dividend[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.261         ntR839           
 CLMA_126_60/CECO                  td                    0.210       7.471 r       meter_0/u_div64/Dividend[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.471         ntR838           
 CLMA_126_68/CECO                  td                    0.210       7.681 r       meter_0/u_div64/Dividend[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.681         ntR837           
 CLMA_126_72/CECO                  td                    0.210       7.891 r       meter_0/u_div64/Dividend[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.891         ntR836           
 CLMA_126_76/CECO                  td                    0.210       8.101 r       meter_0/u_div64/Dividend[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.101         ntR835           
 CLMA_126_80/CECO                  td                    0.210       8.311 r       meter_0/u_div64/Dividend[28]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.311         ntR834           
 CLMA_126_84/CECO                  td                    0.210       8.521 r       meter_0/u_div64/Dividend[32]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.521         ntR833           
 CLMA_126_88/CECO                  td                    0.210       8.731 r       meter_0/u_div64/Dividend[36]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.731         ntR832           
 CLMA_126_92/CECO                  td                    0.210       8.941 r       meter_0/u_div64/Dividend[40]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.941         ntR831           
 CLMA_126_96/CECO                  td                    0.210       9.151 r       meter_0/u_div64/Dividend[44]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.151         ntR830           
 CLMA_126_100/CECO                 td                    0.210       9.361 r       meter_0/u_div64/Dividend[48]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.361         ntR829           
 CLMA_126_104/CECO                 td                    0.210       9.571 r       meter_0/u_div64/Dividend[52]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.571         ntR828           
 CLMA_126_108/CECO                 td                    0.210       9.781 r       meter_0/u_div64/Dividend[56]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.781         ntR827           
 CLMA_126_112/CECO                 td                    0.210       9.991 r       meter_0/u_div64/Dividend[60]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.991         ntR826           
 CLMA_126_116/CECI                                                         r       meter_0/u_div64/Dividend[62]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   9.991         Logic Levels: 17 
                                                                                   Logic: 4.403ns(69.822%), Route: 1.903ns(30.178%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.795    1001.795         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000    1001.795 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.793    1003.588         ntclkbufg_4      
 CLMA_126_116/CLK                                                          r       meter_0/u_div64/Dividend[62]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.046    1003.634                          
 clock uncertainty                                      -0.150    1003.484                          

 Setup time                                             -0.832    1002.652                          

 Data required time                                               1002.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.652                          
 Data arrival time                                                   9.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.661                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/i[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Dividend[63]/opit_0_inv_AQ/CE
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.588
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.823       1.823         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.823 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.862       3.685         ntclkbufg_4      
 CLMS_134_49/CLK                                                           r       meter_0/u_div64/i[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_49/Q1                    tco                   0.332       4.017 r       meter_0/u_div64/i[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.595       4.612         meter_0/u_div64/i [2]
 CLMA_138_44/Y0                    td                    0.556       5.168 r       meter_0/u_div64/N75_7/gateop_perm/Z
                                   net (fanout=6)        0.687       5.855         meter_0/u_div64/_N22125
 CLMS_134_53/Y0                    td                    0.365       6.220 r       meter_0/u_div64/N87/gateop_perm/Z
                                   net (fanout=12)       0.621       6.841         meter_0/u_div64/N87
 CLMA_126_52/CECO                  td                    0.210       7.051 r       meter_0/u_div64/Dividend[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.051         ntR840           
 CLMA_126_56/CECO                  td                    0.210       7.261 r       meter_0/u_div64/Dividend[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.261         ntR839           
 CLMA_126_60/CECO                  td                    0.210       7.471 r       meter_0/u_div64/Dividend[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.471         ntR838           
 CLMA_126_68/CECO                  td                    0.210       7.681 r       meter_0/u_div64/Dividend[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.681         ntR837           
 CLMA_126_72/CECO                  td                    0.210       7.891 r       meter_0/u_div64/Dividend[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.891         ntR836           
 CLMA_126_76/CECO                  td                    0.210       8.101 r       meter_0/u_div64/Dividend[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.101         ntR835           
 CLMA_126_80/CECO                  td                    0.210       8.311 r       meter_0/u_div64/Dividend[28]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.311         ntR834           
 CLMA_126_84/CECO                  td                    0.210       8.521 r       meter_0/u_div64/Dividend[32]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.521         ntR833           
 CLMA_126_88/CECO                  td                    0.210       8.731 r       meter_0/u_div64/Dividend[36]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.731         ntR832           
 CLMA_126_92/CECO                  td                    0.210       8.941 r       meter_0/u_div64/Dividend[40]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.941         ntR831           
 CLMA_126_96/CECO                  td                    0.210       9.151 r       meter_0/u_div64/Dividend[44]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.151         ntR830           
 CLMA_126_100/CECO                 td                    0.210       9.361 r       meter_0/u_div64/Dividend[48]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.361         ntR829           
 CLMA_126_104/CECO                 td                    0.210       9.571 r       meter_0/u_div64/Dividend[52]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.571         ntR828           
 CLMA_126_108/CECO                 td                    0.210       9.781 r       meter_0/u_div64/Dividend[56]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.781         ntR827           
 CLMA_126_112/CECO                 td                    0.210       9.991 r       meter_0/u_div64/Dividend[60]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.991         ntR826           
 CLMA_126_116/CECI                                                         r       meter_0/u_div64/Dividend[63]/opit_0_inv_AQ/CE

 Data arrival time                                                   9.991         Logic Levels: 17 
                                                                                   Logic: 4.403ns(69.822%), Route: 1.903ns(30.178%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.795    1001.795         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000    1001.795 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.793    1003.588         ntclkbufg_4      
 CLMA_126_116/CLK                                                          r       meter_0/u_div64/Dividend[63]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.046    1003.634                          
 clock uncertainty                                      -0.150    1003.484                          

 Setup time                                             -0.832    1002.652                          

 Data required time                                               1002.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.652                          
 Data arrival time                                                   9.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.661                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[63]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Temp_D[88]/opit_0_inv_L5Q_perm/L4
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.588
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.823       1.823         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.823 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.862       3.685         ntclkbufg_4      
 CLMA_134_120/CLK                                                          r       meter_0/u_div64/Temp_D[63]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_120/Q1                   tco                   0.332       4.017 r       meter_0/u_div64/Temp_D[63]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.635       5.652         meter_0/u_div64/Temp_D [63]
                                   td                    0.373       6.025 f       meter_0/u_div64/N27.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.025         meter_0/u_div64/N27.co [2]
 CLMA_138_76/COUT                  td                    0.066       6.091 r       meter_0/u_div64/N27.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.091         meter_0/u_div64/N27.co [6]
                                   td                    0.066       6.157 r       meter_0/u_div64/N27.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.157         meter_0/u_div64/N27.co [10]
 CLMA_138_80/COUT                  td                    0.066       6.223 r       meter_0/u_div64/N27.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.223         meter_0/u_div64/N27.co [14]
                                   td                    0.066       6.289 r       meter_0/u_div64/N27.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.289         meter_0/u_div64/N27.co [18]
 CLMA_138_84/COUT                  td                    0.066       6.355 r       meter_0/u_div64/N27.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.355         meter_0/u_div64/N27.co [22]
                                   td                    0.066       6.421 r       meter_0/u_div64/N27.lt_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.421         meter_0/u_div64/N27.co [28]
 CLMA_138_88/Y3                    td                    0.642       7.063 r       meter_0/u_div64/N27.lt_15/gateop_A2/Y1
                                   net (fanout=33)       0.978       8.041         meter_0/u_div64/N27
                                   td                    0.544       8.585 f       meter_0/u_div64/N29.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.585         meter_0/u_div64/N29.co [1]
 CLMA_138_61/COUT                  td                    0.066       8.651 r       meter_0/u_div64/N29.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.651         meter_0/u_div64/N29.co [3]
                                   td                    0.066       8.717 r       meter_0/u_div64/N29.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.717         meter_0/u_div64/N29.co [5]
 CLMA_138_69/COUT                  td                    0.066       8.783 r       meter_0/u_div64/N29.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.783         meter_0/u_div64/N29.co [7]
                                   td                    0.066       8.849 r       meter_0/u_div64/N29.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.849         meter_0/u_div64/N29.co [9]
 CLMA_138_73/COUT                  td                    0.066       8.915 r       meter_0/u_div64/N29.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.915         meter_0/u_div64/N29.co [11]
                                   td                    0.066       8.981 r       meter_0/u_div64/N29.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.981         meter_0/u_div64/N29.co [13]
 CLMA_138_77/COUT                  td                    0.066       9.047 r       meter_0/u_div64/N29.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.047         meter_0/u_div64/N29.co [15]
                                   td                    0.066       9.113 r       meter_0/u_div64/N29.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.113         meter_0/u_div64/N29.co [17]
 CLMA_138_81/COUT                  td                    0.066       9.179 r       meter_0/u_div64/N29.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.179         meter_0/u_div64/N29.co [19]
                                   td                    0.066       9.245 r       meter_0/u_div64/N29.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.245         meter_0/u_div64/N29.co [21]
 CLMA_138_85/COUT                  td                    0.066       9.311 r       meter_0/u_div64/N29.fsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.311         meter_0/u_div64/N29.co [23]
 CLMA_138_89/Y1                    td                    0.568       9.879 r       meter_0/u_div64/N29.fsub_24/gateop_A2/Y1
                                   net (fanout=1)        0.655      10.534         meter_0/u_div64/_N11949
 CLMA_138_97/C4                                                            r       meter_0/u_div64/Temp_D[88]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.534         Logic Levels: 11 
                                                                                   Logic: 3.581ns(52.285%), Route: 3.268ns(47.715%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.795    1001.795         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000    1001.795 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.793    1003.588         ntclkbufg_4      
 CLMA_138_97/CLK                                                           r       meter_0/u_div64/Temp_D[88]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.046    1003.634                          
 clock uncertainty                                      -0.150    1003.484                          

 Setup time                                             -0.140    1003.344                          

 Data required time                                               1003.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.344                          
 Data arrival time                                                  10.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.810                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Temp_D[4]/opit_0_inv_L5Q_perm/L4
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.685
  Launch Clock Delay      :  3.588
  Clock Pessimism Removal :  -0.053

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.795       1.795         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.795 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.793       3.588         ntclkbufg_4      
 CLMS_130_53/CLK                                                           r       meter_0/u_div64/Temp_D[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_130_53/Q3                    tco                   0.253       3.841 f       meter_0/u_div64/Temp_D[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.097       3.938         meter_0/u_div64/Temp_D [3]
 CLMA_130_52/D4                                                            f       meter_0/u_div64/Temp_D[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.938         Logic Levels: 0  
                                                                                   Logic: 0.253ns(72.286%), Route: 0.097ns(27.714%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.823       1.823         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.823 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.862       3.685         ntclkbufg_4      
 CLMA_130_52/CLK                                                           r       meter_0/u_div64/Temp_D[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.053       3.632                          
 clock uncertainty                                       0.000       3.632                          

 Hold time                                              -0.030       3.602                          

 Data required time                                                  3.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.602                          
 Data arrival time                                                   3.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.336                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[52]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Temp_D[53]/opit_0_inv_L5Q_perm/L4
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.685
  Launch Clock Delay      :  3.588
  Clock Pessimism Removal :  -0.053

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.795       1.795         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.795 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.793       3.588         ntclkbufg_4      
 CLMS_134_93/CLK                                                           r       meter_0/u_div64/Temp_D[52]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_93/Q3                    tco                   0.253       3.841 f       meter_0/u_div64/Temp_D[52]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.098       3.939         meter_0/u_div64/Temp_D [52]
 CLMA_134_92/D4                                                            f       meter_0/u_div64/Temp_D[53]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.939         Logic Levels: 0  
                                                                                   Logic: 0.253ns(72.080%), Route: 0.098ns(27.920%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.823       1.823         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.823 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.862       3.685         ntclkbufg_4      
 CLMA_134_92/CLK                                                           r       meter_0/u_div64/Temp_D[53]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.053       3.632                          
 clock uncertainty                                       0.000       3.632                          

 Hold time                                              -0.030       3.602                          

 Data required time                                                  3.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.602                          
 Data arrival time                                                   3.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Temp_D[7]/opit_0_inv_L5Q_perm/L4
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.685
  Launch Clock Delay      :  3.588
  Clock Pessimism Removal :  -0.053

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.795       1.795         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.795 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.793       3.588         ntclkbufg_4      
 CLMA_130_52/CLK                                                           r       meter_0/u_div64/Temp_D[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_52/Q2                    tco                   0.256       3.844 f       meter_0/u_div64/Temp_D[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.097       3.941         meter_0/u_div64/Temp_D [6]
 CLMS_130_53/A4                                                            f       meter_0/u_div64/Temp_D[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.941         Logic Levels: 0  
                                                                                   Logic: 0.256ns(72.521%), Route: 0.097ns(27.479%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.823       1.823         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.823 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.862       3.685         ntclkbufg_4      
 CLMS_130_53/CLK                                                           r       meter_0/u_div64/Temp_D[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.053       3.632                          
 clock uncertainty                                       0.000       3.632                          

 Hold time                                              -0.030       3.602                          

 Data required time                                                  3.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.602                          
 Data arrival time                                                   3.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 CLMA_262_80/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/CLK

 CLMA_262_80/Q1                    tco                   0.332       3.423 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.864       4.287         hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [6]
 CLMS_254_85/Y3                    td                    0.345       4.632 r       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_5/gateop_perm/Z
                                   net (fanout=1)        0.648       5.280         hdmi_color/ms72xx_ctl/ms7210_ctl/_N24746
 CLMS_262_85/Y0                    td                    0.240       5.520 r       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_19/gateop_perm/Z
                                   net (fanout=1)        0.653       6.173         hdmi_color/ms72xx_ctl/ms7210_ctl/_N24760
 CLMA_254_84/Y2                    td                    0.240       6.413 r       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.386       6.799         hdmi_color/ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMA_254_84/Y3                    td                    0.240       7.039 r       hdmi_color/ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=3)        0.850       7.889         hdmi_color/ms72xx_ctl/ms7210_ctl/N539
 CLMA_262_76/RSCO                  td                    0.157       8.046 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.046         ntR12            
 CLMA_262_80/RSCO                  td                    0.157       8.203 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.203         ntR11            
 CLMA_262_84/RSCO                  td                    0.157       8.360 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.360         ntR10            
 CLMA_262_88/RSCO                  td                    0.157       8.517 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.517         ntR9             
 CLMA_262_92/RSCO                  td                    0.157       8.674 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.674         ntR8             
 CLMA_262_96/RSCI                                                          r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS

 Data arrival time                                                   8.674         Logic Levels: 9  
                                                                                   Logic: 2.182ns(39.083%), Route: 3.401ns(60.917%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.210    1001.210         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000    1001.210 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.793    1003.003         ntclkbufg_5      
 CLMA_262_96/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/CLK
 clock pessimism                                         0.044    1003.047                          
 clock uncertainty                                      -0.150    1002.897                          

 Setup time                                             -0.429    1002.468                          

 Data required time                                               1002.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.468                          
 Data arrival time                                                   8.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.794                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[2]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/rstn_1ms[0]/opit_0_inv_L5Q_perm/L1
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 CLMS_190_53/CLK                                                           r       hdmi_color/rstn_1ms[2]/opit_0_inv_A2Q21/CLK

 CLMS_190_53/Q1                    tco                   0.332       3.423 r       hdmi_color/rstn_1ms[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.592       4.015         hdmi_color/rstn_1ms [2]
 CLMA_190_56/Y0                    td                    0.556       4.571 r       hdmi_color/N41_9/gateop_perm/Z
                                   net (fanout=1)        0.596       5.167         hdmi_color/_N24704
 CLMA_194_61/Y2                    td                    0.367       5.534 r       hdmi_color/N41_14/gateop_perm/Z
                                   net (fanout=11)       1.392       6.926         nt_rstn_out      
 CLMA_198_104/Y1                   td                    0.525       7.451 r       hdmi_color/ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        1.323       8.774         hdmi_color/ms72xx_ctl/N0
 CLMS_190_69/B1                                                            r       hdmi_color/rstn_1ms[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.774         Logic Levels: 3  
                                                                                   Logic: 1.780ns(31.321%), Route: 3.903ns(68.679%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.210    1001.210         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000    1001.210 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.793    1003.003         ntclkbufg_5      
 CLMS_190_69/CLK                                                           r       hdmi_color/rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.044    1003.047                          
 clock uncertainty                                      -0.150    1002.897                          

 Setup time                                             -0.243    1002.654                          

 Data required time                                               1002.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.654                          
 Data arrival time                                                   8.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.880                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 CLMA_262_80/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/CLK

 CLMA_262_80/Q1                    tco                   0.332       3.423 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.864       4.287         hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [6]
 CLMS_254_85/Y3                    td                    0.345       4.632 r       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_5/gateop_perm/Z
                                   net (fanout=1)        0.648       5.280         hdmi_color/ms72xx_ctl/ms7210_ctl/_N24746
 CLMS_262_85/Y0                    td                    0.240       5.520 r       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_19/gateop_perm/Z
                                   net (fanout=1)        0.653       6.173         hdmi_color/ms72xx_ctl/ms7210_ctl/_N24760
 CLMA_254_84/Y2                    td                    0.240       6.413 r       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.386       6.799         hdmi_color/ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMA_254_84/Y3                    td                    0.240       7.039 r       hdmi_color/ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=3)        0.850       7.889         hdmi_color/ms72xx_ctl/ms7210_ctl/N539
 CLMA_262_76/RSCO                  td                    0.157       8.046 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.046         ntR12            
 CLMA_262_80/RSCO                  td                    0.157       8.203 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.203         ntR11            
 CLMA_262_84/RSCO                  td                    0.157       8.360 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.360         ntR10            
 CLMA_262_88/RSCO                  td                    0.157       8.517 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.517         ntR9             
 CLMA_262_92/RSCI                                                          r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/RS

 Data arrival time                                                   8.517         Logic Levels: 8  
                                                                                   Logic: 2.025ns(37.320%), Route: 3.401ns(62.680%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.210    1001.210         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000    1001.210 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.793    1003.003         ntclkbufg_5      
 CLMA_262_92/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.044    1003.047                          
 clock uncertainty                                      -0.150    1002.897                          

 Setup time                                             -0.429    1002.468                          

 Data required time                                               1002.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.468                          
 Data arrival time                                                   8.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.951                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRA[7]
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.210       1.210         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.210 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.793       3.003         ntclkbufg_5      
 CLMA_230_77/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_77/Q2                    tco                   0.256       3.259 f       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.249       3.508         hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_234_68/ADA0[7]                                                        f       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   3.508         Logic Levels: 0  
                                                                                   Logic: 0.256ns(50.693%), Route: 0.249ns(49.307%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 DRM_234_68/CLKA[0]                                                        r       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.037       3.054                          
 clock uncertainty                                       0.000       3.054                          

 Hold time                                               0.240       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[3]/opit_0_inv/CLK
Endpoint    : hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/D
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.210       1.210         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.210 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.793       3.003         ntclkbufg_5      
 CLMA_250_72/CLK                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[3]/opit_0_inv/CLK

 CLMA_250_72/Q2                    tco                   0.256       3.259 f       hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[3]/opit_0_inv/Q
                                   net (fanout=2)        0.097       3.356         hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [3]
 CLMA_250_72/CD                                                            f       hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/D

 Data arrival time                                                   3.356         Logic Levels: 0  
                                                                                   Logic: 0.256ns(72.521%), Route: 0.097ns(27.479%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 CLMA_250_72/CLK                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/CLK
 clock pessimism                                        -0.087       3.004                          
 clock uncertainty                                       0.000       3.004                          

 Hold time                                               0.061       3.065                          

 Data required time                                                  3.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.065                          
 Data arrival time                                                   3.356                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRA[8]
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.210       1.210         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.210 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.793       3.003         ntclkbufg_5      
 CLMA_230_77/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_77/Q3                    tco                   0.253       3.256 f       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.375       3.631         hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_234_68/ADA0[8]                                                        f       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                   3.631         Logic Levels: 0  
                                                                                   Logic: 0.253ns(40.287%), Route: 0.375ns(59.713%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 DRM_234_68/CLKA[0]                                                        r       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.037       3.054                          
 clock uncertainty                                       0.000       3.054                          

 Hold time                                               0.240       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : char_display_4/v_data[10]/opit_0/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.229       1.229         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.229 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.862       3.091         ntclkbufg_2      
 DRM_234_4/CLKA[0]                                                         r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_234_4/QA0[1]                  tco                   2.658       5.749 r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/QA0[1]
                                   net (fanout=1)        6.041      11.790         char_display_4/rd_data [9]
 CLMA_78_240/Y2                    td                    0.546      12.336 r       char_display_4/N97_7/gateop/F
                                   net (fanout=1)        0.704      13.040         char_display_4/_N11491
 CLMA_90_240/Y0                    td                    0.546      13.586 r       char_display_4/N214/gateop/F
                                   net (fanout=10)       3.302      16.888         char_display_4/N214
 CLMS_262_233/RS                                                           r       char_display_4/v_data[10]/opit_0/RS

 Data arrival time                                                  16.888         Logic Levels: 2  
                                                                                   Logic: 3.750ns(27.180%), Route: 10.047ns(72.820%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.210    1001.210         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000    1001.210 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.793    1003.003         ntclkbufg_2      
 CLMS_262_233/CLK                                                          r       char_display_4/v_data[10]/opit_0/CLK
 clock pessimism                                         0.019    1003.022                          
 clock uncertainty                                      -0.150    1002.872                          

 Setup time                                             -0.429    1002.443                          

 Data required time                                               1002.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.443                          
 Data arrival time                                                  16.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       985.555                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : char_display_4/v_data[13]/opit_0/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.229       1.229         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.229 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.862       3.091         ntclkbufg_2      
 DRM_234_4/CLKA[0]                                                         r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_234_4/QA0[1]                  tco                   2.658       5.749 r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/QA0[1]
                                   net (fanout=1)        6.041      11.790         char_display_4/rd_data [9]
 CLMA_78_240/Y2                    td                    0.546      12.336 r       char_display_4/N97_7/gateop/F
                                   net (fanout=1)        0.704      13.040         char_display_4/_N11491
 CLMA_90_240/Y0                    td                    0.546      13.586 r       char_display_4/N214/gateop/F
                                   net (fanout=10)       3.302      16.888         char_display_4/N214
 CLMS_262_233/RS                                                           r       char_display_4/v_data[13]/opit_0/RS

 Data arrival time                                                  16.888         Logic Levels: 2  
                                                                                   Logic: 3.750ns(27.180%), Route: 10.047ns(72.820%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.210    1001.210         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000    1001.210 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.793    1003.003         ntclkbufg_2      
 CLMS_262_233/CLK                                                          r       char_display_4/v_data[13]/opit_0/CLK
 clock pessimism                                         0.019    1003.022                          
 clock uncertainty                                      -0.150    1002.872                          

 Setup time                                             -0.429    1002.443                          

 Data required time                                               1002.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.443                          
 Data arrival time                                                  16.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       985.555                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : char_display_4/v_data[17]/opit_0/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.229       1.229         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.229 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.862       3.091         ntclkbufg_2      
 DRM_234_4/CLKA[0]                                                         r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_234_4/QA0[1]                  tco                   2.658       5.749 r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/QA0[1]
                                   net (fanout=1)        6.041      11.790         char_display_4/rd_data [9]
 CLMA_78_240/Y2                    td                    0.546      12.336 r       char_display_4/N97_7/gateop/F
                                   net (fanout=1)        0.704      13.040         char_display_4/_N11491
 CLMA_90_240/Y0                    td                    0.546      13.586 r       char_display_4/N214/gateop/F
                                   net (fanout=10)       3.302      16.888         char_display_4/N214
 CLMS_262_233/RS                                                           r       char_display_4/v_data[17]/opit_0/RS

 Data arrival time                                                  16.888         Logic Levels: 2  
                                                                                   Logic: 3.750ns(27.180%), Route: 10.047ns(72.820%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.210    1001.210         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000    1001.210 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.793    1003.003         ntclkbufg_2      
 CLMS_262_233/CLK                                                          r       char_display_4/v_data[17]/opit_0/CLK
 clock pessimism                                         0.019    1003.022                          
 clock uncertainty                                      -0.150    1002.872                          

 Setup time                                             -0.429    1002.443                          

 Data required time                                               1002.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.443                          
 Data arrival time                                                  16.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       985.555                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_3/timing_gen_xy_m0/y_cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : char_display_3/y_sel[4]/opit_0_inv_L5Q_perm/L4
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.210       1.210         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.210 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.793       3.003         ntclkbufg_2      
 CLMA_302_200/CLK                                                          r       char_display_3/timing_gen_xy_m0/y_cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_302_200/Q1                   tco                   0.256       3.259 f       char_display_3/timing_gen_xy_m0/y_cnt[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.098       3.357         char_display_3/pos_y [9]
 CLMA_302_201/C4                                                           f       char_display_3/y_sel[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.357         Logic Levels: 0  
                                                                                   Logic: 0.256ns(72.316%), Route: 0.098ns(27.684%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.229       1.229         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.229 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.862       3.091         ntclkbufg_2      
 CLMA_302_201/CLK                                                          r       char_display_3/y_sel[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.044       3.047                          
 clock uncertainty                                       0.000       3.047                          

 Hold time                                              -0.030       3.017                          

 Data required time                                                  3.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.017                          
 Data arrival time                                                   3.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_3/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : char_display_3/x_sel[4]/opit_0_inv_A2Q21/I04
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.210       1.210         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.210 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.793       3.003         ntclkbufg_2      
 CLMS_298_197/CLK                                                          r       char_display_3/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMS_298_197/Q2                   tco                   0.256       3.259 f       char_display_3/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.099       3.358         char_display_3/pos_x [7]
 CLMA_298_196/A4                                                           f       char_display_3/x_sel[4]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   3.358         Logic Levels: 0  
                                                                                   Logic: 0.256ns(72.113%), Route: 0.099ns(27.887%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.229       1.229         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.229 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.862       3.091         ntclkbufg_2      
 CLMA_298_196/CLK                                                          r       char_display_3/x_sel[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.044       3.047                          
 clock uncertainty                                       0.000       3.047                          

 Hold time                                              -0.030       3.017                          

 Data required time                                                  3.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.017                          
 Data arrival time                                                   3.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_0/x_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : char_display_0/arr_sel[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.231
  Launch Clock Delay      :  3.142
  Clock Pessimism Removal :  -0.089

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.210       1.210         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.210 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.932       3.142         ntclkbufg_2      
 CLMA_242_276/CLK                                                          r       char_display_0/x_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_276/Q0                   tco                   0.254       3.396 f       char_display_0/x_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.096       3.492         char_display_0/x_sel [0]
 CLMA_242_276/B4                                                           f       char_display_0/arr_sel[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.492         Logic Levels: 0  
                                                                                   Logic: 0.254ns(72.571%), Route: 0.096ns(27.429%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.229       1.229         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.229 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      2.002       3.231         ntclkbufg_2      
 CLMA_242_276/CLK                                                          r       char_display_0/arr_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.089       3.142                          
 clock uncertainty                                       0.000       3.142                          

 Hold time                                              -0.030       3.112                          

 Data required time                                                  3.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.112                          
 Data arrival time                                                   3.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.991
  Launch Clock Delay      :  7.277
  Clock Pessimism Removal :  1.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.415       5.415         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.415 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.277         ntclkbufg_3      
 CLMA_154_213/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK

 CLMA_154_213/Q0                   tco                   0.330       7.607 r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.613       8.220         u_CORES/u_jtag_hub/shift_data [6]
 CLMS_158_217/D2                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.330ns(34.995%), Route: 0.613ns(65.005%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.217      29.217         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      29.217 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.774      30.991         ntclkbufg_3      
 CLMS_158_217/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.218      32.209                          
 clock uncertainty                                      -0.050      32.159                          

 Setup time                                             -0.374      31.785                          

 Data required time                                                 31.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.785                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.991
  Launch Clock Delay      :  7.277
  Clock Pessimism Removal :  1.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.415       5.415         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.415 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.277         ntclkbufg_3      
 CLMA_154_213/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK

 CLMA_154_213/Q1                   tco                   0.332       7.609 r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.808       8.417         u_CORES/u_jtag_hub/shift_data [7]
 CLMS_158_217/D4                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.417         Logic Levels: 0  
                                                                                   Logic: 0.332ns(29.123%), Route: 0.808ns(70.877%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.217      29.217         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      29.217 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.774      30.991         ntclkbufg_3      
 CLMS_158_217/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.218      32.209                          
 clock uncertainty                                      -0.050      32.159                          

 Setup time                                             -0.092      32.067                          

 Data required time                                                 32.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.067                          
 Data arrival time                                                   8.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.088  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.991
  Launch Clock Delay      :  7.277
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.415       5.415         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.415 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.277         ntclkbufg_3      
 CLMA_158_212/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_158_212/Q0                   tco                   0.330       7.607 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.649       8.256         u_CORES/u_jtag_hub/data_ctrl
 CLMS_162_217/B0                                                           r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.256         Logic Levels: 0  
                                                                                   Logic: 0.330ns(33.708%), Route: 0.649ns(66.292%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.217      29.217         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      29.217 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.774      30.991         ntclkbufg_3      
 CLMS_162_217/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.198      32.189                          
 clock uncertainty                                      -0.050      32.139                          

 Setup time                                             -0.180      31.959                          

 Data required time                                                 31.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.959                          
 Data arrival time                                                   8.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.703                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[218]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[217]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.277
  Launch Clock Delay      :  6.585
  Clock Pessimism Removal :  -0.648

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.792       4.792         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       4.792 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.793       6.585         ntclkbufg_3      
 CLMA_138_152/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[218]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_152/Q3                   tco                   0.253       6.838 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[218]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.098       6.936         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [218]
 CLMA_138_153/D4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[217]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.936         Logic Levels: 0  
                                                                                   Logic: 0.253ns(72.080%), Route: 0.098ns(27.920%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.415       5.415         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.415 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.277         ntclkbufg_3      
 CLMA_138_153/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[217]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.648       6.629                          
 clock uncertainty                                       0.000       6.629                          

 Hold time                                              -0.030       6.599                          

 Data required time                                                  6.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.599                          
 Data arrival time                                                   6.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.277
  Launch Clock Delay      :  6.585
  Clock Pessimism Removal :  -0.648

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.792       4.792         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       4.792 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.793       6.585         ntclkbufg_3      
 CLMS_130_185/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm/CLK

 CLMS_130_185/Q3                   tco                   0.253       6.838 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.099       6.937         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [163]
 CLMA_130_184/D4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.937         Logic Levels: 0  
                                                                                   Logic: 0.253ns(71.875%), Route: 0.099ns(28.125%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.415       5.415         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.415 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.277         ntclkbufg_3      
 CLMA_130_184/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.648       6.629                          
 clock uncertainty                                       0.000       6.629                          

 Hold time                                              -0.030       6.599                          

 Data required time                                                  6.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.599                          
 Data arrival time                                                   6.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[358]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[357]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.277
  Launch Clock Delay      :  6.585
  Clock Pessimism Removal :  -0.648

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.792       4.792         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       4.792 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.793       6.585         ntclkbufg_3      
 CLMS_146_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[358]/opit_0_inv_L5Q_perm/CLK

 CLMS_146_133/Q1                   tco                   0.256       6.841 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[358]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.098       6.939         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [358]
 CLMA_146_132/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[357]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.939         Logic Levels: 0  
                                                                                   Logic: 0.256ns(72.316%), Route: 0.098ns(27.684%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.415       5.415         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.415 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.277         ntclkbufg_3      
 CLMA_146_132/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[357]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.648       6.629                          
 clock uncertainty                                       0.000       6.629                          

 Hold time                                              -0.030       6.599                          

 Data required time                                                  6.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.599                          
 Data arrival time                                                   6.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  5.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.976      30.976         u_CORES/capt_o   
 CLMA_154_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_154_225/Q0                   tco                   0.330      31.306 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.633      31.939         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_154_229/Y3                   td                    0.534      32.473 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.602      33.075         u_CORES/u_debug_core_0/_N3897
 CLMA_154_225/Y2                   td                    0.367      33.442 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N583/gateop_perm/Z
                                   net (fanout=14)       0.617      34.059         u_CORES/u_debug_core_0/u_rd_addr_gen/N583
 CLMA_150_224/Y3                   td                    0.240      34.299 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_5/gateop_perm/Z
                                   net (fanout=1)        0.609      34.908         u_CORES/u_debug_core_0/u_rd_addr_gen/_N590
 CLMA_150_220/Y2                   td                    0.240      35.148 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_14_3/gateop_perm/Z
                                   net (fanout=8)        0.670      35.818         u_CORES/u_debug_core_0/u_rd_addr_gen/_N594
 CLMA_150_228/Y2                   td                    0.240      36.058 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.617      36.675         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2257
 CLMS_150_233/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  36.675         Logic Levels: 5  
                                                                                   Logic: 1.951ns(34.234%), Route: 3.748ns(65.766%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.792      54.792         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      54.792 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.793      56.585         ntclkbufg_3      
 CLMS_150_233/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      56.585                          
 clock uncertainty                                      -0.050      56.535                          

 Setup time                                             -0.139      56.396                          

 Data required time                                                 56.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.396                          
 Data arrival time                                                  36.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  5.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.976      30.976         u_CORES/capt_o   
 CLMA_154_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_154_225/Q0                   tco                   0.330      31.306 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.633      31.939         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_154_229/Y3                   td                    0.534      32.473 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.602      33.075         u_CORES/u_debug_core_0/_N3897
 CLMA_154_225/Y2                   td                    0.367      33.442 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N583/gateop_perm/Z
                                   net (fanout=14)       0.617      34.059         u_CORES/u_debug_core_0/u_rd_addr_gen/N583
 CLMA_150_224/Y3                   td                    0.240      34.299 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_5/gateop_perm/Z
                                   net (fanout=1)        0.609      34.908         u_CORES/u_debug_core_0/u_rd_addr_gen/_N590
 CLMA_150_220/Y2                   td                    0.240      35.148 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_14_3/gateop_perm/Z
                                   net (fanout=8)        0.885      36.033         u_CORES/u_debug_core_0/u_rd_addr_gen/_N594
 CLMS_150_233/C4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  36.033         Logic Levels: 4  
                                                                                   Logic: 1.711ns(33.834%), Route: 3.346ns(66.166%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.792      54.792         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      54.792 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.793      56.585         ntclkbufg_3      
 CLMS_150_233/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      56.585                          
 clock uncertainty                                      -0.050      56.535                          

 Setup time                                             -0.140      56.395                          

 Data required time                                                 56.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.395                          
 Data arrival time                                                  36.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.585
  Launch Clock Delay      :  5.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.976      30.976         u_CORES/capt_o   
 CLMA_154_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_154_225/Q0                   tco                   0.330      31.306 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.633      31.939         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_154_229/Y3                   td                    0.534      32.473 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.602      33.075         u_CORES/u_debug_core_0/_N3897
 CLMA_154_225/Y2                   td                    0.367      33.442 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N583/gateop_perm/Z
                                   net (fanout=14)       0.617      34.059         u_CORES/u_debug_core_0/u_rd_addr_gen/N583
 CLMA_150_224/Y3                   td                    0.240      34.299 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_5/gateop_perm/Z
                                   net (fanout=1)        0.609      34.908         u_CORES/u_debug_core_0/u_rd_addr_gen/_N590
 CLMA_150_220/Y2                   td                    0.240      35.148 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_14_3/gateop_perm/Z
                                   net (fanout=8)        0.885      36.033         u_CORES/u_debug_core_0/u_rd_addr_gen/_N594
 CLMS_150_233/D4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  36.033         Logic Levels: 4  
                                                                                   Logic: 1.711ns(33.834%), Route: 3.346ns(66.166%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.792      54.792         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      54.792 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.793      56.585         ntclkbufg_3      
 CLMS_150_233/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      56.585                          
 clock uncertainty                                      -0.050      56.535                          

 Setup time                                             -0.137      56.398                          

 Data required time                                                 56.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.398                          
 Data arrival time                                                  36.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.277
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.083      30.083         u_CORES/capt_o   
 CLMA_154_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_154_221/Q1                   tco                   0.256      30.339 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.101      30.440         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_154_220/C4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.440         Logic Levels: 0  
                                                                                   Logic: 0.256ns(71.709%), Route: 0.101ns(28.291%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.415       5.415         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.415 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.277         ntclkbufg_3      
 CLMA_154_220/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       7.277                          
 clock uncertainty                                       0.050       7.327                          

 Hold time                                              -0.030       7.297                          

 Data required time                                                  7.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.297                          
 Data arrival time                                                  30.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.277
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.083      30.083         u_CORES/capt_o   
 CLMA_154_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK

 CLMA_154_221/Y2                   tco                   0.325      30.408 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.098      30.506         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_154_220/B1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.506         Logic Levels: 0  
                                                                                   Logic: 0.325ns(76.832%), Route: 0.098ns(23.168%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.415       5.415         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.415 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.277         ntclkbufg_3      
 CLMA_154_220/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       7.277                          
 clock uncertainty                                       0.050       7.327                          

 Hold time                                              -0.093       7.234                          

 Data required time                                                  7.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.234                          
 Data arrival time                                                  30.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.277
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.083      30.083         u_CORES/capt_o   
 CLMA_154_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_154_221/Q0                   tco                   0.254      30.337 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.225      30.562         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_154_220/B0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.562         Logic Levels: 0  
                                                                                   Logic: 0.254ns(53.027%), Route: 0.225ns(46.973%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.415       5.415         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.415 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.277         ntclkbufg_3      
 CLMA_154_220/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       7.277                          
 clock uncertainty                                       0.050       7.327                          

 Hold time                                              -0.070       7.257                          

 Data required time                                                  7.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.257                          
 Data arrival time                                                  30.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.404  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  6.487
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.651      79.651         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      79.651 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.836      81.487         ntclkbufg_3      
 CLMS_162_217/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_217/Q1                   tco                   0.364      81.851 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.153      83.004         u_CORES/id_o [3] 
 CLMA_154_221/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  83.004         Logic Levels: 0  
                                                                                   Logic: 0.364ns(23.995%), Route: 1.153ns(76.005%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.083     130.083         u_CORES/capt_o   
 CLMA_154_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.083                          
 clock uncertainty                                      -0.050     130.033                          

 Setup time                                             -0.091     129.942                          

 Data required time                                                129.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.942                          
 Data arrival time                                                  83.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.110
  Launch Clock Delay      :  6.487
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.651      79.651         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      79.651 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.836      81.487         ntclkbufg_3      
 CLMS_158_217/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_158_217/Q3                   tco                   0.364      81.851 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.672      82.523         u_CORES/conf_sel [0]
 CLMA_154_225/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  82.523         Logic Levels: 0  
                                                                                   Logic: 0.364ns(35.135%), Route: 0.672ns(64.865%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.110     130.110         u_CORES/capt_o   
 CLMA_154_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.110                          
 clock uncertainty                                      -0.050     130.060                          

 Setup time                                             -0.592     129.468                          

 Data required time                                                129.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.468                          
 Data arrival time                                                  82.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.945                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.110
  Launch Clock Delay      :  6.487
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.651      79.651         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      79.651 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.836      81.487         ntclkbufg_3      
 CLMS_158_217/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_158_217/Q3                   tco                   0.364      81.851 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.672      82.523         u_CORES/conf_sel [0]
 CLMA_154_225/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  82.523         Logic Levels: 0  
                                                                                   Logic: 0.364ns(35.135%), Route: 0.672ns(64.865%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.110     130.110         u_CORES/capt_o   
 CLMA_154_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.110                          
 clock uncertainty                                      -0.050     130.060                          

 Setup time                                             -0.592     129.468                          

 Data required time                                                129.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.468                          
 Data arrival time                                                  82.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.945                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.954
  Launch Clock Delay      :  5.991
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.217     129.217         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000     129.217 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.774     130.991         ntclkbufg_3      
 CLMS_158_217/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_158_217/Q0                   tco                   0.254     131.245 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.272     131.517         u_CORES/id_o [0] 
 CLMA_154_221/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 131.517         Logic Levels: 0  
                                                                                   Logic: 0.254ns(48.289%), Route: 0.272ns(51.711%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.954     130.954         u_CORES/capt_o   
 CLMA_154_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.954                          
 clock uncertainty                                       0.050     131.004                          

 Hold time                                              -0.021     130.983                          

 Data required time                                                130.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.983                          
 Data arrival time                                                 131.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.534                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.954
  Launch Clock Delay      :  5.991
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.217     129.217         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000     129.217 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.774     130.991         ntclkbufg_3      
 CLMS_158_217/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_158_217/Q2                   tco                   0.256     131.247 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.273     131.520         u_CORES/id_o [1] 
 CLMA_154_221/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 131.520         Logic Levels: 0  
                                                                                   Logic: 0.256ns(48.393%), Route: 0.273ns(51.607%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.954     130.954         u_CORES/capt_o   
 CLMA_154_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.954                          
 clock uncertainty                                       0.050     131.004                          

 Hold time                                              -0.021     130.983                          

 Data required time                                                130.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.983                          
 Data arrival time                                                 131.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.954
  Launch Clock Delay      :  5.991
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.217     129.217         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000     129.217 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.774     130.991         ntclkbufg_3      
 CLMS_158_217/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_158_217/Q1                   tco                   0.256     131.247 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.366     131.613         u_CORES/id_o [4] 
 CLMA_154_221/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 131.613         Logic Levels: 0  
                                                                                   Logic: 0.256ns(41.158%), Route: 0.366ns(58.842%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.954     130.954         u_CORES/capt_o   
 CLMA_154_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.954                          
 clock uncertainty                                       0.050     131.004                          

 Hold time                                               0.061     131.065                          

 Data required time                                                131.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                131.065                          
 Data arrival time                                                 131.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][66]/opit_0_inv_L5Q_perm/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.994
  Launch Clock Delay      :  6.233
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_154_169/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_169/Q0                   tco                   0.330       6.563 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=690)      3.838      10.401         u_CORES/u_debug_core_0/resetn
 CLMA_98_320/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[0][66]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.401         Logic Levels: 0  
                                                                                   Logic: 0.330ns(7.917%), Route: 3.838ns(92.083%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196    1001.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055    1001.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737    1004.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1004.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.932    1005.994         ntclkbufg_1      
 CLMA_98_320/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][66]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.309    1006.303                          
 clock uncertainty                                      -0.050    1006.253                          

 Recovery time                                          -0.592    1005.661                          

 Data required time                                               1005.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.661                          
 Data arrival time                                                  10.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][67]/opit_0_inv_L5Q_perm/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.994
  Launch Clock Delay      :  6.233
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_154_169/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_169/Q0                   tco                   0.330       6.563 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=690)      3.838      10.401         u_CORES/u_debug_core_0/resetn
 CLMS_98_321/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[0][67]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.401         Logic Levels: 0  
                                                                                   Logic: 0.330ns(7.917%), Route: 3.838ns(92.083%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196    1001.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055    1001.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737    1004.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1004.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.932    1005.994         ntclkbufg_1      
 CLMS_98_321/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][67]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.309    1006.303                          
 clock uncertainty                                      -0.050    1006.253                          

 Recovery time                                          -0.592    1005.661                          

 Data required time                                               1005.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.661                          
 Data arrival time                                                  10.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][67]/opit_0_inv_L5Q_perm/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.994
  Launch Clock Delay      :  6.233
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_154_169/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_169/Q0                   tco                   0.330       6.563 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=690)      3.838      10.401         u_CORES/u_debug_core_0/resetn
 CLMS_98_321/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[1][67]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.401         Logic Levels: 0  
                                                                                   Logic: 0.330ns(7.917%), Route: 3.838ns(92.083%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196    1001.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055    1001.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737    1004.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1004.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.932    1005.994         ntclkbufg_1      
 CLMS_98_321/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][67]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.309    1006.303                          
 clock uncertainty                                      -0.050    1006.253                          

 Recovery time                                          -0.592    1005.661                          

 Data required time                                               1005.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.661                          
 Data arrival time                                                  10.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.233
  Launch Clock Delay      :  5.855
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196       1.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055       1.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737       4.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793       5.855         ntclkbufg_1      
 CLMA_154_169/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_169/Q0                   tco                   0.254       6.109 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=690)      0.422       6.531         u_CORES/u_debug_core_0/resetn
 CLMA_154_152/RSCO                 td                    0.120       6.651 r       u_CORES/u_debug_core_0/data_pipe[4][85]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.651         ntR624           
 CLMA_154_156/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/RS

 Data arrival time                                                   6.651         Logic Levels: 1  
                                                                                   Logic: 0.374ns(46.985%), Route: 0.422ns(53.015%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_154_156/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/CLK
 clock pessimism                                        -0.334       5.899                          
 clock uncertainty                                       0.000       5.899                          

 Removal time                                            0.000       5.899                          

 Data required time                                                  5.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.899                          
 Data arrival time                                                   6.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.752                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.233
  Launch Clock Delay      :  5.855
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196       1.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055       1.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737       4.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793       5.855         ntclkbufg_1      
 CLMA_154_169/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_169/Q0                   tco                   0.254       6.109 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=690)      0.422       6.531         u_CORES/u_debug_core_0/resetn
 CLMA_154_152/RSCO                 td                    0.120       6.651 r       u_CORES/u_debug_core_0/data_pipe[4][85]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.651         ntR624           
 CLMA_154_156/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/RS

 Data arrival time                                                   6.651         Logic Levels: 1  
                                                                                   Logic: 0.374ns(46.985%), Route: 0.422ns(53.015%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_154_156/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/CLK
 clock pessimism                                        -0.334       5.899                          
 clock uncertainty                                       0.000       5.899                          

 Removal time                                            0.000       5.899                          

 Data required time                                                  5.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.899                          
 Data arrival time                                                   6.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.752                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.233
  Launch Clock Delay      :  5.855
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196       1.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055       1.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737       4.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793       5.855         ntclkbufg_1      
 CLMA_154_169/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_169/Q0                   tco                   0.254       6.109 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=690)      0.422       6.531         u_CORES/u_debug_core_0/resetn
 CLMA_154_152/RSCO                 td                    0.120       6.651 r       u_CORES/u_debug_core_0/data_pipe[4][85]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.651         ntR624           
 CLMA_154_156/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.651         Logic Levels: 1  
                                                                                   Logic: 0.374ns(46.985%), Route: 0.422ns(53.015%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_154_156/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       5.899                          
 clock uncertainty                                       0.000       5.899                          

 Removal time                                            0.000       5.899                          

 Data required time                                                  5.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.899                          
 Data arrival time                                                   6.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.752                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[2]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 CLMS_190_53/CLK                                                           r       hdmi_color/rstn_1ms[2]/opit_0_inv_A2Q21/CLK

 CLMS_190_53/Q1                    tco                   0.332       3.423 r       hdmi_color/rstn_1ms[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.592       4.015         hdmi_color/rstn_1ms [2]
 CLMA_190_56/Y0                    td                    0.556       4.571 r       hdmi_color/N41_9/gateop_perm/Z
                                   net (fanout=1)        0.596       5.167         hdmi_color/_N24704
 CLMA_194_61/Y2                    td                    0.390       5.557 f       hdmi_color/N41_14/gateop_perm/Z
                                   net (fanout=11)       0.274       5.831         nt_rstn_out      
 CLMS_198_61/RS                                                            f       hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   5.831         Logic Levels: 2  
                                                                                   Logic: 1.278ns(46.642%), Route: 1.462ns(53.358%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.210    1001.210         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000    1001.210 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.793    1003.003         ntclkbufg_5      
 CLMS_198_61/CLK                                                           r       hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.037    1003.040                          
 clock uncertainty                                      -0.150    1002.890                          

 Recovery time                                          -0.704    1002.186                          

 Data required time                                               1002.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.186                          
 Data arrival time                                                   5.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.355                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.210       1.210         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.210 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.793       3.003         ntclkbufg_5      
 CLMS_190_61/CLK                                                           r       hdmi_color/rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMS_190_61/Q0                    tco                   0.254       3.257 f       hdmi_color/rstn_1ms[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.247       3.504         hdmi_color/rstn_1ms [9]
 CLMA_194_61/Y1                    td                    0.179       3.683 f       hdmi_color/N41_11/gateop_perm/Z
                                   net (fanout=1)        0.096       3.779         hdmi_color/_N24706
 CLMA_194_61/Y2                    td                    0.235       4.014 f       hdmi_color/N41_14/gateop_perm/Z
                                   net (fanout=11)       0.230       4.244         nt_rstn_out      
 CLMS_198_61/RS                                                            f       hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.244         Logic Levels: 2  
                                                                                   Logic: 0.668ns(53.828%), Route: 0.573ns(46.172%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 CLMS_198_61/CLK                                                           r       hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.037       3.054                          
 clock uncertainty                                       0.000       3.054                          

 Removal time                                           -0.193       2.861                          

 Data required time                                                  2.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.861                          
 Data arrival time                                                   4.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.383                          
====================================================================================================

====================================================================================================

Startpoint  : receive/reg_data[4]/opit_0_inv/CLK
Endpoint    : led_thre_2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_182_200/CLK                                                          r       receive/reg_data[4]/opit_0_inv/CLK

 CLMA_182_200/Q0                   tco                   0.330       6.563 r       receive/reg_data[4]/opit_0_inv/Q
                                   net (fanout=90)       1.243       7.806         receive/reg_data [4]
 CLMA_182_193/Y1                   td                    0.687       8.493 r       receive/freq_threshold_1_18/LUT7_inst_perm/Z
                                   net (fanout=2)        0.895       9.388         _N9753           
 CLMA_194_201/Y3                   td                    0.534       9.922 r       receive/freq_threshold_1_2/gateop_perm/Z
                                   net (fanout=1)        1.030      10.952         fre_thre[6]      
                                   td                    0.328      11.280 f       N129.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.280         N129.co [2]      
 CLMS_202_213/COUT                 td                    0.066      11.346 r       N129.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.346         N129.co [6]      
                                   td                    0.066      11.412 r       N129.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.412         N129.co [10]     
 CLMS_202_217/COUT                 td                    0.066      11.478 r       N129.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.478         N129.co [14]     
 CLMS_202_221/Y1                   td                    0.205      11.683 r       N129.lt_8/gateop_A2/Y1
                                   net (fanout=1)        4.314      15.997         _N171            
 IOL_47_374/DO                     td                    0.166      16.163 r       led_thre_2_obuf/opit_1/O
                                   net (fanout=1)        0.000      16.163         led_thre_2_obuf/ntO
 IOBD_44_376/PAD                   td                    4.329      20.492 r       led_thre_2_obuf/opit_0/O
                                   net (fanout=1)        0.039      20.531         led_thre_2       
 F7                                                                        r       led_thre_2 (port)

 Data arrival time                                                  20.531         Logic Levels: 7  
                                                                                   Logic: 6.777ns(47.398%), Route: 7.521ns(52.602%)
====================================================================================================

====================================================================================================

Startpoint  : voltage_threshold/line[10]/opit_0_inv_A2Q21/CLK
Endpoint    : led_thre (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMS_186_177/CLK                                                          r       voltage_threshold/line[10]/opit_0_inv_A2Q21/CLK

 CLMS_186_177/Q0                   tco                   0.330       6.563 r       voltage_threshold/line[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        1.356       7.919         line[9]          
 CLMA_170_148/COUT                 td                    0.573       8.492 r       N120.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.492         N120.co [10]     
 CLMA_170_152/Y1                   td                    0.205       8.697 r       N120.lt_6/gateop_A2/Y1
                                   net (fanout=1)        4.802      13.499         _N170            
 IOL_47_373/DO                     td                    0.166      13.665 r       led_thre_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.665         led_thre_obuf/ntO
 IOBS_TB_45_376/PAD                td                    4.329      17.994 r       led_thre_obuf/opit_0/O
                                   net (fanout=1)        0.034      18.028         led_thre         
 F8                                                                        r       led_thre (port)  

 Data arrival time                                                  18.028         Logic Levels: 4  
                                                                                   Logic: 5.603ns(47.503%), Route: 6.192ns(52.497%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : led_int (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 CLMA_242_84/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMA_242_84/Q0                    tco                   0.330       3.421 r       hdmi_color/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=1)        6.478       9.899         nt_led_int       
 IOL_19_374/DO                     td                    0.166      10.065 r       led_int_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.065         led_int_obuf/ntO 
 IOBD_16_376/PAD                   td                    4.329      14.394 r       led_int_obuf/opit_0/O
                                   net (fanout=1)        0.109      14.503         led_int          
 B2                                                                        r       led_int (port)   

 Data arrival time                                                  14.503         Logic Levels: 2  
                                                                                   Logic: 4.825ns(42.280%), Route: 6.587ns(57.720%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : char_display_5/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    1.305       1.361 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.361         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.094       1.455 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=931)      0.667       2.122         nt_rst_n         
 DRM_306_252/RSTA[0]                                                       f       char_display_5/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   2.122         Logic Levels: 2  
                                                                                   Logic: 1.399ns(65.928%), Route: 0.723ns(34.072%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : char_display_5/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    1.305       1.361 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.361         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.094       1.455 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=931)      0.667       2.122         nt_rst_n         
 DRM_306_252/RSTB[0]                                                       f       char_display_5/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   2.122         Logic Levels: 2  
                                                                                   Logic: 1.399ns(65.928%), Route: 0.723ns(34.072%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    1.305       1.361 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.361         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.094       1.455 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=931)      0.830       2.285         nt_rst_n         
 DRM_306_272/RSTA[0]                                                       f       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   2.285         Logic Levels: 2  
                                                                                   Logic: 1.399ns(61.225%), Route: 0.886ns(38.775%)
====================================================================================================

{ad_da_hdmi_top|clk_50M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.862     500.000         1.138           High Pulse Width  APM_206_204/CLK         N200/gopapm/CLK
 498.862     500.000         1.138           Low Pulse Width   APM_206_204/CLK         N200/gopapm/CLK
 499.102     500.000         0.898           Low Pulse Width   DRM_82_24/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
====================================================================================================

{pll_adda|u_pll/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           High Pulse Width  CLMS_214_49/CLK         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_214_49/CLK         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_214_49/CLK         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_134_53/CLK         meter_0/u_div64/Dividend[0]/opit_0_inv/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_134_53/CLK         meter_0/u_div64/Dividend[0]/opit_0_inv/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_134_61/CLK         meter_0/u_div64/Temp_D[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width   DRM_234_68/CLKA[0]      hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKA
 499.102     500.000         0.898           High Pulse Width  DRM_234_68/CLKA[0]      hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKA
 499.102     500.000         0.898           High Pulse Width  DRM_234_68/CLKB[0]      hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKB
====================================================================================================

{pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.862     500.000         1.138           Low Pulse Width   APM_258_300/CLK         char_display_2/N60/gopapm/CLK
 498.862     500.000         1.138           High Pulse Width  APM_258_300/CLK         char_display_2/N60/gopapm/CLK
 498.862     500.000         1.138           High Pulse Width  APM_258_176/CLK         char_display_5/N60/gopapm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_82_24/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_82_24/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_82_252/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_154_225/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_154_225/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_154_225/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/CLK
Endpoint    : uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I2
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.308
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_154_61/CLK                                                           r       uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/CLK

 CLMA_154_61/Q0                    tco                   0.231       3.747 f       uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.391       4.138         uart_drive_1/fsm/r_st_cnt [25]
 CLMA_162_56/COUT                  td                    0.280       4.418 r       uart_drive_1/fsm/N64_sub19.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.418         uart_drive_1/fsm/N64_sub19.co [4]
                                   td                    0.046       4.464 r       uart_drive_1/fsm/N64_sub19.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.464         uart_drive_1/fsm/N64_sub19.co [6]
 CLMA_162_60/COUT                  td                    0.046       4.510 r       uart_drive_1/fsm/N64_sub19.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.510         uart_drive_1/fsm/N64_sub19.co [8]
                                   td                    0.046       4.556 r       uart_drive_1/fsm/N64_sub19.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.556         uart_drive_1/fsm/N64_sub19.co [10]
 CLMA_162_68/Y2                    td                    0.211       4.767 f       uart_drive_1/fsm/N64_sub19.faddsub_11/gateop/Y
                                   net (fanout=10)       0.395       5.162         uart_drive_1/fsm/_N10
 CLMS_162_57/COUT                  td                    0.409       5.571 r       uart_drive_1/fsm/N64_sub18.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.571         uart_drive_1/fsm/N64_sub18.co [4]
                                   td                    0.046       5.617 r       uart_drive_1/fsm/N64_sub18.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.617         uart_drive_1/fsm/N64_sub18.co [6]
 CLMS_162_61/COUT                  td                    0.046       5.663 r       uart_drive_1/fsm/N64_sub18.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.663         uart_drive_1/fsm/N64_sub18.co [8]
                                   td                    0.046       5.709 r       uart_drive_1/fsm/N64_sub18.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.709         uart_drive_1/fsm/N64_sub18.co [10]
 CLMS_162_69/Y2                    td                    0.211       5.920 f       uart_drive_1/fsm/N64_sub18.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.513       6.433         uart_drive_1/fsm/_N21
 CLMA_154_52/COUT                  td                    0.404       6.837 r       uart_drive_1/fsm/N64_sub17.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.837         uart_drive_1/fsm/N64_sub17.co [4]
                                   td                    0.046       6.883 r       uart_drive_1/fsm/N64_sub17.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.883         uart_drive_1/fsm/N64_sub17.co [6]
 CLMA_154_56/COUT                  td                    0.046       6.929 r       uart_drive_1/fsm/N64_sub17.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.929         uart_drive_1/fsm/N64_sub17.co [8]
                                   td                    0.046       6.975 r       uart_drive_1/fsm/N64_sub17.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.975         uart_drive_1/fsm/N64_sub17.co [10]
 CLMA_154_60/Y2                    td                    0.211       7.186 f       uart_drive_1/fsm/N64_sub17.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.377       7.563         uart_drive_1/fsm/_N32
 CLMA_150_56/COUT                  td                    0.404       7.967 r       uart_drive_1/fsm/N64_sub16.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.967         uart_drive_1/fsm/N64_sub16.co [4]
                                   td                    0.046       8.013 r       uart_drive_1/fsm/N64_sub16.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.013         uart_drive_1/fsm/N64_sub16.co [6]
 CLMA_150_60/COUT                  td                    0.046       8.059 r       uart_drive_1/fsm/N64_sub16.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.059         uart_drive_1/fsm/N64_sub16.co [8]
                                   td                    0.046       8.105 r       uart_drive_1/fsm/N64_sub16.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.105         uart_drive_1/fsm/N64_sub16.co [10]
 CLMA_150_68/Y2                    td                    0.211       8.316 f       uart_drive_1/fsm/N64_sub16.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.371       8.687         uart_drive_1/fsm/_N43
                                   td                    0.385       9.072 f       uart_drive_1/fsm/N64_sub15.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.072         uart_drive_1/fsm/N64_sub15.co [6]
 CLMS_146_69/COUT                  td                    0.046       9.118 r       uart_drive_1/fsm/N64_sub15.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.118         uart_drive_1/fsm/N64_sub15.co [8]
                                   td                    0.046       9.164 r       uart_drive_1/fsm/N64_sub15.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.164         uart_drive_1/fsm/N64_sub15.co [10]
 CLMS_146_73/Y2                    td                    0.211       9.375 f       uart_drive_1/fsm/N64_sub15.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.558       9.933         uart_drive_1/fsm/_N54
 CLMA_166_56/COUT                  td                    0.409      10.342 r       uart_drive_1/fsm/N64_sub14.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.342         uart_drive_1/fsm/N64_sub14.co [4]
                                   td                    0.046      10.388 r       uart_drive_1/fsm/N64_sub14.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.388         uart_drive_1/fsm/N64_sub14.co [6]
 CLMA_166_60/COUT                  td                    0.046      10.434 r       uart_drive_1/fsm/N64_sub14.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.434         uart_drive_1/fsm/N64_sub14.co [8]
                                   td                    0.046      10.480 r       uart_drive_1/fsm/N64_sub14.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.480         uart_drive_1/fsm/N64_sub14.co [10]
 CLMA_166_68/Y2                    td                    0.211      10.691 f       uart_drive_1/fsm/N64_sub14.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.586      11.277         uart_drive_1/fsm/_N65
 CLMA_150_44/COUT                  td                    0.404      11.681 r       uart_drive_1/fsm/N64_sub13.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.681         uart_drive_1/fsm/N64_sub13.co [4]
                                   td                    0.046      11.727 r       uart_drive_1/fsm/N64_sub13.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.727         uart_drive_1/fsm/N64_sub13.co [6]
 CLMA_150_48/COUT                  td                    0.046      11.773 r       uart_drive_1/fsm/N64_sub13.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.773         uart_drive_1/fsm/N64_sub13.co [8]
                                   td                    0.046      11.819 r       uart_drive_1/fsm/N64_sub13.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.819         uart_drive_1/fsm/N64_sub13.co [10]
 CLMA_150_52/Y2                    td                    0.211      12.030 f       uart_drive_1/fsm/N64_sub13.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.382      12.412         uart_drive_1/fsm/_N76
 CLMS_146_49/COUT                  td                    0.404      12.816 r       uart_drive_1/fsm/N64_sub12.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.816         uart_drive_1/fsm/N64_sub12.co [4]
                                   td                    0.046      12.862 r       uart_drive_1/fsm/N64_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.862         uart_drive_1/fsm/N64_sub12.co [6]
 CLMS_146_53/COUT                  td                    0.046      12.908 r       uart_drive_1/fsm/N64_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.908         uart_drive_1/fsm/N64_sub12.co [8]
                                   td                    0.046      12.954 r       uart_drive_1/fsm/N64_sub12.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.954         uart_drive_1/fsm/N64_sub12.co [10]
 CLMS_146_57/Y2                    td                    0.218      13.172 r       uart_drive_1/fsm/N64_sub12.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.433      13.605         uart_drive_1/fsm/_N87
 CLMA_138_49/COUT                  td                    0.404      14.009 r       uart_drive_1/fsm/N64_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.009         uart_drive_1/fsm/N64_sub11.co [4]
                                   td                    0.046      14.055 r       uart_drive_1/fsm/N64_sub11.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.055         uart_drive_1/fsm/N64_sub11.co [6]
 CLMA_138_53/COUT                  td                    0.046      14.101 r       uart_drive_1/fsm/N64_sub11.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.101         uart_drive_1/fsm/N64_sub11.co [8]
                                   td                    0.046      14.147 r       uart_drive_1/fsm/N64_sub11.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.147         uart_drive_1/fsm/N64_sub11.co [10]
 CLMA_138_57/Y2                    td                    0.211      14.358 f       uart_drive_1/fsm/N64_sub11.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.501      14.859         uart_drive_1/fsm/_N98
 CLMA_146_48/COUT                  td                    0.409      15.268 r       uart_drive_1/fsm/N64_sub10.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.268         uart_drive_1/fsm/N64_sub10.co [4]
                                   td                    0.046      15.314 r       uart_drive_1/fsm/N64_sub10.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.314         uart_drive_1/fsm/N64_sub10.co [6]
 CLMA_146_52/COUT                  td                    0.046      15.360 r       uart_drive_1/fsm/N64_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.360         uart_drive_1/fsm/N64_sub10.co [8]
                                   td                    0.046      15.406 r       uart_drive_1/fsm/N64_sub10.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.406         uart_drive_1/fsm/N64_sub10.co [10]
 CLMA_146_56/Y2                    td                    0.211      15.617 f       uart_drive_1/fsm/N64_sub10.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.392      16.009         uart_drive_1/fsm/_N109
 CLMS_150_49/COUT                  td                    0.404      16.413 r       uart_drive_1/fsm/N64_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.413         uart_drive_1/fsm/N64_sub9.co [4]
                                   td                    0.046      16.459 r       uart_drive_1/fsm/N64_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.459         uart_drive_1/fsm/N64_sub9.co [6]
 CLMS_150_53/COUT                  td                    0.046      16.505 r       uart_drive_1/fsm/N64_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.505         uart_drive_1/fsm/N64_sub9.co [8]
                                   td                    0.046      16.551 r       uart_drive_1/fsm/N64_sub9.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.551         uart_drive_1/fsm/N64_sub9.co [10]
 CLMS_150_57/Y2                    td                    0.211      16.762 f       uart_drive_1/fsm/N64_sub9.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.529      17.291         uart_drive_1/fsm/_N120
 CLMA_146_36/COUT                  td                    0.409      17.700 r       uart_drive_1/fsm/N64_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.700         uart_drive_1/fsm/N64_sub8.co [4]
                                   td                    0.046      17.746 r       uart_drive_1/fsm/N64_sub8.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.746         uart_drive_1/fsm/N64_sub8.co [6]
 CLMA_146_40/COUT                  td                    0.046      17.792 r       uart_drive_1/fsm/N64_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.792         uart_drive_1/fsm/N64_sub8.co [8]
                                   td                    0.046      17.838 r       uart_drive_1/fsm/N64_sub8.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.838         uart_drive_1/fsm/N64_sub8.co [10]
 CLMA_146_44/Y2                    td                    0.218      18.056 r       uart_drive_1/fsm/N64_sub8.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.295      18.351         uart_drive_1/fsm/_N131
 CLMS_146_37/COUT                  td                    0.409      18.760 r       uart_drive_1/fsm/N64_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.760         uart_drive_1/fsm/N64_sub7.co [4]
                                   td                    0.046      18.806 r       uart_drive_1/fsm/N64_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.806         uart_drive_1/fsm/N64_sub7.co [6]
 CLMS_146_41/COUT                  td                    0.046      18.852 r       uart_drive_1/fsm/N64_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.852         uart_drive_1/fsm/N64_sub7.co [8]
                                   td                    0.046      18.898 r       uart_drive_1/fsm/N64_sub7.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.898         uart_drive_1/fsm/N64_sub7.co [10]
 CLMS_146_45/Y2                    td                    0.211      19.109 f       uart_drive_1/fsm/N64_sub7.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.487      19.596         uart_drive_1/fsm/_N142
 CLMS_150_37/COUT                  td                    0.409      20.005 r       uart_drive_1/fsm/N64_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.005         uart_drive_1/fsm/N64_sub6.co [4]
                                   td                    0.046      20.051 r       uart_drive_1/fsm/N64_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.051         uart_drive_1/fsm/N64_sub6.co [6]
 CLMS_150_41/COUT                  td                    0.046      20.097 r       uart_drive_1/fsm/N64_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.097         uart_drive_1/fsm/N64_sub6.co [8]
                                   td                    0.046      20.143 r       uart_drive_1/fsm/N64_sub6.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.143         uart_drive_1/fsm/N64_sub6.co [10]
 CLMS_150_45/Y2                    td                    0.211      20.354 f       uart_drive_1/fsm/N64_sub6.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.366      20.720         uart_drive_1/fsm/_N153
 CLMA_154_40/COUT                  td                    0.409      21.129 r       uart_drive_1/fsm/N64_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.129         uart_drive_1/fsm/N64_sub5.co [4]
                                   td                    0.046      21.175 r       uart_drive_1/fsm/N64_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.175         uart_drive_1/fsm/N64_sub5.co [6]
 CLMA_154_44/COUT                  td                    0.046      21.221 r       uart_drive_1/fsm/N64_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.221         uart_drive_1/fsm/N64_sub5.co [8]
                                   td                    0.046      21.267 r       uart_drive_1/fsm/N64_sub5.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.267         uart_drive_1/fsm/N64_sub5.co [10]
 CLMA_154_48/Y2                    td                    0.211      21.478 f       uart_drive_1/fsm/N64_sub5.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.509      21.987         uart_drive_1/fsm/_N164
 CLMS_158_37/COUT                  td                    0.409      22.396 r       uart_drive_1/fsm/N64_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.396         uart_drive_1/fsm/N64_sub4.co [4]
                                   td                    0.046      22.442 r       uart_drive_1/fsm/N64_sub4.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.442         uart_drive_1/fsm/N64_sub4.co [6]
 CLMS_158_41/COUT                  td                    0.046      22.488 r       uart_drive_1/fsm/N64_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.488         uart_drive_1/fsm/N64_sub4.co [8]
                                   td                    0.046      22.534 r       uart_drive_1/fsm/N64_sub4.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.534         uart_drive_1/fsm/N64_sub4.co [10]
 CLMS_158_45/Y2                    td                    0.211      22.745 f       uart_drive_1/fsm/N64_sub4.faddsub_11/gateop/Y
                                   net (fanout=10)       0.388      23.133         uart_drive_1/fsm/_N175
 CLMA_158_36/COUT                  td                    0.409      23.542 r       uart_drive_1/fsm/N64_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.542         uart_drive_1/fsm/N64_sub3.co [4]
                                   td                    0.046      23.588 r       uart_drive_1/fsm/N64_sub3.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.588         uart_drive_1/fsm/N64_sub3.co [6]
 CLMA_158_40/COUT                  td                    0.046      23.634 r       uart_drive_1/fsm/N64_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.634         uart_drive_1/fsm/N64_sub3.co [8]
                                   td                    0.046      23.680 r       uart_drive_1/fsm/N64_sub3.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.680         uart_drive_1/fsm/N64_sub3.co [10]
 CLMA_158_44/Y2                    td                    0.211      23.891 f       uart_drive_1/fsm/N64_sub3.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.494      24.385         uart_drive_1/fsm/_N186
 CLMA_162_36/COUT                  td                    0.409      24.794 r       uart_drive_1/fsm/N64_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.794         uart_drive_1/fsm/N64_sub2.co [4]
                                   td                    0.046      24.840 r       uart_drive_1/fsm/N64_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.840         uart_drive_1/fsm/N64_sub2.co [6]
 CLMA_162_40/COUT                  td                    0.046      24.886 r       uart_drive_1/fsm/N64_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.886         uart_drive_1/fsm/N64_sub2.co [8]
                                   td                    0.046      24.932 r       uart_drive_1/fsm/N64_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.932         uart_drive_1/fsm/N64_sub2.co [10]
 CLMA_162_44/Y2                    td                    0.218      25.150 r       uart_drive_1/fsm/N64_sub2.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.380      25.530         uart_drive_1/fsm/_N197
 CLMS_162_37/COUT                  td                    0.409      25.939 r       uart_drive_1/fsm/N64_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.939         uart_drive_1/fsm/N64_sub1.co [4]
                                   td                    0.046      25.985 r       uart_drive_1/fsm/N64_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.985         uart_drive_1/fsm/N64_sub1.co [6]
 CLMS_162_41/COUT                  td                    0.046      26.031 r       uart_drive_1/fsm/N64_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.031         uart_drive_1/fsm/N64_sub1.co [8]
                                   td                    0.046      26.077 r       uart_drive_1/fsm/N64_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.077         uart_drive_1/fsm/N64_sub1.co [10]
 CLMS_162_45/Y2                    td                    0.211      26.288 f       uart_drive_1/fsm/N64_sub1.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.386      26.674         uart_drive_1/fsm/_N208
 CLMA_166_36/COUT                  td                    0.409      27.083 r       uart_drive_1/fsm/N64_sub0.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.083         uart_drive_1/fsm/N64_sub0.co [4]
 CLMA_166_40/Y1                    td                    0.401      27.484 r       uart_drive_1/fsm/N64_sub0.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.347      27.831         uart_drive_1/fsm/_N214
                                   td                    0.263      28.094 f       uart_drive_1/fsm/N64_add_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.094         uart_drive_1/fsm/_N9420
 CLMS_166_41/Y3                    td                    0.404      28.498 r       uart_drive_1/fsm/N64_add_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.166      28.664         uart_drive_1/fsm/_N228
 CLMS_166_45/Y6CD                  td                    0.362      29.026 f       uart_drive_1/fsm/N69_109_muxf6_perm/Z
                                   net (fanout=1)        0.284      29.310         uart_drive_1/fsm/_N24618_1
 CLMS_162_45/D2                                                            f       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  29.310         Logic Levels: 60 
                                                                                   Logic: 16.264ns(63.053%), Route: 9.530ns(36.947%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769    1000.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040    1000.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489    1002.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1002.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936    1003.308         ntclkbufg_1      
 CLMS_162_45/CLK                                                           r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.177    1003.485                          
 clock uncertainty                                      -0.050    1003.435                          

 Setup time                                             -0.297    1003.138                          

 Data required time                                               1003.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.138                          
 Data arrival time                                                  29.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       973.828                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/CLK
Endpoint    : uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I3
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.308
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_154_61/CLK                                                           r       uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/CLK

 CLMA_154_61/Q0                    tco                   0.231       3.747 f       uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.391       4.138         uart_drive_1/fsm/r_st_cnt [25]
 CLMA_162_56/COUT                  td                    0.280       4.418 r       uart_drive_1/fsm/N64_sub19.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.418         uart_drive_1/fsm/N64_sub19.co [4]
                                   td                    0.046       4.464 r       uart_drive_1/fsm/N64_sub19.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.464         uart_drive_1/fsm/N64_sub19.co [6]
 CLMA_162_60/COUT                  td                    0.046       4.510 r       uart_drive_1/fsm/N64_sub19.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.510         uart_drive_1/fsm/N64_sub19.co [8]
                                   td                    0.046       4.556 r       uart_drive_1/fsm/N64_sub19.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.556         uart_drive_1/fsm/N64_sub19.co [10]
 CLMA_162_68/Y2                    td                    0.211       4.767 f       uart_drive_1/fsm/N64_sub19.faddsub_11/gateop/Y
                                   net (fanout=10)       0.395       5.162         uart_drive_1/fsm/_N10
 CLMS_162_57/COUT                  td                    0.409       5.571 r       uart_drive_1/fsm/N64_sub18.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.571         uart_drive_1/fsm/N64_sub18.co [4]
                                   td                    0.046       5.617 r       uart_drive_1/fsm/N64_sub18.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.617         uart_drive_1/fsm/N64_sub18.co [6]
 CLMS_162_61/COUT                  td                    0.046       5.663 r       uart_drive_1/fsm/N64_sub18.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.663         uart_drive_1/fsm/N64_sub18.co [8]
                                   td                    0.046       5.709 r       uart_drive_1/fsm/N64_sub18.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.709         uart_drive_1/fsm/N64_sub18.co [10]
 CLMS_162_69/Y2                    td                    0.211       5.920 f       uart_drive_1/fsm/N64_sub18.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.513       6.433         uart_drive_1/fsm/_N21
 CLMA_154_52/COUT                  td                    0.404       6.837 r       uart_drive_1/fsm/N64_sub17.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.837         uart_drive_1/fsm/N64_sub17.co [4]
                                   td                    0.046       6.883 r       uart_drive_1/fsm/N64_sub17.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.883         uart_drive_1/fsm/N64_sub17.co [6]
 CLMA_154_56/COUT                  td                    0.046       6.929 r       uart_drive_1/fsm/N64_sub17.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.929         uart_drive_1/fsm/N64_sub17.co [8]
                                   td                    0.046       6.975 r       uart_drive_1/fsm/N64_sub17.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.975         uart_drive_1/fsm/N64_sub17.co [10]
 CLMA_154_60/Y2                    td                    0.211       7.186 f       uart_drive_1/fsm/N64_sub17.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.377       7.563         uart_drive_1/fsm/_N32
 CLMA_150_56/COUT                  td                    0.404       7.967 r       uart_drive_1/fsm/N64_sub16.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.967         uart_drive_1/fsm/N64_sub16.co [4]
                                   td                    0.046       8.013 r       uart_drive_1/fsm/N64_sub16.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.013         uart_drive_1/fsm/N64_sub16.co [6]
 CLMA_150_60/COUT                  td                    0.046       8.059 r       uart_drive_1/fsm/N64_sub16.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.059         uart_drive_1/fsm/N64_sub16.co [8]
                                   td                    0.046       8.105 r       uart_drive_1/fsm/N64_sub16.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.105         uart_drive_1/fsm/N64_sub16.co [10]
 CLMA_150_68/Y2                    td                    0.211       8.316 f       uart_drive_1/fsm/N64_sub16.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.371       8.687         uart_drive_1/fsm/_N43
                                   td                    0.385       9.072 f       uart_drive_1/fsm/N64_sub15.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.072         uart_drive_1/fsm/N64_sub15.co [6]
 CLMS_146_69/COUT                  td                    0.046       9.118 r       uart_drive_1/fsm/N64_sub15.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.118         uart_drive_1/fsm/N64_sub15.co [8]
                                   td                    0.046       9.164 r       uart_drive_1/fsm/N64_sub15.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.164         uart_drive_1/fsm/N64_sub15.co [10]
 CLMS_146_73/Y2                    td                    0.211       9.375 f       uart_drive_1/fsm/N64_sub15.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.558       9.933         uart_drive_1/fsm/_N54
 CLMA_166_56/COUT                  td                    0.409      10.342 r       uart_drive_1/fsm/N64_sub14.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.342         uart_drive_1/fsm/N64_sub14.co [4]
                                   td                    0.046      10.388 r       uart_drive_1/fsm/N64_sub14.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.388         uart_drive_1/fsm/N64_sub14.co [6]
 CLMA_166_60/COUT                  td                    0.046      10.434 r       uart_drive_1/fsm/N64_sub14.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.434         uart_drive_1/fsm/N64_sub14.co [8]
                                   td                    0.046      10.480 r       uart_drive_1/fsm/N64_sub14.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.480         uart_drive_1/fsm/N64_sub14.co [10]
 CLMA_166_68/Y2                    td                    0.211      10.691 f       uart_drive_1/fsm/N64_sub14.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.586      11.277         uart_drive_1/fsm/_N65
 CLMA_150_44/COUT                  td                    0.404      11.681 r       uart_drive_1/fsm/N64_sub13.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.681         uart_drive_1/fsm/N64_sub13.co [4]
                                   td                    0.046      11.727 r       uart_drive_1/fsm/N64_sub13.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.727         uart_drive_1/fsm/N64_sub13.co [6]
 CLMA_150_48/COUT                  td                    0.046      11.773 r       uart_drive_1/fsm/N64_sub13.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.773         uart_drive_1/fsm/N64_sub13.co [8]
                                   td                    0.046      11.819 r       uart_drive_1/fsm/N64_sub13.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.819         uart_drive_1/fsm/N64_sub13.co [10]
 CLMA_150_52/Y2                    td                    0.211      12.030 f       uart_drive_1/fsm/N64_sub13.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.382      12.412         uart_drive_1/fsm/_N76
 CLMS_146_49/COUT                  td                    0.404      12.816 r       uart_drive_1/fsm/N64_sub12.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.816         uart_drive_1/fsm/N64_sub12.co [4]
                                   td                    0.046      12.862 r       uart_drive_1/fsm/N64_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.862         uart_drive_1/fsm/N64_sub12.co [6]
 CLMS_146_53/COUT                  td                    0.046      12.908 r       uart_drive_1/fsm/N64_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.908         uart_drive_1/fsm/N64_sub12.co [8]
                                   td                    0.046      12.954 r       uart_drive_1/fsm/N64_sub12.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.954         uart_drive_1/fsm/N64_sub12.co [10]
 CLMS_146_57/Y2                    td                    0.218      13.172 r       uart_drive_1/fsm/N64_sub12.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.433      13.605         uart_drive_1/fsm/_N87
 CLMA_138_49/COUT                  td                    0.404      14.009 r       uart_drive_1/fsm/N64_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.009         uart_drive_1/fsm/N64_sub11.co [4]
                                   td                    0.046      14.055 r       uart_drive_1/fsm/N64_sub11.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.055         uart_drive_1/fsm/N64_sub11.co [6]
 CLMA_138_53/COUT                  td                    0.046      14.101 r       uart_drive_1/fsm/N64_sub11.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.101         uart_drive_1/fsm/N64_sub11.co [8]
                                   td                    0.046      14.147 r       uart_drive_1/fsm/N64_sub11.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.147         uart_drive_1/fsm/N64_sub11.co [10]
 CLMA_138_57/Y2                    td                    0.211      14.358 f       uart_drive_1/fsm/N64_sub11.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.501      14.859         uart_drive_1/fsm/_N98
 CLMA_146_48/COUT                  td                    0.409      15.268 r       uart_drive_1/fsm/N64_sub10.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.268         uart_drive_1/fsm/N64_sub10.co [4]
                                   td                    0.046      15.314 r       uart_drive_1/fsm/N64_sub10.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.314         uart_drive_1/fsm/N64_sub10.co [6]
 CLMA_146_52/COUT                  td                    0.046      15.360 r       uart_drive_1/fsm/N64_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.360         uart_drive_1/fsm/N64_sub10.co [8]
                                   td                    0.046      15.406 r       uart_drive_1/fsm/N64_sub10.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.406         uart_drive_1/fsm/N64_sub10.co [10]
 CLMA_146_56/Y2                    td                    0.211      15.617 f       uart_drive_1/fsm/N64_sub10.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.392      16.009         uart_drive_1/fsm/_N109
 CLMS_150_49/COUT                  td                    0.404      16.413 r       uart_drive_1/fsm/N64_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.413         uart_drive_1/fsm/N64_sub9.co [4]
                                   td                    0.046      16.459 r       uart_drive_1/fsm/N64_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.459         uart_drive_1/fsm/N64_sub9.co [6]
 CLMS_150_53/COUT                  td                    0.046      16.505 r       uart_drive_1/fsm/N64_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.505         uart_drive_1/fsm/N64_sub9.co [8]
                                   td                    0.046      16.551 r       uart_drive_1/fsm/N64_sub9.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.551         uart_drive_1/fsm/N64_sub9.co [10]
 CLMS_150_57/Y2                    td                    0.211      16.762 f       uart_drive_1/fsm/N64_sub9.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.529      17.291         uart_drive_1/fsm/_N120
 CLMA_146_36/COUT                  td                    0.409      17.700 r       uart_drive_1/fsm/N64_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.700         uart_drive_1/fsm/N64_sub8.co [4]
                                   td                    0.046      17.746 r       uart_drive_1/fsm/N64_sub8.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.746         uart_drive_1/fsm/N64_sub8.co [6]
 CLMA_146_40/COUT                  td                    0.046      17.792 r       uart_drive_1/fsm/N64_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.792         uart_drive_1/fsm/N64_sub8.co [8]
                                   td                    0.046      17.838 r       uart_drive_1/fsm/N64_sub8.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.838         uart_drive_1/fsm/N64_sub8.co [10]
 CLMA_146_44/Y2                    td                    0.218      18.056 r       uart_drive_1/fsm/N64_sub8.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.295      18.351         uart_drive_1/fsm/_N131
 CLMS_146_37/COUT                  td                    0.409      18.760 r       uart_drive_1/fsm/N64_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.760         uart_drive_1/fsm/N64_sub7.co [4]
                                   td                    0.046      18.806 r       uart_drive_1/fsm/N64_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.806         uart_drive_1/fsm/N64_sub7.co [6]
 CLMS_146_41/COUT                  td                    0.046      18.852 r       uart_drive_1/fsm/N64_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.852         uart_drive_1/fsm/N64_sub7.co [8]
                                   td                    0.046      18.898 r       uart_drive_1/fsm/N64_sub7.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.898         uart_drive_1/fsm/N64_sub7.co [10]
 CLMS_146_45/Y2                    td                    0.211      19.109 f       uart_drive_1/fsm/N64_sub7.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.487      19.596         uart_drive_1/fsm/_N142
 CLMS_150_37/COUT                  td                    0.409      20.005 r       uart_drive_1/fsm/N64_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.005         uart_drive_1/fsm/N64_sub6.co [4]
                                   td                    0.046      20.051 r       uart_drive_1/fsm/N64_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.051         uart_drive_1/fsm/N64_sub6.co [6]
 CLMS_150_41/COUT                  td                    0.046      20.097 r       uart_drive_1/fsm/N64_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.097         uart_drive_1/fsm/N64_sub6.co [8]
                                   td                    0.046      20.143 r       uart_drive_1/fsm/N64_sub6.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.143         uart_drive_1/fsm/N64_sub6.co [10]
 CLMS_150_45/Y2                    td                    0.211      20.354 f       uart_drive_1/fsm/N64_sub6.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.366      20.720         uart_drive_1/fsm/_N153
 CLMA_154_40/COUT                  td                    0.409      21.129 r       uart_drive_1/fsm/N64_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.129         uart_drive_1/fsm/N64_sub5.co [4]
                                   td                    0.046      21.175 r       uart_drive_1/fsm/N64_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.175         uart_drive_1/fsm/N64_sub5.co [6]
 CLMA_154_44/COUT                  td                    0.046      21.221 r       uart_drive_1/fsm/N64_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.221         uart_drive_1/fsm/N64_sub5.co [8]
                                   td                    0.046      21.267 r       uart_drive_1/fsm/N64_sub5.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.267         uart_drive_1/fsm/N64_sub5.co [10]
 CLMA_154_48/Y2                    td                    0.211      21.478 f       uart_drive_1/fsm/N64_sub5.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.509      21.987         uart_drive_1/fsm/_N164
 CLMS_158_37/COUT                  td                    0.409      22.396 r       uart_drive_1/fsm/N64_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.396         uart_drive_1/fsm/N64_sub4.co [4]
                                   td                    0.046      22.442 r       uart_drive_1/fsm/N64_sub4.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.442         uart_drive_1/fsm/N64_sub4.co [6]
 CLMS_158_41/COUT                  td                    0.046      22.488 r       uart_drive_1/fsm/N64_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.488         uart_drive_1/fsm/N64_sub4.co [8]
                                   td                    0.046      22.534 r       uart_drive_1/fsm/N64_sub4.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.534         uart_drive_1/fsm/N64_sub4.co [10]
 CLMS_158_45/Y2                    td                    0.211      22.745 f       uart_drive_1/fsm/N64_sub4.faddsub_11/gateop/Y
                                   net (fanout=10)       0.388      23.133         uart_drive_1/fsm/_N175
 CLMA_158_36/COUT                  td                    0.409      23.542 r       uart_drive_1/fsm/N64_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.542         uart_drive_1/fsm/N64_sub3.co [4]
                                   td                    0.046      23.588 r       uart_drive_1/fsm/N64_sub3.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.588         uart_drive_1/fsm/N64_sub3.co [6]
 CLMA_158_40/COUT                  td                    0.046      23.634 r       uart_drive_1/fsm/N64_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.634         uart_drive_1/fsm/N64_sub3.co [8]
                                   td                    0.046      23.680 r       uart_drive_1/fsm/N64_sub3.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.680         uart_drive_1/fsm/N64_sub3.co [10]
 CLMA_158_44/Y2                    td                    0.211      23.891 f       uart_drive_1/fsm/N64_sub3.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.494      24.385         uart_drive_1/fsm/_N186
 CLMA_162_36/COUT                  td                    0.409      24.794 r       uart_drive_1/fsm/N64_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.794         uart_drive_1/fsm/N64_sub2.co [4]
                                   td                    0.046      24.840 r       uart_drive_1/fsm/N64_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.840         uart_drive_1/fsm/N64_sub2.co [6]
 CLMA_162_40/COUT                  td                    0.046      24.886 r       uart_drive_1/fsm/N64_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.886         uart_drive_1/fsm/N64_sub2.co [8]
                                   td                    0.046      24.932 r       uart_drive_1/fsm/N64_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.932         uart_drive_1/fsm/N64_sub2.co [10]
 CLMA_162_44/Y2                    td                    0.218      25.150 r       uart_drive_1/fsm/N64_sub2.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.380      25.530         uart_drive_1/fsm/_N197
 CLMS_162_37/COUT                  td                    0.409      25.939 r       uart_drive_1/fsm/N64_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.939         uart_drive_1/fsm/N64_sub1.co [4]
                                   td                    0.046      25.985 r       uart_drive_1/fsm/N64_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.985         uart_drive_1/fsm/N64_sub1.co [6]
 CLMS_162_41/COUT                  td                    0.046      26.031 r       uart_drive_1/fsm/N64_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.031         uart_drive_1/fsm/N64_sub1.co [8]
                                   td                    0.046      26.077 r       uart_drive_1/fsm/N64_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.077         uart_drive_1/fsm/N64_sub1.co [10]
 CLMS_162_45/Y2                    td                    0.211      26.288 f       uart_drive_1/fsm/N64_sub1.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.386      26.674         uart_drive_1/fsm/_N208
 CLMA_166_36/COUT                  td                    0.409      27.083 r       uart_drive_1/fsm/N64_sub0.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.083         uart_drive_1/fsm/N64_sub0.co [4]
 CLMA_166_40/Y1                    td                    0.401      27.484 r       uart_drive_1/fsm/N64_sub0.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.347      27.831         uart_drive_1/fsm/_N214
                                   td                    0.263      28.094 f       uart_drive_1/fsm/N64_add_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.094         uart_drive_1/fsm/_N9420
 CLMS_166_41/COUT                  td                    0.046      28.140 r       uart_drive_1/fsm/N64_add_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.140         uart_drive_1/fsm/_N9422
 CLMS_166_45/Y0                    td                    0.216      28.356 f       uart_drive_1/fsm/N64_add_1_9/gateop/Y
                                   net (fanout=1)        0.367      28.723         uart_drive_1/fsm/_N229
 CLMS_162_45/D0                                                            f       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  28.723         Logic Levels: 60 
                                                                                   Logic: 15.760ns(62.522%), Route: 9.447ns(37.478%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769    1000.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040    1000.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489    1002.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1002.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936    1003.308         ntclkbufg_1      
 CLMS_162_45/CLK                                                           r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.177    1003.485                          
 clock uncertainty                                      -0.050    1003.435                          

 Setup time                                             -0.155    1003.280                          

 Data required time                                               1003.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.280                          
 Data arrival time                                                  28.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.557                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/CLK
Endpoint    : uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I0
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.308
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_154_61/CLK                                                           r       uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/CLK

 CLMA_154_61/Q0                    tco                   0.231       3.747 f       uart_drive_1/fsm/r_st_cnt[26]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.391       4.138         uart_drive_1/fsm/r_st_cnt [25]
 CLMA_162_56/COUT                  td                    0.280       4.418 r       uart_drive_1/fsm/N64_sub19.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.418         uart_drive_1/fsm/N64_sub19.co [4]
                                   td                    0.046       4.464 r       uart_drive_1/fsm/N64_sub19.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.464         uart_drive_1/fsm/N64_sub19.co [6]
 CLMA_162_60/COUT                  td                    0.046       4.510 r       uart_drive_1/fsm/N64_sub19.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.510         uart_drive_1/fsm/N64_sub19.co [8]
                                   td                    0.046       4.556 r       uart_drive_1/fsm/N64_sub19.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.556         uart_drive_1/fsm/N64_sub19.co [10]
 CLMA_162_68/Y2                    td                    0.211       4.767 f       uart_drive_1/fsm/N64_sub19.faddsub_11/gateop/Y
                                   net (fanout=10)       0.395       5.162         uart_drive_1/fsm/_N10
 CLMS_162_57/COUT                  td                    0.409       5.571 r       uart_drive_1/fsm/N64_sub18.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.571         uart_drive_1/fsm/N64_sub18.co [4]
                                   td                    0.046       5.617 r       uart_drive_1/fsm/N64_sub18.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.617         uart_drive_1/fsm/N64_sub18.co [6]
 CLMS_162_61/COUT                  td                    0.046       5.663 r       uart_drive_1/fsm/N64_sub18.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.663         uart_drive_1/fsm/N64_sub18.co [8]
                                   td                    0.046       5.709 r       uart_drive_1/fsm/N64_sub18.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.709         uart_drive_1/fsm/N64_sub18.co [10]
 CLMS_162_69/Y2                    td                    0.211       5.920 f       uart_drive_1/fsm/N64_sub18.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.513       6.433         uart_drive_1/fsm/_N21
 CLMA_154_52/COUT                  td                    0.404       6.837 r       uart_drive_1/fsm/N64_sub17.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.837         uart_drive_1/fsm/N64_sub17.co [4]
                                   td                    0.046       6.883 r       uart_drive_1/fsm/N64_sub17.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.883         uart_drive_1/fsm/N64_sub17.co [6]
 CLMA_154_56/COUT                  td                    0.046       6.929 r       uart_drive_1/fsm/N64_sub17.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.929         uart_drive_1/fsm/N64_sub17.co [8]
                                   td                    0.046       6.975 r       uart_drive_1/fsm/N64_sub17.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.975         uart_drive_1/fsm/N64_sub17.co [10]
 CLMA_154_60/Y2                    td                    0.211       7.186 f       uart_drive_1/fsm/N64_sub17.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.377       7.563         uart_drive_1/fsm/_N32
 CLMA_150_56/COUT                  td                    0.404       7.967 r       uart_drive_1/fsm/N64_sub16.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.967         uart_drive_1/fsm/N64_sub16.co [4]
                                   td                    0.046       8.013 r       uart_drive_1/fsm/N64_sub16.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.013         uart_drive_1/fsm/N64_sub16.co [6]
 CLMA_150_60/COUT                  td                    0.046       8.059 r       uart_drive_1/fsm/N64_sub16.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.059         uart_drive_1/fsm/N64_sub16.co [8]
                                   td                    0.046       8.105 r       uart_drive_1/fsm/N64_sub16.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.105         uart_drive_1/fsm/N64_sub16.co [10]
 CLMA_150_68/Y2                    td                    0.211       8.316 f       uart_drive_1/fsm/N64_sub16.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.371       8.687         uart_drive_1/fsm/_N43
                                   td                    0.385       9.072 f       uart_drive_1/fsm/N64_sub15.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.072         uart_drive_1/fsm/N64_sub15.co [6]
 CLMS_146_69/COUT                  td                    0.046       9.118 r       uart_drive_1/fsm/N64_sub15.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.118         uart_drive_1/fsm/N64_sub15.co [8]
                                   td                    0.046       9.164 r       uart_drive_1/fsm/N64_sub15.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.164         uart_drive_1/fsm/N64_sub15.co [10]
 CLMS_146_73/Y2                    td                    0.211       9.375 f       uart_drive_1/fsm/N64_sub15.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.558       9.933         uart_drive_1/fsm/_N54
 CLMA_166_56/COUT                  td                    0.409      10.342 r       uart_drive_1/fsm/N64_sub14.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.342         uart_drive_1/fsm/N64_sub14.co [4]
                                   td                    0.046      10.388 r       uart_drive_1/fsm/N64_sub14.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.388         uart_drive_1/fsm/N64_sub14.co [6]
 CLMA_166_60/COUT                  td                    0.046      10.434 r       uart_drive_1/fsm/N64_sub14.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.434         uart_drive_1/fsm/N64_sub14.co [8]
                                   td                    0.046      10.480 r       uart_drive_1/fsm/N64_sub14.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.480         uart_drive_1/fsm/N64_sub14.co [10]
 CLMA_166_68/Y2                    td                    0.211      10.691 f       uart_drive_1/fsm/N64_sub14.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.586      11.277         uart_drive_1/fsm/_N65
 CLMA_150_44/COUT                  td                    0.404      11.681 r       uart_drive_1/fsm/N64_sub13.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.681         uart_drive_1/fsm/N64_sub13.co [4]
                                   td                    0.046      11.727 r       uart_drive_1/fsm/N64_sub13.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.727         uart_drive_1/fsm/N64_sub13.co [6]
 CLMA_150_48/COUT                  td                    0.046      11.773 r       uart_drive_1/fsm/N64_sub13.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.773         uart_drive_1/fsm/N64_sub13.co [8]
                                   td                    0.046      11.819 r       uart_drive_1/fsm/N64_sub13.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.819         uart_drive_1/fsm/N64_sub13.co [10]
 CLMA_150_52/Y2                    td                    0.211      12.030 f       uart_drive_1/fsm/N64_sub13.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.382      12.412         uart_drive_1/fsm/_N76
 CLMS_146_49/COUT                  td                    0.404      12.816 r       uart_drive_1/fsm/N64_sub12.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.816         uart_drive_1/fsm/N64_sub12.co [4]
                                   td                    0.046      12.862 r       uart_drive_1/fsm/N64_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.862         uart_drive_1/fsm/N64_sub12.co [6]
 CLMS_146_53/COUT                  td                    0.046      12.908 r       uart_drive_1/fsm/N64_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.908         uart_drive_1/fsm/N64_sub12.co [8]
                                   td                    0.046      12.954 r       uart_drive_1/fsm/N64_sub12.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.954         uart_drive_1/fsm/N64_sub12.co [10]
 CLMS_146_57/Y2                    td                    0.218      13.172 r       uart_drive_1/fsm/N64_sub12.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.433      13.605         uart_drive_1/fsm/_N87
 CLMA_138_49/COUT                  td                    0.404      14.009 r       uart_drive_1/fsm/N64_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.009         uart_drive_1/fsm/N64_sub11.co [4]
                                   td                    0.046      14.055 r       uart_drive_1/fsm/N64_sub11.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.055         uart_drive_1/fsm/N64_sub11.co [6]
 CLMA_138_53/COUT                  td                    0.046      14.101 r       uart_drive_1/fsm/N64_sub11.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.101         uart_drive_1/fsm/N64_sub11.co [8]
                                   td                    0.046      14.147 r       uart_drive_1/fsm/N64_sub11.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.147         uart_drive_1/fsm/N64_sub11.co [10]
 CLMA_138_57/Y2                    td                    0.211      14.358 f       uart_drive_1/fsm/N64_sub11.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.501      14.859         uart_drive_1/fsm/_N98
 CLMA_146_48/COUT                  td                    0.409      15.268 r       uart_drive_1/fsm/N64_sub10.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.268         uart_drive_1/fsm/N64_sub10.co [4]
                                   td                    0.046      15.314 r       uart_drive_1/fsm/N64_sub10.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.314         uart_drive_1/fsm/N64_sub10.co [6]
 CLMA_146_52/COUT                  td                    0.046      15.360 r       uart_drive_1/fsm/N64_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.360         uart_drive_1/fsm/N64_sub10.co [8]
                                   td                    0.046      15.406 r       uart_drive_1/fsm/N64_sub10.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.406         uart_drive_1/fsm/N64_sub10.co [10]
 CLMA_146_56/Y2                    td                    0.211      15.617 f       uart_drive_1/fsm/N64_sub10.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.392      16.009         uart_drive_1/fsm/_N109
 CLMS_150_49/COUT                  td                    0.404      16.413 r       uart_drive_1/fsm/N64_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.413         uart_drive_1/fsm/N64_sub9.co [4]
                                   td                    0.046      16.459 r       uart_drive_1/fsm/N64_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.459         uart_drive_1/fsm/N64_sub9.co [6]
 CLMS_150_53/COUT                  td                    0.046      16.505 r       uart_drive_1/fsm/N64_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.505         uart_drive_1/fsm/N64_sub9.co [8]
                                   td                    0.046      16.551 r       uart_drive_1/fsm/N64_sub9.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.551         uart_drive_1/fsm/N64_sub9.co [10]
 CLMS_150_57/Y2                    td                    0.211      16.762 f       uart_drive_1/fsm/N64_sub9.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.529      17.291         uart_drive_1/fsm/_N120
 CLMA_146_36/COUT                  td                    0.409      17.700 r       uart_drive_1/fsm/N64_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.700         uart_drive_1/fsm/N64_sub8.co [4]
                                   td                    0.046      17.746 r       uart_drive_1/fsm/N64_sub8.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.746         uart_drive_1/fsm/N64_sub8.co [6]
 CLMA_146_40/COUT                  td                    0.046      17.792 r       uart_drive_1/fsm/N64_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.792         uart_drive_1/fsm/N64_sub8.co [8]
                                   td                    0.046      17.838 r       uart_drive_1/fsm/N64_sub8.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.838         uart_drive_1/fsm/N64_sub8.co [10]
 CLMA_146_44/Y2                    td                    0.218      18.056 r       uart_drive_1/fsm/N64_sub8.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.295      18.351         uart_drive_1/fsm/_N131
 CLMS_146_37/COUT                  td                    0.409      18.760 r       uart_drive_1/fsm/N64_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.760         uart_drive_1/fsm/N64_sub7.co [4]
                                   td                    0.046      18.806 r       uart_drive_1/fsm/N64_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.806         uart_drive_1/fsm/N64_sub7.co [6]
 CLMS_146_41/COUT                  td                    0.046      18.852 r       uart_drive_1/fsm/N64_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.852         uart_drive_1/fsm/N64_sub7.co [8]
                                   td                    0.046      18.898 r       uart_drive_1/fsm/N64_sub7.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.898         uart_drive_1/fsm/N64_sub7.co [10]
 CLMS_146_45/Y2                    td                    0.211      19.109 f       uart_drive_1/fsm/N64_sub7.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.487      19.596         uart_drive_1/fsm/_N142
 CLMS_150_37/COUT                  td                    0.409      20.005 r       uart_drive_1/fsm/N64_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.005         uart_drive_1/fsm/N64_sub6.co [4]
                                   td                    0.046      20.051 r       uart_drive_1/fsm/N64_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.051         uart_drive_1/fsm/N64_sub6.co [6]
 CLMS_150_41/COUT                  td                    0.046      20.097 r       uart_drive_1/fsm/N64_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.097         uart_drive_1/fsm/N64_sub6.co [8]
                                   td                    0.046      20.143 r       uart_drive_1/fsm/N64_sub6.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.143         uart_drive_1/fsm/N64_sub6.co [10]
 CLMS_150_45/Y2                    td                    0.211      20.354 f       uart_drive_1/fsm/N64_sub6.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.366      20.720         uart_drive_1/fsm/_N153
 CLMA_154_40/COUT                  td                    0.409      21.129 r       uart_drive_1/fsm/N64_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.129         uart_drive_1/fsm/N64_sub5.co [4]
                                   td                    0.046      21.175 r       uart_drive_1/fsm/N64_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.175         uart_drive_1/fsm/N64_sub5.co [6]
 CLMA_154_44/COUT                  td                    0.046      21.221 r       uart_drive_1/fsm/N64_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.221         uart_drive_1/fsm/N64_sub5.co [8]
                                   td                    0.046      21.267 r       uart_drive_1/fsm/N64_sub5.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.267         uart_drive_1/fsm/N64_sub5.co [10]
 CLMA_154_48/Y2                    td                    0.211      21.478 f       uart_drive_1/fsm/N64_sub5.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.509      21.987         uart_drive_1/fsm/_N164
 CLMS_158_37/COUT                  td                    0.409      22.396 r       uart_drive_1/fsm/N64_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.396         uart_drive_1/fsm/N64_sub4.co [4]
                                   td                    0.046      22.442 r       uart_drive_1/fsm/N64_sub4.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.442         uart_drive_1/fsm/N64_sub4.co [6]
 CLMS_158_41/COUT                  td                    0.046      22.488 r       uart_drive_1/fsm/N64_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.488         uart_drive_1/fsm/N64_sub4.co [8]
                                   td                    0.046      22.534 r       uart_drive_1/fsm/N64_sub4.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.534         uart_drive_1/fsm/N64_sub4.co [10]
 CLMS_158_45/Y2                    td                    0.211      22.745 f       uart_drive_1/fsm/N64_sub4.faddsub_11/gateop/Y
                                   net (fanout=10)       0.388      23.133         uart_drive_1/fsm/_N175
 CLMA_158_36/COUT                  td                    0.409      23.542 r       uart_drive_1/fsm/N64_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.542         uart_drive_1/fsm/N64_sub3.co [4]
                                   td                    0.046      23.588 r       uart_drive_1/fsm/N64_sub3.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.588         uart_drive_1/fsm/N64_sub3.co [6]
 CLMA_158_40/COUT                  td                    0.046      23.634 r       uart_drive_1/fsm/N64_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.634         uart_drive_1/fsm/N64_sub3.co [8]
                                   td                    0.046      23.680 r       uart_drive_1/fsm/N64_sub3.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.680         uart_drive_1/fsm/N64_sub3.co [10]
 CLMA_158_44/Y2                    td                    0.211      23.891 f       uart_drive_1/fsm/N64_sub3.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.494      24.385         uart_drive_1/fsm/_N186
 CLMA_162_36/COUT                  td                    0.409      24.794 r       uart_drive_1/fsm/N64_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.794         uart_drive_1/fsm/N64_sub2.co [4]
                                   td                    0.046      24.840 r       uart_drive_1/fsm/N64_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.840         uart_drive_1/fsm/N64_sub2.co [6]
 CLMA_162_40/COUT                  td                    0.046      24.886 r       uart_drive_1/fsm/N64_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.886         uart_drive_1/fsm/N64_sub2.co [8]
                                   td                    0.046      24.932 r       uart_drive_1/fsm/N64_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.932         uart_drive_1/fsm/N64_sub2.co [10]
 CLMA_162_44/Y2                    td                    0.218      25.150 r       uart_drive_1/fsm/N64_sub2.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.380      25.530         uart_drive_1/fsm/_N197
 CLMS_162_37/COUT                  td                    0.409      25.939 r       uart_drive_1/fsm/N64_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.939         uart_drive_1/fsm/N64_sub1.co [4]
                                   td                    0.046      25.985 r       uart_drive_1/fsm/N64_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.985         uart_drive_1/fsm/N64_sub1.co [6]
 CLMS_162_41/COUT                  td                    0.046      26.031 r       uart_drive_1/fsm/N64_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.031         uart_drive_1/fsm/N64_sub1.co [8]
                                   td                    0.046      26.077 r       uart_drive_1/fsm/N64_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.077         uart_drive_1/fsm/N64_sub1.co [10]
 CLMS_162_45/Y2                    td                    0.211      26.288 f       uart_drive_1/fsm/N64_sub1.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.386      26.674         uart_drive_1/fsm/_N208
 CLMA_166_36/COUT                  td                    0.409      27.083 r       uart_drive_1/fsm/N64_sub0.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.083         uart_drive_1/fsm/N64_sub0.co [4]
                                   td                    0.046      27.129 r       uart_drive_1/fsm/N64_sub0.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.129         uart_drive_1/fsm/N64_sub0.co [6]
 CLMA_166_40/COUT                  td                    0.046      27.175 r       uart_drive_1/fsm/N64_sub0.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.175         uart_drive_1/fsm/N64_sub0.co [8]
 CLMA_166_44/Y1                    td                    0.401      27.576 r       uart_drive_1/fsm/N64_sub0.faddsub_9/gateop_A2/Y1
                                   net (fanout=2)        0.247      27.823         uart_drive_1/fsm/_N218
 CLMS_162_45/DD                                                            r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  27.823         Logic Levels: 59 
                                                                                   Logic: 15.327ns(63.056%), Route: 8.980ns(36.944%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769    1000.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040    1000.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489    1002.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1002.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936    1003.308         ntclkbufg_1      
 CLMS_162_45/CLK                                                           r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.177    1003.485                          
 clock uncertainty                                      -0.050    1003.435                          

 Setup time                                             -0.133    1003.302                          

 Data required time                                               1003.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.302                          
 Data arrival time                                                  27.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       975.479                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.570
  Launch Clock Delay      :  3.308
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769       0.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040       0.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489       2.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936       3.308         ntclkbufg_1      
 CLMA_90_52/CLK                                                            r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_90_52/Q1                     tco                   0.188       3.496 f       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.192       3.688         uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/wr_addr [5]
 DRM_82_44/ADA0[9]                                                         f       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   3.688         Logic Levels: 0  
                                                                                   Logic: 0.188ns(49.474%), Route: 0.192ns(50.526%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.021       3.570         ntclkbufg_1      
 DRM_82_44/CLKA[0]                                                         r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       3.382                          
 clock uncertainty                                       0.000       3.382                          

 Hold time                                               0.129       3.511                          

 Data required time                                                  3.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.511                          
 Data arrival time                                                   3.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : receive/u_serial_port_rx/rcv_data[3]/opit_0_inv/CLK
Endpoint    : receive/reg_data[3]/opit_0_inv/D
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.308
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769       0.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040       0.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489       2.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936       3.308         ntclkbufg_1      
 CLMA_182_201/CLK                                                          r       receive/u_serial_port_rx/rcv_data[3]/opit_0_inv/CLK

 CLMA_182_201/Q3                   tco                   0.186       3.494 f       receive/u_serial_port_rx/rcv_data[3]/opit_0_inv/Q
                                   net (fanout=1)        0.065       3.559         receive/rcv_data [3]
 CLMA_182_200/AD                                                           f       receive/reg_data[3]/opit_0_inv/D

 Data arrival time                                                   3.559         Logic Levels: 0  
                                                                                   Logic: 0.186ns(74.104%), Route: 0.065ns(25.896%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_182_200/CLK                                                          r       receive/reg_data[3]/opit_0_inv/CLK
 clock pessimism                                        -0.192       3.324                          
 clock uncertainty                                       0.000       3.324                          

 Hold time                                               0.042       3.366                          

 Data required time                                                  3.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.366                          
 Data arrival time                                                   3.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv/D
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.308
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769       0.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040       0.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489       2.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936       3.308         ntclkbufg_1      
 CLMA_162_144/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv/CLK

 CLMA_162_144/Q3                   tco                   0.186       3.494 f       u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv/Q
                                   net (fanout=1)        0.061       3.555         u_CORES/u_debug_core_0/TRIG0_ff[0] [33]
 CLMA_162_144/AD                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv/D

 Data arrival time                                                   3.555         Logic Levels: 0  
                                                                                   Logic: 0.186ns(75.304%), Route: 0.061ns(24.696%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_162_144/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv/CLK
 clock pessimism                                        -0.207       3.309                          
 clock uncertainty                                       0.000       3.309                          

 Hold time                                               0.042       3.351                          

 Data required time                                                  3.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.351                          
 Data arrival time                                                   3.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.204                          
====================================================================================================

====================================================================================================

Startpoint  : yibiao_1/N240_m1/gopapm/CLK
Endpoint    : yibiao_1/phase_diff_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pll_adda|u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.642       0.642         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.642 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.967       1.609         ntclkbufg_0      
 APM_258_228/CLK                                                           r       yibiao_1/N240_m1/gopapm/CLK

 APM_258_228/PO[0]                 tco                   2.107       3.716 r       yibiao_1/N240_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       3.716         yibiao_1/_N7943  
 APM_258_240/P[10]                 td                    1.458       5.174 f       yibiao_1/N240_m2/gopapm/P[10]
                                   net (fanout=2)        0.683       5.857         yibiao_1/N982 [28]
                                   td                    0.262       6.119 f       yibiao_1/N242_sub31.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.119         yibiao_1/N242_sub31.co [2]
 CLMS_246_265/COUT                 td                    0.046       6.165 r       yibiao_1/N242_sub31.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.165         yibiao_1/N242_sub31.co [4]
                                   td                    0.046       6.211 r       yibiao_1/N242_sub31.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.211         yibiao_1/N242_sub31.co [6]
 CLMS_246_269/COUT                 td                    0.046       6.257 r       yibiao_1/N242_sub31.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.257         yibiao_1/N242_sub31.co [8]
                                   td                    0.046       6.303 r       yibiao_1/N242_sub31.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.303         yibiao_1/N242_sub31.co [10]
 CLMS_246_273/COUT                 td                    0.046       6.349 r       yibiao_1/N242_sub31.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.349         yibiao_1/N242_sub31.co [12]
                                   td                    0.046       6.395 r       yibiao_1/N242_sub31.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.395         yibiao_1/N242_sub31.co [14]
 CLMS_246_277/COUT                 td                    0.046       6.441 r       yibiao_1/N242_sub31.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.441         yibiao_1/N242_sub31.co [16]
                                   td                    0.046       6.487 r       yibiao_1/N242_sub31.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.487         yibiao_1/N242_sub31.co [18]
 CLMS_246_281/COUT                 td                    0.046       6.533 r       yibiao_1/N242_sub31.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.533         yibiao_1/N242_sub31.co [20]
                                   td                    0.046       6.579 r       yibiao_1/N242_sub31.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.579         yibiao_1/N242_sub31.co [22]
 CLMS_246_285/COUT                 td                    0.046       6.625 r       yibiao_1/N242_sub31.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.625         yibiao_1/N242_sub31.co [24]
 CLMS_246_289/Y0                   td                    0.216       6.841 f       yibiao_1/N242_sub31.faddsub_25/gateop/Y
                                   net (fanout=26)       1.021       7.862         yibiao_1/_N46    
 CLMA_250_252/COUT                 td                    0.415       8.277 r       yibiao_1/N242_sub30.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.277         yibiao_1/N242_sub30.co [11]
                                   td                    0.046       8.323 r       yibiao_1/N242_sub30.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.323         yibiao_1/N242_sub30.co [13]
 CLMA_250_256/COUT                 td                    0.046       8.369 r       yibiao_1/N242_sub30.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.369         yibiao_1/N242_sub30.co [15]
                                   td                    0.046       8.415 r       yibiao_1/N242_sub30.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.415         yibiao_1/N242_sub30.co [17]
 CLMA_250_260/COUT                 td                    0.046       8.461 r       yibiao_1/N242_sub30.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.461         yibiao_1/N242_sub30.co [19]
                                   td                    0.046       8.507 r       yibiao_1/N242_sub30.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.507         yibiao_1/N242_sub30.co [21]
 CLMA_250_264/COUT                 td                    0.046       8.553 r       yibiao_1/N242_sub30.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.553         yibiao_1/N242_sub30.co [23]
 CLMA_250_268/Y1                   td                    0.382       8.935 f       yibiao_1/N242_sub30.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.661       9.596         yibiao_1/_N71    
 CLMS_242_241/COUT                 td                    0.415      10.011 r       yibiao_1/N242_sub29.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.011         yibiao_1/N242_sub29.co [3]
                                   td                    0.046      10.057 r       yibiao_1/N242_sub29.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.057         yibiao_1/N242_sub29.co [5]
 CLMS_242_245/COUT                 td                    0.046      10.103 r       yibiao_1/N242_sub29.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.103         yibiao_1/N242_sub29.co [7]
                                   td                    0.046      10.149 r       yibiao_1/N242_sub29.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.149         yibiao_1/N242_sub29.co [9]
 CLMS_242_249/COUT                 td                    0.046      10.195 r       yibiao_1/N242_sub29.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.195         yibiao_1/N242_sub29.co [11]
                                   td                    0.046      10.241 r       yibiao_1/N242_sub29.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.241         yibiao_1/N242_sub29.co [13]
 CLMS_242_253/COUT                 td                    0.046      10.287 r       yibiao_1/N242_sub29.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.287         yibiao_1/N242_sub29.co [15]
                                   td                    0.046      10.333 r       yibiao_1/N242_sub29.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.333         yibiao_1/N242_sub29.co [17]
 CLMS_242_257/COUT                 td                    0.046      10.379 r       yibiao_1/N242_sub29.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.379         yibiao_1/N242_sub29.co [19]
                                   td                    0.046      10.425 r       yibiao_1/N242_sub29.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.425         yibiao_1/N242_sub29.co [21]
 CLMS_242_261/COUT                 td                    0.046      10.471 r       yibiao_1/N242_sub29.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.471         yibiao_1/N242_sub29.co [23]
 CLMS_242_265/Y1                   td                    0.401      10.872 r       yibiao_1/N242_sub29.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.548      11.420         yibiao_1/_N96    
                                   td                    0.385      11.805 f       yibiao_1/N242_sub28.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.805         yibiao_1/N242_sub28.co [1]
 CLMS_254_245/COUT                 td                    0.046      11.851 r       yibiao_1/N242_sub28.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.851         yibiao_1/N242_sub28.co [3]
                                   td                    0.046      11.897 r       yibiao_1/N242_sub28.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.897         yibiao_1/N242_sub28.co [5]
 CLMS_254_249/COUT                 td                    0.046      11.943 r       yibiao_1/N242_sub28.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.943         yibiao_1/N242_sub28.co [7]
                                   td                    0.046      11.989 r       yibiao_1/N242_sub28.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.989         yibiao_1/N242_sub28.co [9]
 CLMS_254_253/COUT                 td                    0.046      12.035 r       yibiao_1/N242_sub28.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.035         yibiao_1/N242_sub28.co [11]
                                   td                    0.046      12.081 r       yibiao_1/N242_sub28.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.081         yibiao_1/N242_sub28.co [13]
 CLMS_254_257/COUT                 td                    0.046      12.127 r       yibiao_1/N242_sub28.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.127         yibiao_1/N242_sub28.co [15]
                                   td                    0.046      12.173 r       yibiao_1/N242_sub28.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.173         yibiao_1/N242_sub28.co [17]
 CLMS_254_261/COUT                 td                    0.046      12.219 r       yibiao_1/N242_sub28.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.219         yibiao_1/N242_sub28.co [19]
                                   td                    0.046      12.265 r       yibiao_1/N242_sub28.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.265         yibiao_1/N242_sub28.co [21]
 CLMS_254_265/COUT                 td                    0.046      12.311 r       yibiao_1/N242_sub28.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.311         yibiao_1/N242_sub28.co [23]
 CLMS_254_269/Y1                   td                    0.382      12.693 f       yibiao_1/N242_sub28.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.526      13.219         yibiao_1/_N121   
                                   td                    0.385      13.604 f       yibiao_1/N242_sub27.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.604         yibiao_1/N242_sub27.co [1]
 CLMA_246_248/COUT                 td                    0.046      13.650 r       yibiao_1/N242_sub27.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.650         yibiao_1/N242_sub27.co [3]
                                   td                    0.046      13.696 r       yibiao_1/N242_sub27.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.696         yibiao_1/N242_sub27.co [5]
 CLMA_246_252/COUT                 td                    0.046      13.742 r       yibiao_1/N242_sub27.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.742         yibiao_1/N242_sub27.co [7]
                                   td                    0.046      13.788 r       yibiao_1/N242_sub27.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.788         yibiao_1/N242_sub27.co [9]
 CLMA_246_256/COUT                 td                    0.046      13.834 r       yibiao_1/N242_sub27.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.834         yibiao_1/N242_sub27.co [11]
                                   td                    0.046      13.880 r       yibiao_1/N242_sub27.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.880         yibiao_1/N242_sub27.co [13]
 CLMA_246_260/COUT                 td                    0.046      13.926 r       yibiao_1/N242_sub27.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.926         yibiao_1/N242_sub27.co [15]
                                   td                    0.046      13.972 r       yibiao_1/N242_sub27.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.972         yibiao_1/N242_sub27.co [17]
 CLMA_246_264/COUT                 td                    0.046      14.018 r       yibiao_1/N242_sub27.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.018         yibiao_1/N242_sub27.co [19]
                                   td                    0.046      14.064 r       yibiao_1/N242_sub27.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.064         yibiao_1/N242_sub27.co [21]
 CLMA_246_268/COUT                 td                    0.046      14.110 r       yibiao_1/N242_sub27.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.110         yibiao_1/N242_sub27.co [23]
 CLMA_246_272/Y1                   td                    0.382      14.492 f       yibiao_1/N242_sub27.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.788      15.280         yibiao_1/_N146   
 CLMS_270_245/COUT                 td                    0.412      15.692 r       yibiao_1/N242_sub26.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.692         yibiao_1/N242_sub26.co [3]
                                   td                    0.046      15.738 r       yibiao_1/N242_sub26.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.738         yibiao_1/N242_sub26.co [5]
 CLMS_270_249/COUT                 td                    0.046      15.784 r       yibiao_1/N242_sub26.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.784         yibiao_1/N242_sub26.co [7]
                                   td                    0.046      15.830 r       yibiao_1/N242_sub26.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.830         yibiao_1/N242_sub26.co [9]
 CLMS_270_253/COUT                 td                    0.046      15.876 r       yibiao_1/N242_sub26.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.876         yibiao_1/N242_sub26.co [11]
                                   td                    0.046      15.922 r       yibiao_1/N242_sub26.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.922         yibiao_1/N242_sub26.co [13]
 CLMS_270_257/COUT                 td                    0.046      15.968 r       yibiao_1/N242_sub26.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.968         yibiao_1/N242_sub26.co [15]
                                   td                    0.046      16.014 r       yibiao_1/N242_sub26.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.014         yibiao_1/N242_sub26.co [17]
 CLMS_270_261/COUT                 td                    0.046      16.060 r       yibiao_1/N242_sub26.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.060         yibiao_1/N242_sub26.co [19]
                                   td                    0.046      16.106 r       yibiao_1/N242_sub26.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.106         yibiao_1/N242_sub26.co [21]
 CLMS_270_265/COUT                 td                    0.046      16.152 r       yibiao_1/N242_sub26.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.152         yibiao_1/N242_sub26.co [23]
 CLMS_270_269/Y1                   td                    0.382      16.534 f       yibiao_1/N242_sub26.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.863      17.397         yibiao_1/_N171   
                                   td                    0.385      17.782 f       yibiao_1/N242_sub25.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.782         yibiao_1/N242_sub25.co [1]
 CLMS_226_249/COUT                 td                    0.046      17.828 r       yibiao_1/N242_sub25.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.828         yibiao_1/N242_sub25.co [3]
                                   td                    0.046      17.874 r       yibiao_1/N242_sub25.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.874         yibiao_1/N242_sub25.co [5]
 CLMS_226_253/COUT                 td                    0.046      17.920 r       yibiao_1/N242_sub25.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.920         yibiao_1/N242_sub25.co [7]
                                   td                    0.046      17.966 r       yibiao_1/N242_sub25.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.966         yibiao_1/N242_sub25.co [9]
 CLMS_226_257/COUT                 td                    0.046      18.012 r       yibiao_1/N242_sub25.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.012         yibiao_1/N242_sub25.co [11]
                                   td                    0.046      18.058 r       yibiao_1/N242_sub25.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.058         yibiao_1/N242_sub25.co [13]
 CLMS_226_261/COUT                 td                    0.046      18.104 r       yibiao_1/N242_sub25.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.104         yibiao_1/N242_sub25.co [15]
                                   td                    0.046      18.150 r       yibiao_1/N242_sub25.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.150         yibiao_1/N242_sub25.co [17]
 CLMS_226_265/COUT                 td                    0.046      18.196 r       yibiao_1/N242_sub25.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.196         yibiao_1/N242_sub25.co [19]
                                   td                    0.046      18.242 r       yibiao_1/N242_sub25.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.242         yibiao_1/N242_sub25.co [21]
 CLMS_226_269/COUT                 td                    0.046      18.288 r       yibiao_1/N242_sub25.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.288         yibiao_1/N242_sub25.co [23]
 CLMS_226_273/Y1                   td                    0.382      18.670 f       yibiao_1/N242_sub25.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.830      19.500         yibiao_1/_N196   
                                   td                    0.385      19.885 f       yibiao_1/N242_sub24.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.885         yibiao_1/N242_sub24.co [1]
 CLMS_246_237/COUT                 td                    0.046      19.931 r       yibiao_1/N242_sub24.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.931         yibiao_1/N242_sub24.co [3]
                                   td                    0.046      19.977 r       yibiao_1/N242_sub24.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.977         yibiao_1/N242_sub24.co [5]
 CLMS_246_241/COUT                 td                    0.046      20.023 r       yibiao_1/N242_sub24.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.023         yibiao_1/N242_sub24.co [7]
                                   td                    0.046      20.069 r       yibiao_1/N242_sub24.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.069         yibiao_1/N242_sub24.co [9]
 CLMS_246_245/COUT                 td                    0.046      20.115 r       yibiao_1/N242_sub24.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.115         yibiao_1/N242_sub24.co [11]
                                   td                    0.046      20.161 r       yibiao_1/N242_sub24.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.161         yibiao_1/N242_sub24.co [13]
 CLMS_246_249/COUT                 td                    0.046      20.207 r       yibiao_1/N242_sub24.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.207         yibiao_1/N242_sub24.co [15]
                                   td                    0.046      20.253 r       yibiao_1/N242_sub24.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.253         yibiao_1/N242_sub24.co [17]
 CLMS_246_253/COUT                 td                    0.046      20.299 r       yibiao_1/N242_sub24.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.299         yibiao_1/N242_sub24.co [19]
                                   td                    0.046      20.345 r       yibiao_1/N242_sub24.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.345         yibiao_1/N242_sub24.co [21]
 CLMS_246_257/COUT                 td                    0.046      20.391 r       yibiao_1/N242_sub24.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.391         yibiao_1/N242_sub24.co [23]
 CLMS_246_261/Y1                   td                    0.382      20.773 f       yibiao_1/N242_sub24.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.498      21.271         yibiao_1/_N221   
 CLMA_242_248/COUT                 td                    0.415      21.686 r       yibiao_1/N242_sub23.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.686         yibiao_1/N242_sub23.co [3]
                                   td                    0.046      21.732 r       yibiao_1/N242_sub23.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.732         yibiao_1/N242_sub23.co [5]
 CLMA_242_252/COUT                 td                    0.046      21.778 r       yibiao_1/N242_sub23.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.778         yibiao_1/N242_sub23.co [7]
                                   td                    0.046      21.824 r       yibiao_1/N242_sub23.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.824         yibiao_1/N242_sub23.co [9]
 CLMA_242_256/COUT                 td                    0.046      21.870 r       yibiao_1/N242_sub23.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.870         yibiao_1/N242_sub23.co [11]
                                   td                    0.046      21.916 r       yibiao_1/N242_sub23.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.916         yibiao_1/N242_sub23.co [13]
 CLMA_242_260/COUT                 td                    0.046      21.962 r       yibiao_1/N242_sub23.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.962         yibiao_1/N242_sub23.co [15]
                                   td                    0.046      22.008 r       yibiao_1/N242_sub23.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.008         yibiao_1/N242_sub23.co [17]
 CLMA_242_264/COUT                 td                    0.046      22.054 r       yibiao_1/N242_sub23.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.054         yibiao_1/N242_sub23.co [19]
                                   td                    0.046      22.100 r       yibiao_1/N242_sub23.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.100         yibiao_1/N242_sub23.co [21]
 CLMA_242_268/COUT                 td                    0.046      22.146 r       yibiao_1/N242_sub23.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.146         yibiao_1/N242_sub23.co [23]
 CLMA_242_272/Y1                   td                    0.382      22.528 f       yibiao_1/N242_sub23.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.781      23.309         yibiao_1/_N246   
 CLMS_266_249/COUT                 td                    0.412      23.721 r       yibiao_1/N242_sub22.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.721         yibiao_1/N242_sub22.co [3]
                                   td                    0.046      23.767 r       yibiao_1/N242_sub22.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.767         yibiao_1/N242_sub22.co [5]
 CLMS_266_253/COUT                 td                    0.046      23.813 r       yibiao_1/N242_sub22.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.813         yibiao_1/N242_sub22.co [7]
                                   td                    0.046      23.859 r       yibiao_1/N242_sub22.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.859         yibiao_1/N242_sub22.co [9]
 CLMS_266_257/COUT                 td                    0.046      23.905 r       yibiao_1/N242_sub22.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.905         yibiao_1/N242_sub22.co [11]
                                   td                    0.046      23.951 r       yibiao_1/N242_sub22.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.951         yibiao_1/N242_sub22.co [13]
 CLMS_266_261/COUT                 td                    0.046      23.997 r       yibiao_1/N242_sub22.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.997         yibiao_1/N242_sub22.co [15]
                                   td                    0.046      24.043 r       yibiao_1/N242_sub22.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.043         yibiao_1/N242_sub22.co [17]
 CLMS_266_265/COUT                 td                    0.046      24.089 r       yibiao_1/N242_sub22.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.089         yibiao_1/N242_sub22.co [19]
                                   td                    0.046      24.135 r       yibiao_1/N242_sub22.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.135         yibiao_1/N242_sub22.co [21]
 CLMS_266_269/COUT                 td                    0.046      24.181 r       yibiao_1/N242_sub22.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.181         yibiao_1/N242_sub22.co [23]
 CLMS_266_273/Y1                   td                    0.382      24.563 f       yibiao_1/N242_sub22.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.654      25.217         yibiao_1/_N271   
                                   td                    0.385      25.602 f       yibiao_1/N242_sub21.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.602         yibiao_1/N242_sub21.co [1]
 CLMS_262_245/COUT                 td                    0.046      25.648 r       yibiao_1/N242_sub21.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.648         yibiao_1/N242_sub21.co [3]
                                   td                    0.046      25.694 r       yibiao_1/N242_sub21.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.694         yibiao_1/N242_sub21.co [5]
 CLMS_262_249/COUT                 td                    0.046      25.740 r       yibiao_1/N242_sub21.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.740         yibiao_1/N242_sub21.co [7]
                                   td                    0.046      25.786 r       yibiao_1/N242_sub21.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.786         yibiao_1/N242_sub21.co [9]
 CLMS_262_253/COUT                 td                    0.046      25.832 r       yibiao_1/N242_sub21.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.832         yibiao_1/N242_sub21.co [11]
                                   td                    0.046      25.878 r       yibiao_1/N242_sub21.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.878         yibiao_1/N242_sub21.co [13]
 CLMS_262_257/COUT                 td                    0.046      25.924 r       yibiao_1/N242_sub21.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.924         yibiao_1/N242_sub21.co [15]
                                   td                    0.046      25.970 r       yibiao_1/N242_sub21.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.970         yibiao_1/N242_sub21.co [17]
 CLMS_262_261/COUT                 td                    0.046      26.016 r       yibiao_1/N242_sub21.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.016         yibiao_1/N242_sub21.co [19]
                                   td                    0.046      26.062 r       yibiao_1/N242_sub21.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.062         yibiao_1/N242_sub21.co [21]
 CLMS_262_265/COUT                 td                    0.046      26.108 r       yibiao_1/N242_sub21.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.108         yibiao_1/N242_sub21.co [23]
 CLMS_262_269/Y1                   td                    0.382      26.490 f       yibiao_1/N242_sub21.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.542      27.032         yibiao_1/_N296   
                                   td                    0.385      27.417 f       yibiao_1/N242_sub20.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.417         yibiao_1/N242_sub20.co [1]
 CLMA_262_240/COUT                 td                    0.046      27.463 r       yibiao_1/N242_sub20.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.463         yibiao_1/N242_sub20.co [3]
                                   td                    0.046      27.509 r       yibiao_1/N242_sub20.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.509         yibiao_1/N242_sub20.co [5]
 CLMA_262_244/COUT                 td                    0.046      27.555 r       yibiao_1/N242_sub20.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.555         yibiao_1/N242_sub20.co [7]
                                   td                    0.046      27.601 r       yibiao_1/N242_sub20.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.601         yibiao_1/N242_sub20.co [9]
 CLMA_262_248/COUT                 td                    0.046      27.647 r       yibiao_1/N242_sub20.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.647         yibiao_1/N242_sub20.co [11]
                                   td                    0.046      27.693 r       yibiao_1/N242_sub20.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.693         yibiao_1/N242_sub20.co [13]
 CLMA_262_252/COUT                 td                    0.046      27.739 r       yibiao_1/N242_sub20.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.739         yibiao_1/N242_sub20.co [15]
                                   td                    0.046      27.785 r       yibiao_1/N242_sub20.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.785         yibiao_1/N242_sub20.co [17]
 CLMA_262_256/COUT                 td                    0.046      27.831 r       yibiao_1/N242_sub20.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.831         yibiao_1/N242_sub20.co [19]
                                   td                    0.046      27.877 r       yibiao_1/N242_sub20.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.877         yibiao_1/N242_sub20.co [21]
 CLMA_262_260/COUT                 td                    0.046      27.923 r       yibiao_1/N242_sub20.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.923         yibiao_1/N242_sub20.co [23]
 CLMA_262_264/Y1                   td                    0.382      28.305 f       yibiao_1/N242_sub20.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.690      28.995         yibiao_1/_N321   
 CLMA_254_244/COUT                 td                    0.412      29.407 r       yibiao_1/N242_sub19.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.407         yibiao_1/N242_sub19.co [3]
                                   td                    0.046      29.453 r       yibiao_1/N242_sub19.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.453         yibiao_1/N242_sub19.co [5]
 CLMA_254_248/COUT                 td                    0.046      29.499 r       yibiao_1/N242_sub19.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.499         yibiao_1/N242_sub19.co [7]
                                   td                    0.046      29.545 r       yibiao_1/N242_sub19.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.545         yibiao_1/N242_sub19.co [9]
 CLMA_254_252/COUT                 td                    0.046      29.591 r       yibiao_1/N242_sub19.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.591         yibiao_1/N242_sub19.co [11]
                                   td                    0.046      29.637 r       yibiao_1/N242_sub19.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.637         yibiao_1/N242_sub19.co [13]
 CLMA_254_256/COUT                 td                    0.046      29.683 r       yibiao_1/N242_sub19.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.683         yibiao_1/N242_sub19.co [15]
                                   td                    0.046      29.729 r       yibiao_1/N242_sub19.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.729         yibiao_1/N242_sub19.co [17]
 CLMA_254_260/COUT                 td                    0.046      29.775 r       yibiao_1/N242_sub19.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.775         yibiao_1/N242_sub19.co [19]
                                   td                    0.046      29.821 r       yibiao_1/N242_sub19.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.821         yibiao_1/N242_sub19.co [21]
 CLMA_254_264/COUT                 td                    0.046      29.867 r       yibiao_1/N242_sub19.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.867         yibiao_1/N242_sub19.co [23]
 CLMA_254_268/Y1                   td                    0.401      30.268 r       yibiao_1/N242_sub19.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.729      30.997         yibiao_1/_N346   
                                   td                    0.385      31.382 f       yibiao_1/N242_sub18.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.382         yibiao_1/N242_sub18.co [1]
 CLMA_250_241/COUT                 td                    0.046      31.428 r       yibiao_1/N242_sub18.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.428         yibiao_1/N242_sub18.co [3]
                                   td                    0.046      31.474 r       yibiao_1/N242_sub18.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.474         yibiao_1/N242_sub18.co [5]
 CLMA_250_245/COUT                 td                    0.046      31.520 r       yibiao_1/N242_sub18.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.520         yibiao_1/N242_sub18.co [7]
                                   td                    0.046      31.566 r       yibiao_1/N242_sub18.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.566         yibiao_1/N242_sub18.co [9]
 CLMA_250_249/COUT                 td                    0.046      31.612 r       yibiao_1/N242_sub18.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.612         yibiao_1/N242_sub18.co [11]
                                   td                    0.046      31.658 r       yibiao_1/N242_sub18.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.658         yibiao_1/N242_sub18.co [13]
 CLMA_250_253/COUT                 td                    0.046      31.704 r       yibiao_1/N242_sub18.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.704         yibiao_1/N242_sub18.co [15]
                                   td                    0.046      31.750 r       yibiao_1/N242_sub18.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.750         yibiao_1/N242_sub18.co [17]
 CLMA_250_257/COUT                 td                    0.046      31.796 r       yibiao_1/N242_sub18.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.796         yibiao_1/N242_sub18.co [19]
                                   td                    0.046      31.842 r       yibiao_1/N242_sub18.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.842         yibiao_1/N242_sub18.co [21]
 CLMA_250_261/COUT                 td                    0.046      31.888 r       yibiao_1/N242_sub18.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.888         yibiao_1/N242_sub18.co [23]
 CLMA_250_265/Y1                   td                    0.382      32.270 f       yibiao_1/N242_sub18.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.600      32.870         yibiao_1/_N371   
 CLMA_266_240/COUT                 td                    0.415      33.285 r       yibiao_1/N242_sub17.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.285         yibiao_1/N242_sub17.co [3]
                                   td                    0.046      33.331 r       yibiao_1/N242_sub17.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.331         yibiao_1/N242_sub17.co [5]
 CLMA_266_244/COUT                 td                    0.046      33.377 r       yibiao_1/N242_sub17.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.377         yibiao_1/N242_sub17.co [7]
                                   td                    0.046      33.423 r       yibiao_1/N242_sub17.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.423         yibiao_1/N242_sub17.co [9]
 CLMA_266_248/COUT                 td                    0.046      33.469 r       yibiao_1/N242_sub17.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.469         yibiao_1/N242_sub17.co [11]
                                   td                    0.046      33.515 r       yibiao_1/N242_sub17.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.515         yibiao_1/N242_sub17.co [13]
 CLMA_266_252/COUT                 td                    0.046      33.561 r       yibiao_1/N242_sub17.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.561         yibiao_1/N242_sub17.co [15]
                                   td                    0.046      33.607 r       yibiao_1/N242_sub17.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.607         yibiao_1/N242_sub17.co [17]
 CLMA_266_256/COUT                 td                    0.046      33.653 r       yibiao_1/N242_sub17.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.653         yibiao_1/N242_sub17.co [19]
                                   td                    0.046      33.699 r       yibiao_1/N242_sub17.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.699         yibiao_1/N242_sub17.co [21]
 CLMA_266_260/COUT                 td                    0.046      33.745 r       yibiao_1/N242_sub17.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.745         yibiao_1/N242_sub17.co [23]
 CLMA_266_264/Y1                   td                    0.382      34.127 f       yibiao_1/N242_sub17.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.522      34.649         yibiao_1/_N396   
                                   td                    0.385      35.034 f       yibiao_1/N242_sub16.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.034         yibiao_1/N242_sub16.co [1]
 CLMA_270_240/COUT                 td                    0.046      35.080 r       yibiao_1/N242_sub16.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.080         yibiao_1/N242_sub16.co [3]
                                   td                    0.046      35.126 r       yibiao_1/N242_sub16.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.126         yibiao_1/N242_sub16.co [5]
 CLMA_270_244/COUT                 td                    0.046      35.172 r       yibiao_1/N242_sub16.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.172         yibiao_1/N242_sub16.co [7]
                                   td                    0.046      35.218 r       yibiao_1/N242_sub16.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.218         yibiao_1/N242_sub16.co [9]
 CLMA_270_248/COUT                 td                    0.046      35.264 r       yibiao_1/N242_sub16.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.264         yibiao_1/N242_sub16.co [11]
                                   td                    0.046      35.310 r       yibiao_1/N242_sub16.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.310         yibiao_1/N242_sub16.co [13]
 CLMA_270_252/COUT                 td                    0.046      35.356 r       yibiao_1/N242_sub16.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.356         yibiao_1/N242_sub16.co [15]
                                   td                    0.046      35.402 r       yibiao_1/N242_sub16.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.402         yibiao_1/N242_sub16.co [17]
 CLMA_270_256/COUT                 td                    0.046      35.448 r       yibiao_1/N242_sub16.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.448         yibiao_1/N242_sub16.co [19]
                                   td                    0.046      35.494 r       yibiao_1/N242_sub16.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.494         yibiao_1/N242_sub16.co [21]
 CLMA_270_260/COUT                 td                    0.046      35.540 r       yibiao_1/N242_sub16.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.540         yibiao_1/N242_sub16.co [23]
 CLMA_270_264/Y1                   td                    0.401      35.941 r       yibiao_1/N242_sub16.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.506      36.447         yibiao_1/_N421   
 CLMA_274_248/COUT                 td                    0.412      36.859 r       yibiao_1/N242_sub15.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.859         yibiao_1/N242_sub15.co [3]
                                   td                    0.046      36.905 r       yibiao_1/N242_sub15.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.905         yibiao_1/N242_sub15.co [5]
 CLMA_274_252/COUT                 td                    0.046      36.951 r       yibiao_1/N242_sub15.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.951         yibiao_1/N242_sub15.co [7]
                                   td                    0.046      36.997 r       yibiao_1/N242_sub15.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.997         yibiao_1/N242_sub15.co [9]
 CLMA_274_256/COUT                 td                    0.046      37.043 r       yibiao_1/N242_sub15.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.043         yibiao_1/N242_sub15.co [11]
                                   td                    0.046      37.089 r       yibiao_1/N242_sub15.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.089         yibiao_1/N242_sub15.co [13]
 CLMA_274_260/COUT                 td                    0.046      37.135 r       yibiao_1/N242_sub15.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.135         yibiao_1/N242_sub15.co [15]
                                   td                    0.046      37.181 r       yibiao_1/N242_sub15.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.181         yibiao_1/N242_sub15.co [17]
 CLMA_274_264/COUT                 td                    0.046      37.227 r       yibiao_1/N242_sub15.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.227         yibiao_1/N242_sub15.co [19]
                                   td                    0.046      37.273 r       yibiao_1/N242_sub15.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.273         yibiao_1/N242_sub15.co [21]
 CLMA_274_268/COUT                 td                    0.046      37.319 r       yibiao_1/N242_sub15.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.319         yibiao_1/N242_sub15.co [23]
 CLMA_274_272/Y1                   td                    0.401      37.720 r       yibiao_1/N242_sub15.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.329      38.049         yibiao_1/_N446   
                                   td                    0.385      38.434 f       yibiao_1/N242_sub14.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.434         yibiao_1/N242_sub14.co [1]
 CLMS_274_257/COUT                 td                    0.046      38.480 r       yibiao_1/N242_sub14.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.480         yibiao_1/N242_sub14.co [3]
                                   td                    0.046      38.526 r       yibiao_1/N242_sub14.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.526         yibiao_1/N242_sub14.co [5]
 CLMS_274_261/COUT                 td                    0.046      38.572 r       yibiao_1/N242_sub14.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.572         yibiao_1/N242_sub14.co [7]
                                   td                    0.046      38.618 r       yibiao_1/N242_sub14.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.618         yibiao_1/N242_sub14.co [9]
 CLMS_274_265/COUT                 td                    0.046      38.664 r       yibiao_1/N242_sub14.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.664         yibiao_1/N242_sub14.co [11]
                                   td                    0.046      38.710 r       yibiao_1/N242_sub14.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.710         yibiao_1/N242_sub14.co [13]
 CLMS_274_269/COUT                 td                    0.046      38.756 r       yibiao_1/N242_sub14.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.756         yibiao_1/N242_sub14.co [15]
                                   td                    0.046      38.802 r       yibiao_1/N242_sub14.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.802         yibiao_1/N242_sub14.co [17]
 CLMS_274_273/COUT                 td                    0.046      38.848 r       yibiao_1/N242_sub14.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.848         yibiao_1/N242_sub14.co [19]
                                   td                    0.046      38.894 r       yibiao_1/N242_sub14.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.894         yibiao_1/N242_sub14.co [21]
 CLMS_274_277/COUT                 td                    0.046      38.940 r       yibiao_1/N242_sub14.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.940         yibiao_1/N242_sub14.co [23]
 CLMS_274_281/Y1                   td                    0.382      39.322 f       yibiao_1/N242_sub14.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.768      40.090         yibiao_1/_N471   
 CLMA_282_240/COUT                 td                    0.412      40.502 r       yibiao_1/N242_sub13.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.502         yibiao_1/N242_sub13.co [3]
                                   td                    0.046      40.548 r       yibiao_1/N242_sub13.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.548         yibiao_1/N242_sub13.co [5]
 CLMA_282_244/COUT                 td                    0.046      40.594 r       yibiao_1/N242_sub13.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.594         yibiao_1/N242_sub13.co [7]
                                   td                    0.046      40.640 r       yibiao_1/N242_sub13.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.640         yibiao_1/N242_sub13.co [9]
 CLMA_282_248/COUT                 td                    0.046      40.686 r       yibiao_1/N242_sub13.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.686         yibiao_1/N242_sub13.co [11]
                                   td                    0.046      40.732 r       yibiao_1/N242_sub13.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.732         yibiao_1/N242_sub13.co [13]
 CLMA_282_252/COUT                 td                    0.046      40.778 r       yibiao_1/N242_sub13.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.778         yibiao_1/N242_sub13.co [15]
                                   td                    0.046      40.824 r       yibiao_1/N242_sub13.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.824         yibiao_1/N242_sub13.co [17]
 CLMA_282_256/COUT                 td                    0.046      40.870 r       yibiao_1/N242_sub13.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.870         yibiao_1/N242_sub13.co [19]
                                   td                    0.046      40.916 r       yibiao_1/N242_sub13.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.916         yibiao_1/N242_sub13.co [21]
 CLMA_282_260/COUT                 td                    0.046      40.962 r       yibiao_1/N242_sub13.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.962         yibiao_1/N242_sub13.co [23]
 CLMA_282_264/Y1                   td                    0.382      41.344 f       yibiao_1/N242_sub13.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.739      42.083         yibiao_1/_N496   
 CLMA_286_236/COUT                 td                    0.412      42.495 r       yibiao_1/N242_sub12.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.495         yibiao_1/N242_sub12.co [3]
                                   td                    0.046      42.541 r       yibiao_1/N242_sub12.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.541         yibiao_1/N242_sub12.co [5]
 CLMA_286_240/COUT                 td                    0.046      42.587 r       yibiao_1/N242_sub12.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.587         yibiao_1/N242_sub12.co [7]
                                   td                    0.046      42.633 r       yibiao_1/N242_sub12.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.633         yibiao_1/N242_sub12.co [9]
 CLMA_286_244/COUT                 td                    0.046      42.679 r       yibiao_1/N242_sub12.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.679         yibiao_1/N242_sub12.co [11]
                                   td                    0.046      42.725 r       yibiao_1/N242_sub12.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.725         yibiao_1/N242_sub12.co [13]
 CLMA_286_248/COUT                 td                    0.046      42.771 r       yibiao_1/N242_sub12.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.771         yibiao_1/N242_sub12.co [15]
                                   td                    0.046      42.817 r       yibiao_1/N242_sub12.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.817         yibiao_1/N242_sub12.co [17]
 CLMA_286_252/COUT                 td                    0.046      42.863 r       yibiao_1/N242_sub12.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.863         yibiao_1/N242_sub12.co [19]
                                   td                    0.046      42.909 r       yibiao_1/N242_sub12.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.909         yibiao_1/N242_sub12.co [21]
 CLMA_286_256/COUT                 td                    0.046      42.955 r       yibiao_1/N242_sub12.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.955         yibiao_1/N242_sub12.co [23]
 CLMA_286_260/Y1                   td                    0.382      43.337 f       yibiao_1/N242_sub12.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.533      43.870         yibiao_1/_N521   
 CLMS_282_237/COUT                 td                    0.415      44.285 r       yibiao_1/N242_sub11.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.285         yibiao_1/N242_sub11.co [3]
                                   td                    0.046      44.331 r       yibiao_1/N242_sub11.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.331         yibiao_1/N242_sub11.co [5]
 CLMS_282_241/COUT                 td                    0.046      44.377 r       yibiao_1/N242_sub11.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.377         yibiao_1/N242_sub11.co [7]
                                   td                    0.046      44.423 r       yibiao_1/N242_sub11.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.423         yibiao_1/N242_sub11.co [9]
 CLMS_282_245/COUT                 td                    0.046      44.469 r       yibiao_1/N242_sub11.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.469         yibiao_1/N242_sub11.co [11]
                                   td                    0.046      44.515 r       yibiao_1/N242_sub11.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.515         yibiao_1/N242_sub11.co [13]
 CLMS_282_249/COUT                 td                    0.046      44.561 r       yibiao_1/N242_sub11.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.561         yibiao_1/N242_sub11.co [15]
                                   td                    0.046      44.607 r       yibiao_1/N242_sub11.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.607         yibiao_1/N242_sub11.co [17]
 CLMS_282_253/COUT                 td                    0.046      44.653 r       yibiao_1/N242_sub11.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.653         yibiao_1/N242_sub11.co [19]
                                   td                    0.046      44.699 r       yibiao_1/N242_sub11.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.699         yibiao_1/N242_sub11.co [21]
 CLMS_282_257/COUT                 td                    0.046      44.745 r       yibiao_1/N242_sub11.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.745         yibiao_1/N242_sub11.co [23]
 CLMS_282_261/Y1                   td                    0.382      45.127 f       yibiao_1/N242_sub11.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.660      45.787         yibiao_1/_N546   
 CLMA_286_229/COUT                 td                    0.412      46.199 r       yibiao_1/N242_sub10.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.199         yibiao_1/N242_sub10.co [3]
                                   td                    0.046      46.245 r       yibiao_1/N242_sub10.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.245         yibiao_1/N242_sub10.co [5]
 CLMA_286_233/COUT                 td                    0.046      46.291 r       yibiao_1/N242_sub10.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.291         yibiao_1/N242_sub10.co [7]
                                   td                    0.046      46.337 r       yibiao_1/N242_sub10.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.337         yibiao_1/N242_sub10.co [9]
 CLMA_286_237/COUT                 td                    0.046      46.383 r       yibiao_1/N242_sub10.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.383         yibiao_1/N242_sub10.co [11]
                                   td                    0.046      46.429 r       yibiao_1/N242_sub10.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.429         yibiao_1/N242_sub10.co [13]
 CLMA_286_241/COUT                 td                    0.046      46.475 r       yibiao_1/N242_sub10.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.475         yibiao_1/N242_sub10.co [15]
                                   td                    0.046      46.521 r       yibiao_1/N242_sub10.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.521         yibiao_1/N242_sub10.co [17]
 CLMA_286_245/COUT                 td                    0.046      46.567 r       yibiao_1/N242_sub10.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.567         yibiao_1/N242_sub10.co [19]
                                   td                    0.046      46.613 r       yibiao_1/N242_sub10.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.613         yibiao_1/N242_sub10.co [21]
 CLMA_286_249/COUT                 td                    0.046      46.659 r       yibiao_1/N242_sub10.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.659         yibiao_1/N242_sub10.co [23]
 CLMA_286_253/Y1                   td                    0.382      47.041 f       yibiao_1/N242_sub10.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.541      47.582         yibiao_1/_N571   
 CLMA_290_224/COUT                 td                    0.415      47.997 r       yibiao_1/N242_sub9.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.997         yibiao_1/N242_sub9.co [3]
                                   td                    0.046      48.043 r       yibiao_1/N242_sub9.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.043         yibiao_1/N242_sub9.co [5]
 CLMA_290_228/COUT                 td                    0.046      48.089 r       yibiao_1/N242_sub9.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.089         yibiao_1/N242_sub9.co [7]
                                   td                    0.046      48.135 r       yibiao_1/N242_sub9.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.135         yibiao_1/N242_sub9.co [9]
 CLMA_290_232/COUT                 td                    0.046      48.181 r       yibiao_1/N242_sub9.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.181         yibiao_1/N242_sub9.co [11]
                                   td                    0.046      48.227 r       yibiao_1/N242_sub9.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.227         yibiao_1/N242_sub9.co [13]
 CLMA_290_236/COUT                 td                    0.046      48.273 r       yibiao_1/N242_sub9.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.273         yibiao_1/N242_sub9.co [15]
                                   td                    0.046      48.319 r       yibiao_1/N242_sub9.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.319         yibiao_1/N242_sub9.co [17]
 CLMA_290_240/COUT                 td                    0.046      48.365 r       yibiao_1/N242_sub9.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.365         yibiao_1/N242_sub9.co [19]
                                   td                    0.046      48.411 r       yibiao_1/N242_sub9.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.411         yibiao_1/N242_sub9.co [21]
 CLMA_290_244/COUT                 td                    0.046      48.457 r       yibiao_1/N242_sub9.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.457         yibiao_1/N242_sub9.co [23]
 CLMA_290_248/Y1                   td                    0.382      48.839 f       yibiao_1/N242_sub9.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.663      49.502         yibiao_1/_N596   
 CLMS_274_229/COUT                 td                    0.412      49.914 r       yibiao_1/N242_sub8.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.914         yibiao_1/N242_sub8.co [3]
                                   td                    0.046      49.960 r       yibiao_1/N242_sub8.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.960         yibiao_1/N242_sub8.co [5]
 CLMS_274_233/COUT                 td                    0.046      50.006 r       yibiao_1/N242_sub8.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.006         yibiao_1/N242_sub8.co [7]
                                   td                    0.046      50.052 r       yibiao_1/N242_sub8.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.052         yibiao_1/N242_sub8.co [9]
 CLMS_274_237/COUT                 td                    0.046      50.098 r       yibiao_1/N242_sub8.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.098         yibiao_1/N242_sub8.co [11]
                                   td                    0.046      50.144 r       yibiao_1/N242_sub8.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.144         yibiao_1/N242_sub8.co [13]
 CLMS_274_241/COUT                 td                    0.046      50.190 r       yibiao_1/N242_sub8.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.190         yibiao_1/N242_sub8.co [15]
                                   td                    0.046      50.236 r       yibiao_1/N242_sub8.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.236         yibiao_1/N242_sub8.co [17]
 CLMS_274_245/COUT                 td                    0.046      50.282 r       yibiao_1/N242_sub8.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.282         yibiao_1/N242_sub8.co [19]
                                   td                    0.046      50.328 r       yibiao_1/N242_sub8.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.328         yibiao_1/N242_sub8.co [21]
 CLMS_274_249/COUT                 td                    0.046      50.374 r       yibiao_1/N242_sub8.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.374         yibiao_1/N242_sub8.co [23]
 CLMS_274_253/Y1                   td                    0.382      50.756 f       yibiao_1/N242_sub8.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.551      51.307         yibiao_1/_N621   
 CLMA_274_220/COUT                 td                    0.412      51.719 r       yibiao_1/N242_sub7.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.719         yibiao_1/N242_sub7.co [3]
                                   td                    0.046      51.765 r       yibiao_1/N242_sub7.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.765         yibiao_1/N242_sub7.co [5]
 CLMA_274_224/COUT                 td                    0.046      51.811 r       yibiao_1/N242_sub7.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.811         yibiao_1/N242_sub7.co [7]
                                   td                    0.046      51.857 r       yibiao_1/N242_sub7.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.857         yibiao_1/N242_sub7.co [9]
 CLMA_274_228/COUT                 td                    0.046      51.903 r       yibiao_1/N242_sub7.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.903         yibiao_1/N242_sub7.co [11]
                                   td                    0.046      51.949 r       yibiao_1/N242_sub7.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.949         yibiao_1/N242_sub7.co [13]
 CLMA_274_232/COUT                 td                    0.046      51.995 r       yibiao_1/N242_sub7.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.995         yibiao_1/N242_sub7.co [15]
                                   td                    0.046      52.041 r       yibiao_1/N242_sub7.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.041         yibiao_1/N242_sub7.co [17]
 CLMA_274_236/COUT                 td                    0.046      52.087 r       yibiao_1/N242_sub7.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.087         yibiao_1/N242_sub7.co [19]
                                   td                    0.046      52.133 r       yibiao_1/N242_sub7.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.133         yibiao_1/N242_sub7.co [21]
 CLMA_274_240/COUT                 td                    0.046      52.179 r       yibiao_1/N242_sub7.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.179         yibiao_1/N242_sub7.co [23]
 CLMA_274_244/Y1                   td                    0.382      52.561 f       yibiao_1/N242_sub7.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       0.653      53.214         yibiao_1/_N646   
 CLMS_270_217/COUT                 td                    0.412      53.626 r       yibiao_1/N242_sub6.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.626         yibiao_1/N242_sub6.co [3]
                                   td                    0.046      53.672 r       yibiao_1/N242_sub6.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.672         yibiao_1/N242_sub6.co [5]
 CLMS_270_221/COUT                 td                    0.046      53.718 r       yibiao_1/N242_sub6.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.718         yibiao_1/N242_sub6.co [7]
                                   td                    0.046      53.764 r       yibiao_1/N242_sub6.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.764         yibiao_1/N242_sub6.co [9]
 CLMS_270_225/COUT                 td                    0.046      53.810 r       yibiao_1/N242_sub6.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.810         yibiao_1/N242_sub6.co [11]
                                   td                    0.046      53.856 r       yibiao_1/N242_sub6.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.856         yibiao_1/N242_sub6.co [13]
 CLMS_270_229/COUT                 td                    0.046      53.902 r       yibiao_1/N242_sub6.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.902         yibiao_1/N242_sub6.co [15]
                                   td                    0.046      53.948 r       yibiao_1/N242_sub6.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.948         yibiao_1/N242_sub6.co [17]
 CLMS_270_233/COUT                 td                    0.046      53.994 r       yibiao_1/N242_sub6.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.994         yibiao_1/N242_sub6.co [19]
                                   td                    0.046      54.040 r       yibiao_1/N242_sub6.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.040         yibiao_1/N242_sub6.co [21]
 CLMS_270_237/COUT                 td                    0.046      54.086 r       yibiao_1/N242_sub6.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.086         yibiao_1/N242_sub6.co [23]
 CLMS_270_241/Y1                   td                    0.382      54.468 f       yibiao_1/N242_sub6.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       0.678      55.146         yibiao_1/_N671   
 CLMA_282_212/COUT                 td                    0.415      55.561 r       yibiao_1/N242_sub5.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.561         yibiao_1/N242_sub5.co [3]
                                   td                    0.046      55.607 r       yibiao_1/N242_sub5.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.607         yibiao_1/N242_sub5.co [5]
 CLMA_282_216/COUT                 td                    0.046      55.653 r       yibiao_1/N242_sub5.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.653         yibiao_1/N242_sub5.co [7]
                                   td                    0.046      55.699 r       yibiao_1/N242_sub5.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.699         yibiao_1/N242_sub5.co [9]
 CLMA_282_220/COUT                 td                    0.046      55.745 r       yibiao_1/N242_sub5.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.745         yibiao_1/N242_sub5.co [11]
                                   td                    0.046      55.791 r       yibiao_1/N242_sub5.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.791         yibiao_1/N242_sub5.co [13]
 CLMA_282_224/COUT                 td                    0.046      55.837 r       yibiao_1/N242_sub5.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.837         yibiao_1/N242_sub5.co [15]
                                   td                    0.046      55.883 r       yibiao_1/N242_sub5.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.883         yibiao_1/N242_sub5.co [17]
 CLMA_282_228/COUT                 td                    0.046      55.929 r       yibiao_1/N242_sub5.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.929         yibiao_1/N242_sub5.co [19]
                                   td                    0.046      55.975 r       yibiao_1/N242_sub5.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.975         yibiao_1/N242_sub5.co [21]
 CLMA_282_232/COUT                 td                    0.046      56.021 r       yibiao_1/N242_sub5.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.021         yibiao_1/N242_sub5.co [23]
 CLMA_282_236/Y1                   td                    0.382      56.403 f       yibiao_1/N242_sub5.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       0.802      57.205         yibiao_1/_N696   
 CLMA_262_208/COUT                 td                    0.415      57.620 r       yibiao_1/N242_sub4.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.620         yibiao_1/N242_sub4.co [3]
                                   td                    0.046      57.666 r       yibiao_1/N242_sub4.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.666         yibiao_1/N242_sub4.co [5]
 CLMA_262_212/COUT                 td                    0.046      57.712 r       yibiao_1/N242_sub4.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.712         yibiao_1/N242_sub4.co [7]
                                   td                    0.046      57.758 r       yibiao_1/N242_sub4.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.758         yibiao_1/N242_sub4.co [9]
 CLMA_262_216/COUT                 td                    0.046      57.804 r       yibiao_1/N242_sub4.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.804         yibiao_1/N242_sub4.co [11]
                                   td                    0.046      57.850 r       yibiao_1/N242_sub4.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.850         yibiao_1/N242_sub4.co [13]
 CLMA_262_220/COUT                 td                    0.046      57.896 r       yibiao_1/N242_sub4.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.896         yibiao_1/N242_sub4.co [15]
                                   td                    0.046      57.942 r       yibiao_1/N242_sub4.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.942         yibiao_1/N242_sub4.co [17]
 CLMA_262_224/COUT                 td                    0.046      57.988 r       yibiao_1/N242_sub4.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.988         yibiao_1/N242_sub4.co [19]
                                   td                    0.046      58.034 r       yibiao_1/N242_sub4.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.034         yibiao_1/N242_sub4.co [21]
 CLMA_262_228/COUT                 td                    0.046      58.080 r       yibiao_1/N242_sub4.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.080         yibiao_1/N242_sub4.co [23]
 CLMA_262_232/Y1                   td                    0.382      58.462 f       yibiao_1/N242_sub4.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       0.703      59.165         yibiao_1/_N721   
 CLMA_250_213/COUT                 td                    0.415      59.580 r       yibiao_1/N242_sub3.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.580         yibiao_1/N242_sub3.co [3]
                                   td                    0.046      59.626 r       yibiao_1/N242_sub3.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.626         yibiao_1/N242_sub3.co [5]
 CLMA_250_217/COUT                 td                    0.046      59.672 r       yibiao_1/N242_sub3.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.672         yibiao_1/N242_sub3.co [7]
                                   td                    0.046      59.718 r       yibiao_1/N242_sub3.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.718         yibiao_1/N242_sub3.co [9]
 CLMA_250_221/COUT                 td                    0.046      59.764 r       yibiao_1/N242_sub3.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.764         yibiao_1/N242_sub3.co [11]
                                   td                    0.046      59.810 r       yibiao_1/N242_sub3.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.810         yibiao_1/N242_sub3.co [13]
 CLMA_250_225/COUT                 td                    0.046      59.856 r       yibiao_1/N242_sub3.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.856         yibiao_1/N242_sub3.co [15]
                                   td                    0.046      59.902 r       yibiao_1/N242_sub3.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.902         yibiao_1/N242_sub3.co [17]
 CLMA_250_229/COUT                 td                    0.046      59.948 r       yibiao_1/N242_sub3.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.948         yibiao_1/N242_sub3.co [19]
                                   td                    0.046      59.994 r       yibiao_1/N242_sub3.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.994         yibiao_1/N242_sub3.co [21]
 CLMA_250_233/COUT                 td                    0.046      60.040 r       yibiao_1/N242_sub3.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.040         yibiao_1/N242_sub3.co [23]
 CLMA_250_237/Y1                   td                    0.382      60.422 f       yibiao_1/N242_sub3.faddsub_24/gateop_A2/Y1
                                   net (fanout=25)       0.704      61.126         yibiao_1/_N746   
 CLMA_266_208/COUT                 td                    0.415      61.541 r       yibiao_1/N242_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.541         yibiao_1/N242_sub2.co [4]
                                   td                    0.046      61.587 r       yibiao_1/N242_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.587         yibiao_1/N242_sub2.co [6]
 CLMA_266_212/COUT                 td                    0.046      61.633 r       yibiao_1/N242_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.633         yibiao_1/N242_sub2.co [8]
                                   td                    0.046      61.679 r       yibiao_1/N242_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.679         yibiao_1/N242_sub2.co [10]
 CLMA_266_216/COUT                 td                    0.046      61.725 r       yibiao_1/N242_sub2.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.725         yibiao_1/N242_sub2.co [12]
                                   td                    0.046      61.771 r       yibiao_1/N242_sub2.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.771         yibiao_1/N242_sub2.co [14]
 CLMA_266_220/COUT                 td                    0.046      61.817 r       yibiao_1/N242_sub2.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.817         yibiao_1/N242_sub2.co [16]
                                   td                    0.046      61.863 r       yibiao_1/N242_sub2.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.863         yibiao_1/N242_sub2.co [18]
 CLMA_266_224/COUT                 td                    0.046      61.909 r       yibiao_1/N242_sub2.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.909         yibiao_1/N242_sub2.co [20]
                                   td                    0.046      61.955 r       yibiao_1/N242_sub2.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.955         yibiao_1/N242_sub2.co [22]
 CLMA_266_228/COUT                 td                    0.046      62.001 r       yibiao_1/N242_sub2.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.001         yibiao_1/N242_sub2.co [24]
 CLMA_266_232/Y0                   td                    0.216      62.217 f       yibiao_1/N242_sub2.faddsub_25/gateop_perm/Y
                                   net (fanout=25)       0.526      62.743         yibiao_1/_N771   
 CLMA_270_208/COUT                 td                    0.412      63.155 r       yibiao_1/N242_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.155         yibiao_1/N242_sub1.co [4]
                                   td                    0.046      63.201 r       yibiao_1/N242_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.201         yibiao_1/N242_sub1.co [6]
 CLMA_270_212/COUT                 td                    0.046      63.247 r       yibiao_1/N242_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.247         yibiao_1/N242_sub1.co [8]
                                   td                    0.046      63.293 r       yibiao_1/N242_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.293         yibiao_1/N242_sub1.co [10]
 CLMA_270_216/COUT                 td                    0.046      63.339 r       yibiao_1/N242_sub1.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.339         yibiao_1/N242_sub1.co [12]
                                   td                    0.046      63.385 r       yibiao_1/N242_sub1.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.385         yibiao_1/N242_sub1.co [14]
 CLMA_270_220/COUT                 td                    0.046      63.431 r       yibiao_1/N242_sub1.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.431         yibiao_1/N242_sub1.co [16]
                                   td                    0.046      63.477 r       yibiao_1/N242_sub1.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.477         yibiao_1/N242_sub1.co [18]
 CLMA_270_224/COUT                 td                    0.046      63.523 r       yibiao_1/N242_sub1.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.523         yibiao_1/N242_sub1.co [20]
                                   td                    0.046      63.569 r       yibiao_1/N242_sub1.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.569         yibiao_1/N242_sub1.co [22]
 CLMA_270_228/COUT                 td                    0.046      63.615 r       yibiao_1/N242_sub1.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.615         yibiao_1/N242_sub1.co [24]
 CLMA_270_232/Y0                   td                    0.216      63.831 f       yibiao_1/N242_sub1.faddsub_25/gateop_perm/Y
                                   net (fanout=25)       0.650      64.481         yibiao_1/_N796   
                                   td                    0.385      64.866 f       yibiao_1/N242_sub0.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.866         yibiao_1/N242_sub0.co [6]
 CLMS_274_205/COUT                 td                    0.046      64.912 r       yibiao_1/N242_sub0.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.912         yibiao_1/N242_sub0.co [8]
                                   td                    0.046      64.958 r       yibiao_1/N242_sub0.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.958         yibiao_1/N242_sub0.co [10]
 CLMS_274_209/COUT                 td                    0.046      65.004 r       yibiao_1/N242_sub0.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.004         yibiao_1/N242_sub0.co [12]
                                   td                    0.046      65.050 r       yibiao_1/N242_sub0.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.050         yibiao_1/N242_sub0.co [14]
 CLMS_274_213/COUT                 td                    0.046      65.096 r       yibiao_1/N242_sub0.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.096         yibiao_1/N242_sub0.co [16]
                                   td                    0.046      65.142 r       yibiao_1/N242_sub0.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.142         yibiao_1/N242_sub0.co [18]
 CLMS_274_217/COUT                 td                    0.046      65.188 r       yibiao_1/N242_sub0.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.188         yibiao_1/N242_sub0.co [20]
                                   td                    0.046      65.234 r       yibiao_1/N242_sub0.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.234         yibiao_1/N242_sub0.co [22]
 CLMS_274_221/COUT                 td                    0.046      65.280 r       yibiao_1/N242_sub0.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.280         yibiao_1/N242_sub0.co [24]
 CLMS_274_225/Y0                   td                    0.216      65.496 f       yibiao_1/N242_sub0.faddsub_25/gateop_perm/Y
                                   net (fanout=1)        0.892      66.388         yibiao_1/_N821   
 CLMS_214_201/C4                                                           f       yibiao_1/phase_diff_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  66.388         Logic Levels: 222
                                                                                   Logic: 42.945ns(66.295%), Route: 21.834ns(33.705%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.631    1000.631         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000    1000.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.936    1001.567         ntclkbufg_0      
 CLMS_214_201/CLK                                                          r       yibiao_1/phase_diff_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.022    1001.589                          
 clock uncertainty                                      -0.150    1001.439                          

 Setup time                                             -0.081    1001.358                          

 Data required time                                               1001.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.358                          
 Data arrival time                                                  66.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       934.970                          
====================================================================================================

====================================================================================================

Startpoint  : yibiao_1/N240_m1/gopapm/CLK
Endpoint    : yibiao_1/phase_diff_reg[1]/opit_0_inv_L5Q_perm/L3
Path Group  : pll_adda|u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.642       0.642         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.642 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.967       1.609         ntclkbufg_0      
 APM_258_228/CLK                                                           r       yibiao_1/N240_m1/gopapm/CLK

 APM_258_228/PO[0]                 tco                   2.107       3.716 r       yibiao_1/N240_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       3.716         yibiao_1/_N7943  
 APM_258_240/P[10]                 td                    1.458       5.174 f       yibiao_1/N240_m2/gopapm/P[10]
                                   net (fanout=2)        0.683       5.857         yibiao_1/N982 [28]
                                   td                    0.262       6.119 f       yibiao_1/N242_sub31.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.119         yibiao_1/N242_sub31.co [2]
 CLMS_246_265/COUT                 td                    0.046       6.165 r       yibiao_1/N242_sub31.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.165         yibiao_1/N242_sub31.co [4]
                                   td                    0.046       6.211 r       yibiao_1/N242_sub31.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.211         yibiao_1/N242_sub31.co [6]
 CLMS_246_269/COUT                 td                    0.046       6.257 r       yibiao_1/N242_sub31.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.257         yibiao_1/N242_sub31.co [8]
                                   td                    0.046       6.303 r       yibiao_1/N242_sub31.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.303         yibiao_1/N242_sub31.co [10]
 CLMS_246_273/COUT                 td                    0.046       6.349 r       yibiao_1/N242_sub31.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.349         yibiao_1/N242_sub31.co [12]
                                   td                    0.046       6.395 r       yibiao_1/N242_sub31.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.395         yibiao_1/N242_sub31.co [14]
 CLMS_246_277/COUT                 td                    0.046       6.441 r       yibiao_1/N242_sub31.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.441         yibiao_1/N242_sub31.co [16]
                                   td                    0.046       6.487 r       yibiao_1/N242_sub31.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.487         yibiao_1/N242_sub31.co [18]
 CLMS_246_281/COUT                 td                    0.046       6.533 r       yibiao_1/N242_sub31.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.533         yibiao_1/N242_sub31.co [20]
                                   td                    0.046       6.579 r       yibiao_1/N242_sub31.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.579         yibiao_1/N242_sub31.co [22]
 CLMS_246_285/COUT                 td                    0.046       6.625 r       yibiao_1/N242_sub31.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.625         yibiao_1/N242_sub31.co [24]
 CLMS_246_289/Y0                   td                    0.216       6.841 f       yibiao_1/N242_sub31.faddsub_25/gateop/Y
                                   net (fanout=26)       1.021       7.862         yibiao_1/_N46    
 CLMA_250_252/COUT                 td                    0.415       8.277 r       yibiao_1/N242_sub30.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.277         yibiao_1/N242_sub30.co [11]
                                   td                    0.046       8.323 r       yibiao_1/N242_sub30.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.323         yibiao_1/N242_sub30.co [13]
 CLMA_250_256/COUT                 td                    0.046       8.369 r       yibiao_1/N242_sub30.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.369         yibiao_1/N242_sub30.co [15]
                                   td                    0.046       8.415 r       yibiao_1/N242_sub30.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.415         yibiao_1/N242_sub30.co [17]
 CLMA_250_260/COUT                 td                    0.046       8.461 r       yibiao_1/N242_sub30.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.461         yibiao_1/N242_sub30.co [19]
                                   td                    0.046       8.507 r       yibiao_1/N242_sub30.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.507         yibiao_1/N242_sub30.co [21]
 CLMA_250_264/COUT                 td                    0.046       8.553 r       yibiao_1/N242_sub30.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.553         yibiao_1/N242_sub30.co [23]
 CLMA_250_268/Y1                   td                    0.382       8.935 f       yibiao_1/N242_sub30.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.661       9.596         yibiao_1/_N71    
 CLMS_242_241/COUT                 td                    0.415      10.011 r       yibiao_1/N242_sub29.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.011         yibiao_1/N242_sub29.co [3]
                                   td                    0.046      10.057 r       yibiao_1/N242_sub29.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.057         yibiao_1/N242_sub29.co [5]
 CLMS_242_245/COUT                 td                    0.046      10.103 r       yibiao_1/N242_sub29.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.103         yibiao_1/N242_sub29.co [7]
                                   td                    0.046      10.149 r       yibiao_1/N242_sub29.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.149         yibiao_1/N242_sub29.co [9]
 CLMS_242_249/COUT                 td                    0.046      10.195 r       yibiao_1/N242_sub29.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.195         yibiao_1/N242_sub29.co [11]
                                   td                    0.046      10.241 r       yibiao_1/N242_sub29.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.241         yibiao_1/N242_sub29.co [13]
 CLMS_242_253/COUT                 td                    0.046      10.287 r       yibiao_1/N242_sub29.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.287         yibiao_1/N242_sub29.co [15]
                                   td                    0.046      10.333 r       yibiao_1/N242_sub29.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.333         yibiao_1/N242_sub29.co [17]
 CLMS_242_257/COUT                 td                    0.046      10.379 r       yibiao_1/N242_sub29.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.379         yibiao_1/N242_sub29.co [19]
                                   td                    0.046      10.425 r       yibiao_1/N242_sub29.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.425         yibiao_1/N242_sub29.co [21]
 CLMS_242_261/COUT                 td                    0.046      10.471 r       yibiao_1/N242_sub29.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.471         yibiao_1/N242_sub29.co [23]
 CLMS_242_265/Y1                   td                    0.401      10.872 r       yibiao_1/N242_sub29.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.548      11.420         yibiao_1/_N96    
                                   td                    0.385      11.805 f       yibiao_1/N242_sub28.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.805         yibiao_1/N242_sub28.co [1]
 CLMS_254_245/COUT                 td                    0.046      11.851 r       yibiao_1/N242_sub28.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.851         yibiao_1/N242_sub28.co [3]
                                   td                    0.046      11.897 r       yibiao_1/N242_sub28.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.897         yibiao_1/N242_sub28.co [5]
 CLMS_254_249/COUT                 td                    0.046      11.943 r       yibiao_1/N242_sub28.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.943         yibiao_1/N242_sub28.co [7]
                                   td                    0.046      11.989 r       yibiao_1/N242_sub28.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.989         yibiao_1/N242_sub28.co [9]
 CLMS_254_253/COUT                 td                    0.046      12.035 r       yibiao_1/N242_sub28.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.035         yibiao_1/N242_sub28.co [11]
                                   td                    0.046      12.081 r       yibiao_1/N242_sub28.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.081         yibiao_1/N242_sub28.co [13]
 CLMS_254_257/COUT                 td                    0.046      12.127 r       yibiao_1/N242_sub28.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.127         yibiao_1/N242_sub28.co [15]
                                   td                    0.046      12.173 r       yibiao_1/N242_sub28.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.173         yibiao_1/N242_sub28.co [17]
 CLMS_254_261/COUT                 td                    0.046      12.219 r       yibiao_1/N242_sub28.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.219         yibiao_1/N242_sub28.co [19]
                                   td                    0.046      12.265 r       yibiao_1/N242_sub28.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.265         yibiao_1/N242_sub28.co [21]
 CLMS_254_265/COUT                 td                    0.046      12.311 r       yibiao_1/N242_sub28.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.311         yibiao_1/N242_sub28.co [23]
 CLMS_254_269/Y1                   td                    0.382      12.693 f       yibiao_1/N242_sub28.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.526      13.219         yibiao_1/_N121   
                                   td                    0.385      13.604 f       yibiao_1/N242_sub27.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.604         yibiao_1/N242_sub27.co [1]
 CLMA_246_248/COUT                 td                    0.046      13.650 r       yibiao_1/N242_sub27.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.650         yibiao_1/N242_sub27.co [3]
                                   td                    0.046      13.696 r       yibiao_1/N242_sub27.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.696         yibiao_1/N242_sub27.co [5]
 CLMA_246_252/COUT                 td                    0.046      13.742 r       yibiao_1/N242_sub27.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.742         yibiao_1/N242_sub27.co [7]
                                   td                    0.046      13.788 r       yibiao_1/N242_sub27.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.788         yibiao_1/N242_sub27.co [9]
 CLMA_246_256/COUT                 td                    0.046      13.834 r       yibiao_1/N242_sub27.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.834         yibiao_1/N242_sub27.co [11]
                                   td                    0.046      13.880 r       yibiao_1/N242_sub27.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.880         yibiao_1/N242_sub27.co [13]
 CLMA_246_260/COUT                 td                    0.046      13.926 r       yibiao_1/N242_sub27.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.926         yibiao_1/N242_sub27.co [15]
                                   td                    0.046      13.972 r       yibiao_1/N242_sub27.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.972         yibiao_1/N242_sub27.co [17]
 CLMA_246_264/COUT                 td                    0.046      14.018 r       yibiao_1/N242_sub27.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.018         yibiao_1/N242_sub27.co [19]
                                   td                    0.046      14.064 r       yibiao_1/N242_sub27.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.064         yibiao_1/N242_sub27.co [21]
 CLMA_246_268/COUT                 td                    0.046      14.110 r       yibiao_1/N242_sub27.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.110         yibiao_1/N242_sub27.co [23]
 CLMA_246_272/Y1                   td                    0.382      14.492 f       yibiao_1/N242_sub27.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.788      15.280         yibiao_1/_N146   
 CLMS_270_245/COUT                 td                    0.412      15.692 r       yibiao_1/N242_sub26.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.692         yibiao_1/N242_sub26.co [3]
                                   td                    0.046      15.738 r       yibiao_1/N242_sub26.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.738         yibiao_1/N242_sub26.co [5]
 CLMS_270_249/COUT                 td                    0.046      15.784 r       yibiao_1/N242_sub26.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.784         yibiao_1/N242_sub26.co [7]
                                   td                    0.046      15.830 r       yibiao_1/N242_sub26.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.830         yibiao_1/N242_sub26.co [9]
 CLMS_270_253/COUT                 td                    0.046      15.876 r       yibiao_1/N242_sub26.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.876         yibiao_1/N242_sub26.co [11]
                                   td                    0.046      15.922 r       yibiao_1/N242_sub26.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.922         yibiao_1/N242_sub26.co [13]
 CLMS_270_257/COUT                 td                    0.046      15.968 r       yibiao_1/N242_sub26.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.968         yibiao_1/N242_sub26.co [15]
                                   td                    0.046      16.014 r       yibiao_1/N242_sub26.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.014         yibiao_1/N242_sub26.co [17]
 CLMS_270_261/COUT                 td                    0.046      16.060 r       yibiao_1/N242_sub26.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.060         yibiao_1/N242_sub26.co [19]
                                   td                    0.046      16.106 r       yibiao_1/N242_sub26.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.106         yibiao_1/N242_sub26.co [21]
 CLMS_270_265/COUT                 td                    0.046      16.152 r       yibiao_1/N242_sub26.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.152         yibiao_1/N242_sub26.co [23]
 CLMS_270_269/Y1                   td                    0.382      16.534 f       yibiao_1/N242_sub26.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.863      17.397         yibiao_1/_N171   
                                   td                    0.385      17.782 f       yibiao_1/N242_sub25.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.782         yibiao_1/N242_sub25.co [1]
 CLMS_226_249/COUT                 td                    0.046      17.828 r       yibiao_1/N242_sub25.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.828         yibiao_1/N242_sub25.co [3]
                                   td                    0.046      17.874 r       yibiao_1/N242_sub25.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.874         yibiao_1/N242_sub25.co [5]
 CLMS_226_253/COUT                 td                    0.046      17.920 r       yibiao_1/N242_sub25.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.920         yibiao_1/N242_sub25.co [7]
                                   td                    0.046      17.966 r       yibiao_1/N242_sub25.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.966         yibiao_1/N242_sub25.co [9]
 CLMS_226_257/COUT                 td                    0.046      18.012 r       yibiao_1/N242_sub25.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.012         yibiao_1/N242_sub25.co [11]
                                   td                    0.046      18.058 r       yibiao_1/N242_sub25.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.058         yibiao_1/N242_sub25.co [13]
 CLMS_226_261/COUT                 td                    0.046      18.104 r       yibiao_1/N242_sub25.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.104         yibiao_1/N242_sub25.co [15]
                                   td                    0.046      18.150 r       yibiao_1/N242_sub25.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.150         yibiao_1/N242_sub25.co [17]
 CLMS_226_265/COUT                 td                    0.046      18.196 r       yibiao_1/N242_sub25.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.196         yibiao_1/N242_sub25.co [19]
                                   td                    0.046      18.242 r       yibiao_1/N242_sub25.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.242         yibiao_1/N242_sub25.co [21]
 CLMS_226_269/COUT                 td                    0.046      18.288 r       yibiao_1/N242_sub25.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.288         yibiao_1/N242_sub25.co [23]
 CLMS_226_273/Y1                   td                    0.382      18.670 f       yibiao_1/N242_sub25.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.830      19.500         yibiao_1/_N196   
                                   td                    0.385      19.885 f       yibiao_1/N242_sub24.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.885         yibiao_1/N242_sub24.co [1]
 CLMS_246_237/COUT                 td                    0.046      19.931 r       yibiao_1/N242_sub24.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.931         yibiao_1/N242_sub24.co [3]
                                   td                    0.046      19.977 r       yibiao_1/N242_sub24.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.977         yibiao_1/N242_sub24.co [5]
 CLMS_246_241/COUT                 td                    0.046      20.023 r       yibiao_1/N242_sub24.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.023         yibiao_1/N242_sub24.co [7]
                                   td                    0.046      20.069 r       yibiao_1/N242_sub24.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.069         yibiao_1/N242_sub24.co [9]
 CLMS_246_245/COUT                 td                    0.046      20.115 r       yibiao_1/N242_sub24.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.115         yibiao_1/N242_sub24.co [11]
                                   td                    0.046      20.161 r       yibiao_1/N242_sub24.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.161         yibiao_1/N242_sub24.co [13]
 CLMS_246_249/COUT                 td                    0.046      20.207 r       yibiao_1/N242_sub24.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.207         yibiao_1/N242_sub24.co [15]
                                   td                    0.046      20.253 r       yibiao_1/N242_sub24.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.253         yibiao_1/N242_sub24.co [17]
 CLMS_246_253/COUT                 td                    0.046      20.299 r       yibiao_1/N242_sub24.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.299         yibiao_1/N242_sub24.co [19]
                                   td                    0.046      20.345 r       yibiao_1/N242_sub24.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.345         yibiao_1/N242_sub24.co [21]
 CLMS_246_257/COUT                 td                    0.046      20.391 r       yibiao_1/N242_sub24.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.391         yibiao_1/N242_sub24.co [23]
 CLMS_246_261/Y1                   td                    0.382      20.773 f       yibiao_1/N242_sub24.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.498      21.271         yibiao_1/_N221   
 CLMA_242_248/COUT                 td                    0.415      21.686 r       yibiao_1/N242_sub23.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.686         yibiao_1/N242_sub23.co [3]
                                   td                    0.046      21.732 r       yibiao_1/N242_sub23.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.732         yibiao_1/N242_sub23.co [5]
 CLMA_242_252/COUT                 td                    0.046      21.778 r       yibiao_1/N242_sub23.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.778         yibiao_1/N242_sub23.co [7]
                                   td                    0.046      21.824 r       yibiao_1/N242_sub23.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.824         yibiao_1/N242_sub23.co [9]
 CLMA_242_256/COUT                 td                    0.046      21.870 r       yibiao_1/N242_sub23.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.870         yibiao_1/N242_sub23.co [11]
                                   td                    0.046      21.916 r       yibiao_1/N242_sub23.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.916         yibiao_1/N242_sub23.co [13]
 CLMA_242_260/COUT                 td                    0.046      21.962 r       yibiao_1/N242_sub23.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.962         yibiao_1/N242_sub23.co [15]
                                   td                    0.046      22.008 r       yibiao_1/N242_sub23.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.008         yibiao_1/N242_sub23.co [17]
 CLMA_242_264/COUT                 td                    0.046      22.054 r       yibiao_1/N242_sub23.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.054         yibiao_1/N242_sub23.co [19]
                                   td                    0.046      22.100 r       yibiao_1/N242_sub23.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.100         yibiao_1/N242_sub23.co [21]
 CLMA_242_268/COUT                 td                    0.046      22.146 r       yibiao_1/N242_sub23.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.146         yibiao_1/N242_sub23.co [23]
 CLMA_242_272/Y1                   td                    0.382      22.528 f       yibiao_1/N242_sub23.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.781      23.309         yibiao_1/_N246   
 CLMS_266_249/COUT                 td                    0.412      23.721 r       yibiao_1/N242_sub22.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.721         yibiao_1/N242_sub22.co [3]
                                   td                    0.046      23.767 r       yibiao_1/N242_sub22.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.767         yibiao_1/N242_sub22.co [5]
 CLMS_266_253/COUT                 td                    0.046      23.813 r       yibiao_1/N242_sub22.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.813         yibiao_1/N242_sub22.co [7]
                                   td                    0.046      23.859 r       yibiao_1/N242_sub22.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.859         yibiao_1/N242_sub22.co [9]
 CLMS_266_257/COUT                 td                    0.046      23.905 r       yibiao_1/N242_sub22.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.905         yibiao_1/N242_sub22.co [11]
                                   td                    0.046      23.951 r       yibiao_1/N242_sub22.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.951         yibiao_1/N242_sub22.co [13]
 CLMS_266_261/COUT                 td                    0.046      23.997 r       yibiao_1/N242_sub22.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.997         yibiao_1/N242_sub22.co [15]
                                   td                    0.046      24.043 r       yibiao_1/N242_sub22.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.043         yibiao_1/N242_sub22.co [17]
 CLMS_266_265/COUT                 td                    0.046      24.089 r       yibiao_1/N242_sub22.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.089         yibiao_1/N242_sub22.co [19]
                                   td                    0.046      24.135 r       yibiao_1/N242_sub22.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.135         yibiao_1/N242_sub22.co [21]
 CLMS_266_269/COUT                 td                    0.046      24.181 r       yibiao_1/N242_sub22.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.181         yibiao_1/N242_sub22.co [23]
 CLMS_266_273/Y1                   td                    0.382      24.563 f       yibiao_1/N242_sub22.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.654      25.217         yibiao_1/_N271   
                                   td                    0.385      25.602 f       yibiao_1/N242_sub21.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.602         yibiao_1/N242_sub21.co [1]
 CLMS_262_245/COUT                 td                    0.046      25.648 r       yibiao_1/N242_sub21.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.648         yibiao_1/N242_sub21.co [3]
                                   td                    0.046      25.694 r       yibiao_1/N242_sub21.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.694         yibiao_1/N242_sub21.co [5]
 CLMS_262_249/COUT                 td                    0.046      25.740 r       yibiao_1/N242_sub21.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.740         yibiao_1/N242_sub21.co [7]
                                   td                    0.046      25.786 r       yibiao_1/N242_sub21.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.786         yibiao_1/N242_sub21.co [9]
 CLMS_262_253/COUT                 td                    0.046      25.832 r       yibiao_1/N242_sub21.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.832         yibiao_1/N242_sub21.co [11]
                                   td                    0.046      25.878 r       yibiao_1/N242_sub21.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.878         yibiao_1/N242_sub21.co [13]
 CLMS_262_257/COUT                 td                    0.046      25.924 r       yibiao_1/N242_sub21.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.924         yibiao_1/N242_sub21.co [15]
                                   td                    0.046      25.970 r       yibiao_1/N242_sub21.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.970         yibiao_1/N242_sub21.co [17]
 CLMS_262_261/COUT                 td                    0.046      26.016 r       yibiao_1/N242_sub21.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.016         yibiao_1/N242_sub21.co [19]
                                   td                    0.046      26.062 r       yibiao_1/N242_sub21.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.062         yibiao_1/N242_sub21.co [21]
 CLMS_262_265/COUT                 td                    0.046      26.108 r       yibiao_1/N242_sub21.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.108         yibiao_1/N242_sub21.co [23]
 CLMS_262_269/Y1                   td                    0.382      26.490 f       yibiao_1/N242_sub21.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.542      27.032         yibiao_1/_N296   
                                   td                    0.385      27.417 f       yibiao_1/N242_sub20.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.417         yibiao_1/N242_sub20.co [1]
 CLMA_262_240/COUT                 td                    0.046      27.463 r       yibiao_1/N242_sub20.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.463         yibiao_1/N242_sub20.co [3]
                                   td                    0.046      27.509 r       yibiao_1/N242_sub20.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.509         yibiao_1/N242_sub20.co [5]
 CLMA_262_244/COUT                 td                    0.046      27.555 r       yibiao_1/N242_sub20.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.555         yibiao_1/N242_sub20.co [7]
                                   td                    0.046      27.601 r       yibiao_1/N242_sub20.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.601         yibiao_1/N242_sub20.co [9]
 CLMA_262_248/COUT                 td                    0.046      27.647 r       yibiao_1/N242_sub20.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.647         yibiao_1/N242_sub20.co [11]
                                   td                    0.046      27.693 r       yibiao_1/N242_sub20.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.693         yibiao_1/N242_sub20.co [13]
 CLMA_262_252/COUT                 td                    0.046      27.739 r       yibiao_1/N242_sub20.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.739         yibiao_1/N242_sub20.co [15]
                                   td                    0.046      27.785 r       yibiao_1/N242_sub20.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.785         yibiao_1/N242_sub20.co [17]
 CLMA_262_256/COUT                 td                    0.046      27.831 r       yibiao_1/N242_sub20.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.831         yibiao_1/N242_sub20.co [19]
                                   td                    0.046      27.877 r       yibiao_1/N242_sub20.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.877         yibiao_1/N242_sub20.co [21]
 CLMA_262_260/COUT                 td                    0.046      27.923 r       yibiao_1/N242_sub20.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.923         yibiao_1/N242_sub20.co [23]
 CLMA_262_264/Y1                   td                    0.382      28.305 f       yibiao_1/N242_sub20.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.690      28.995         yibiao_1/_N321   
 CLMA_254_244/COUT                 td                    0.412      29.407 r       yibiao_1/N242_sub19.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.407         yibiao_1/N242_sub19.co [3]
                                   td                    0.046      29.453 r       yibiao_1/N242_sub19.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.453         yibiao_1/N242_sub19.co [5]
 CLMA_254_248/COUT                 td                    0.046      29.499 r       yibiao_1/N242_sub19.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.499         yibiao_1/N242_sub19.co [7]
                                   td                    0.046      29.545 r       yibiao_1/N242_sub19.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.545         yibiao_1/N242_sub19.co [9]
 CLMA_254_252/COUT                 td                    0.046      29.591 r       yibiao_1/N242_sub19.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.591         yibiao_1/N242_sub19.co [11]
                                   td                    0.046      29.637 r       yibiao_1/N242_sub19.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.637         yibiao_1/N242_sub19.co [13]
 CLMA_254_256/COUT                 td                    0.046      29.683 r       yibiao_1/N242_sub19.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.683         yibiao_1/N242_sub19.co [15]
                                   td                    0.046      29.729 r       yibiao_1/N242_sub19.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.729         yibiao_1/N242_sub19.co [17]
 CLMA_254_260/COUT                 td                    0.046      29.775 r       yibiao_1/N242_sub19.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.775         yibiao_1/N242_sub19.co [19]
                                   td                    0.046      29.821 r       yibiao_1/N242_sub19.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.821         yibiao_1/N242_sub19.co [21]
 CLMA_254_264/COUT                 td                    0.046      29.867 r       yibiao_1/N242_sub19.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.867         yibiao_1/N242_sub19.co [23]
 CLMA_254_268/Y1                   td                    0.401      30.268 r       yibiao_1/N242_sub19.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.729      30.997         yibiao_1/_N346   
                                   td                    0.385      31.382 f       yibiao_1/N242_sub18.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.382         yibiao_1/N242_sub18.co [1]
 CLMA_250_241/COUT                 td                    0.046      31.428 r       yibiao_1/N242_sub18.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.428         yibiao_1/N242_sub18.co [3]
                                   td                    0.046      31.474 r       yibiao_1/N242_sub18.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.474         yibiao_1/N242_sub18.co [5]
 CLMA_250_245/COUT                 td                    0.046      31.520 r       yibiao_1/N242_sub18.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.520         yibiao_1/N242_sub18.co [7]
                                   td                    0.046      31.566 r       yibiao_1/N242_sub18.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.566         yibiao_1/N242_sub18.co [9]
 CLMA_250_249/COUT                 td                    0.046      31.612 r       yibiao_1/N242_sub18.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.612         yibiao_1/N242_sub18.co [11]
                                   td                    0.046      31.658 r       yibiao_1/N242_sub18.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.658         yibiao_1/N242_sub18.co [13]
 CLMA_250_253/COUT                 td                    0.046      31.704 r       yibiao_1/N242_sub18.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.704         yibiao_1/N242_sub18.co [15]
                                   td                    0.046      31.750 r       yibiao_1/N242_sub18.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.750         yibiao_1/N242_sub18.co [17]
 CLMA_250_257/COUT                 td                    0.046      31.796 r       yibiao_1/N242_sub18.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.796         yibiao_1/N242_sub18.co [19]
                                   td                    0.046      31.842 r       yibiao_1/N242_sub18.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.842         yibiao_1/N242_sub18.co [21]
 CLMA_250_261/COUT                 td                    0.046      31.888 r       yibiao_1/N242_sub18.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.888         yibiao_1/N242_sub18.co [23]
 CLMA_250_265/Y1                   td                    0.382      32.270 f       yibiao_1/N242_sub18.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.600      32.870         yibiao_1/_N371   
 CLMA_266_240/COUT                 td                    0.415      33.285 r       yibiao_1/N242_sub17.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.285         yibiao_1/N242_sub17.co [3]
                                   td                    0.046      33.331 r       yibiao_1/N242_sub17.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.331         yibiao_1/N242_sub17.co [5]
 CLMA_266_244/COUT                 td                    0.046      33.377 r       yibiao_1/N242_sub17.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.377         yibiao_1/N242_sub17.co [7]
                                   td                    0.046      33.423 r       yibiao_1/N242_sub17.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.423         yibiao_1/N242_sub17.co [9]
 CLMA_266_248/COUT                 td                    0.046      33.469 r       yibiao_1/N242_sub17.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.469         yibiao_1/N242_sub17.co [11]
                                   td                    0.046      33.515 r       yibiao_1/N242_sub17.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.515         yibiao_1/N242_sub17.co [13]
 CLMA_266_252/COUT                 td                    0.046      33.561 r       yibiao_1/N242_sub17.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.561         yibiao_1/N242_sub17.co [15]
                                   td                    0.046      33.607 r       yibiao_1/N242_sub17.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.607         yibiao_1/N242_sub17.co [17]
 CLMA_266_256/COUT                 td                    0.046      33.653 r       yibiao_1/N242_sub17.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.653         yibiao_1/N242_sub17.co [19]
                                   td                    0.046      33.699 r       yibiao_1/N242_sub17.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.699         yibiao_1/N242_sub17.co [21]
 CLMA_266_260/COUT                 td                    0.046      33.745 r       yibiao_1/N242_sub17.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.745         yibiao_1/N242_sub17.co [23]
 CLMA_266_264/Y1                   td                    0.382      34.127 f       yibiao_1/N242_sub17.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.522      34.649         yibiao_1/_N396   
                                   td                    0.385      35.034 f       yibiao_1/N242_sub16.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.034         yibiao_1/N242_sub16.co [1]
 CLMA_270_240/COUT                 td                    0.046      35.080 r       yibiao_1/N242_sub16.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.080         yibiao_1/N242_sub16.co [3]
                                   td                    0.046      35.126 r       yibiao_1/N242_sub16.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.126         yibiao_1/N242_sub16.co [5]
 CLMA_270_244/COUT                 td                    0.046      35.172 r       yibiao_1/N242_sub16.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.172         yibiao_1/N242_sub16.co [7]
                                   td                    0.046      35.218 r       yibiao_1/N242_sub16.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.218         yibiao_1/N242_sub16.co [9]
 CLMA_270_248/COUT                 td                    0.046      35.264 r       yibiao_1/N242_sub16.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.264         yibiao_1/N242_sub16.co [11]
                                   td                    0.046      35.310 r       yibiao_1/N242_sub16.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.310         yibiao_1/N242_sub16.co [13]
 CLMA_270_252/COUT                 td                    0.046      35.356 r       yibiao_1/N242_sub16.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.356         yibiao_1/N242_sub16.co [15]
                                   td                    0.046      35.402 r       yibiao_1/N242_sub16.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.402         yibiao_1/N242_sub16.co [17]
 CLMA_270_256/COUT                 td                    0.046      35.448 r       yibiao_1/N242_sub16.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.448         yibiao_1/N242_sub16.co [19]
                                   td                    0.046      35.494 r       yibiao_1/N242_sub16.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.494         yibiao_1/N242_sub16.co [21]
 CLMA_270_260/COUT                 td                    0.046      35.540 r       yibiao_1/N242_sub16.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.540         yibiao_1/N242_sub16.co [23]
 CLMA_270_264/Y1                   td                    0.401      35.941 r       yibiao_1/N242_sub16.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.506      36.447         yibiao_1/_N421   
 CLMA_274_248/COUT                 td                    0.412      36.859 r       yibiao_1/N242_sub15.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.859         yibiao_1/N242_sub15.co [3]
                                   td                    0.046      36.905 r       yibiao_1/N242_sub15.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.905         yibiao_1/N242_sub15.co [5]
 CLMA_274_252/COUT                 td                    0.046      36.951 r       yibiao_1/N242_sub15.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.951         yibiao_1/N242_sub15.co [7]
                                   td                    0.046      36.997 r       yibiao_1/N242_sub15.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.997         yibiao_1/N242_sub15.co [9]
 CLMA_274_256/COUT                 td                    0.046      37.043 r       yibiao_1/N242_sub15.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.043         yibiao_1/N242_sub15.co [11]
                                   td                    0.046      37.089 r       yibiao_1/N242_sub15.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.089         yibiao_1/N242_sub15.co [13]
 CLMA_274_260/COUT                 td                    0.046      37.135 r       yibiao_1/N242_sub15.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.135         yibiao_1/N242_sub15.co [15]
                                   td                    0.046      37.181 r       yibiao_1/N242_sub15.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.181         yibiao_1/N242_sub15.co [17]
 CLMA_274_264/COUT                 td                    0.046      37.227 r       yibiao_1/N242_sub15.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.227         yibiao_1/N242_sub15.co [19]
                                   td                    0.046      37.273 r       yibiao_1/N242_sub15.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.273         yibiao_1/N242_sub15.co [21]
 CLMA_274_268/COUT                 td                    0.046      37.319 r       yibiao_1/N242_sub15.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.319         yibiao_1/N242_sub15.co [23]
 CLMA_274_272/Y1                   td                    0.401      37.720 r       yibiao_1/N242_sub15.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.329      38.049         yibiao_1/_N446   
                                   td                    0.385      38.434 f       yibiao_1/N242_sub14.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.434         yibiao_1/N242_sub14.co [1]
 CLMS_274_257/COUT                 td                    0.046      38.480 r       yibiao_1/N242_sub14.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.480         yibiao_1/N242_sub14.co [3]
                                   td                    0.046      38.526 r       yibiao_1/N242_sub14.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.526         yibiao_1/N242_sub14.co [5]
 CLMS_274_261/COUT                 td                    0.046      38.572 r       yibiao_1/N242_sub14.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.572         yibiao_1/N242_sub14.co [7]
                                   td                    0.046      38.618 r       yibiao_1/N242_sub14.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.618         yibiao_1/N242_sub14.co [9]
 CLMS_274_265/COUT                 td                    0.046      38.664 r       yibiao_1/N242_sub14.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.664         yibiao_1/N242_sub14.co [11]
                                   td                    0.046      38.710 r       yibiao_1/N242_sub14.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.710         yibiao_1/N242_sub14.co [13]
 CLMS_274_269/COUT                 td                    0.046      38.756 r       yibiao_1/N242_sub14.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.756         yibiao_1/N242_sub14.co [15]
                                   td                    0.046      38.802 r       yibiao_1/N242_sub14.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.802         yibiao_1/N242_sub14.co [17]
 CLMS_274_273/COUT                 td                    0.046      38.848 r       yibiao_1/N242_sub14.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.848         yibiao_1/N242_sub14.co [19]
                                   td                    0.046      38.894 r       yibiao_1/N242_sub14.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.894         yibiao_1/N242_sub14.co [21]
 CLMS_274_277/COUT                 td                    0.046      38.940 r       yibiao_1/N242_sub14.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.940         yibiao_1/N242_sub14.co [23]
 CLMS_274_281/Y1                   td                    0.382      39.322 f       yibiao_1/N242_sub14.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.768      40.090         yibiao_1/_N471   
 CLMA_282_240/COUT                 td                    0.412      40.502 r       yibiao_1/N242_sub13.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.502         yibiao_1/N242_sub13.co [3]
                                   td                    0.046      40.548 r       yibiao_1/N242_sub13.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.548         yibiao_1/N242_sub13.co [5]
 CLMA_282_244/COUT                 td                    0.046      40.594 r       yibiao_1/N242_sub13.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.594         yibiao_1/N242_sub13.co [7]
                                   td                    0.046      40.640 r       yibiao_1/N242_sub13.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.640         yibiao_1/N242_sub13.co [9]
 CLMA_282_248/COUT                 td                    0.046      40.686 r       yibiao_1/N242_sub13.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.686         yibiao_1/N242_sub13.co [11]
                                   td                    0.046      40.732 r       yibiao_1/N242_sub13.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.732         yibiao_1/N242_sub13.co [13]
 CLMA_282_252/COUT                 td                    0.046      40.778 r       yibiao_1/N242_sub13.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.778         yibiao_1/N242_sub13.co [15]
                                   td                    0.046      40.824 r       yibiao_1/N242_sub13.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.824         yibiao_1/N242_sub13.co [17]
 CLMA_282_256/COUT                 td                    0.046      40.870 r       yibiao_1/N242_sub13.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.870         yibiao_1/N242_sub13.co [19]
                                   td                    0.046      40.916 r       yibiao_1/N242_sub13.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.916         yibiao_1/N242_sub13.co [21]
 CLMA_282_260/COUT                 td                    0.046      40.962 r       yibiao_1/N242_sub13.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.962         yibiao_1/N242_sub13.co [23]
 CLMA_282_264/Y1                   td                    0.382      41.344 f       yibiao_1/N242_sub13.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.739      42.083         yibiao_1/_N496   
 CLMA_286_236/COUT                 td                    0.412      42.495 r       yibiao_1/N242_sub12.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.495         yibiao_1/N242_sub12.co [3]
                                   td                    0.046      42.541 r       yibiao_1/N242_sub12.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.541         yibiao_1/N242_sub12.co [5]
 CLMA_286_240/COUT                 td                    0.046      42.587 r       yibiao_1/N242_sub12.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.587         yibiao_1/N242_sub12.co [7]
                                   td                    0.046      42.633 r       yibiao_1/N242_sub12.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.633         yibiao_1/N242_sub12.co [9]
 CLMA_286_244/COUT                 td                    0.046      42.679 r       yibiao_1/N242_sub12.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.679         yibiao_1/N242_sub12.co [11]
                                   td                    0.046      42.725 r       yibiao_1/N242_sub12.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.725         yibiao_1/N242_sub12.co [13]
 CLMA_286_248/COUT                 td                    0.046      42.771 r       yibiao_1/N242_sub12.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.771         yibiao_1/N242_sub12.co [15]
                                   td                    0.046      42.817 r       yibiao_1/N242_sub12.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.817         yibiao_1/N242_sub12.co [17]
 CLMA_286_252/COUT                 td                    0.046      42.863 r       yibiao_1/N242_sub12.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.863         yibiao_1/N242_sub12.co [19]
                                   td                    0.046      42.909 r       yibiao_1/N242_sub12.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.909         yibiao_1/N242_sub12.co [21]
 CLMA_286_256/COUT                 td                    0.046      42.955 r       yibiao_1/N242_sub12.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.955         yibiao_1/N242_sub12.co [23]
 CLMA_286_260/Y1                   td                    0.382      43.337 f       yibiao_1/N242_sub12.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.533      43.870         yibiao_1/_N521   
 CLMS_282_237/COUT                 td                    0.415      44.285 r       yibiao_1/N242_sub11.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.285         yibiao_1/N242_sub11.co [3]
                                   td                    0.046      44.331 r       yibiao_1/N242_sub11.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.331         yibiao_1/N242_sub11.co [5]
 CLMS_282_241/COUT                 td                    0.046      44.377 r       yibiao_1/N242_sub11.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.377         yibiao_1/N242_sub11.co [7]
                                   td                    0.046      44.423 r       yibiao_1/N242_sub11.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.423         yibiao_1/N242_sub11.co [9]
 CLMS_282_245/COUT                 td                    0.046      44.469 r       yibiao_1/N242_sub11.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.469         yibiao_1/N242_sub11.co [11]
                                   td                    0.046      44.515 r       yibiao_1/N242_sub11.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.515         yibiao_1/N242_sub11.co [13]
 CLMS_282_249/COUT                 td                    0.046      44.561 r       yibiao_1/N242_sub11.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.561         yibiao_1/N242_sub11.co [15]
                                   td                    0.046      44.607 r       yibiao_1/N242_sub11.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.607         yibiao_1/N242_sub11.co [17]
 CLMS_282_253/COUT                 td                    0.046      44.653 r       yibiao_1/N242_sub11.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.653         yibiao_1/N242_sub11.co [19]
                                   td                    0.046      44.699 r       yibiao_1/N242_sub11.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.699         yibiao_1/N242_sub11.co [21]
 CLMS_282_257/COUT                 td                    0.046      44.745 r       yibiao_1/N242_sub11.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.745         yibiao_1/N242_sub11.co [23]
 CLMS_282_261/Y1                   td                    0.382      45.127 f       yibiao_1/N242_sub11.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.660      45.787         yibiao_1/_N546   
 CLMA_286_229/COUT                 td                    0.412      46.199 r       yibiao_1/N242_sub10.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.199         yibiao_1/N242_sub10.co [3]
                                   td                    0.046      46.245 r       yibiao_1/N242_sub10.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.245         yibiao_1/N242_sub10.co [5]
 CLMA_286_233/COUT                 td                    0.046      46.291 r       yibiao_1/N242_sub10.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.291         yibiao_1/N242_sub10.co [7]
                                   td                    0.046      46.337 r       yibiao_1/N242_sub10.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.337         yibiao_1/N242_sub10.co [9]
 CLMA_286_237/COUT                 td                    0.046      46.383 r       yibiao_1/N242_sub10.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.383         yibiao_1/N242_sub10.co [11]
                                   td                    0.046      46.429 r       yibiao_1/N242_sub10.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.429         yibiao_1/N242_sub10.co [13]
 CLMA_286_241/COUT                 td                    0.046      46.475 r       yibiao_1/N242_sub10.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.475         yibiao_1/N242_sub10.co [15]
                                   td                    0.046      46.521 r       yibiao_1/N242_sub10.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.521         yibiao_1/N242_sub10.co [17]
 CLMA_286_245/COUT                 td                    0.046      46.567 r       yibiao_1/N242_sub10.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.567         yibiao_1/N242_sub10.co [19]
                                   td                    0.046      46.613 r       yibiao_1/N242_sub10.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.613         yibiao_1/N242_sub10.co [21]
 CLMA_286_249/COUT                 td                    0.046      46.659 r       yibiao_1/N242_sub10.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.659         yibiao_1/N242_sub10.co [23]
 CLMA_286_253/Y1                   td                    0.382      47.041 f       yibiao_1/N242_sub10.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.541      47.582         yibiao_1/_N571   
 CLMA_290_224/COUT                 td                    0.415      47.997 r       yibiao_1/N242_sub9.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.997         yibiao_1/N242_sub9.co [3]
                                   td                    0.046      48.043 r       yibiao_1/N242_sub9.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.043         yibiao_1/N242_sub9.co [5]
 CLMA_290_228/COUT                 td                    0.046      48.089 r       yibiao_1/N242_sub9.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.089         yibiao_1/N242_sub9.co [7]
                                   td                    0.046      48.135 r       yibiao_1/N242_sub9.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.135         yibiao_1/N242_sub9.co [9]
 CLMA_290_232/COUT                 td                    0.046      48.181 r       yibiao_1/N242_sub9.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.181         yibiao_1/N242_sub9.co [11]
                                   td                    0.046      48.227 r       yibiao_1/N242_sub9.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.227         yibiao_1/N242_sub9.co [13]
 CLMA_290_236/COUT                 td                    0.046      48.273 r       yibiao_1/N242_sub9.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.273         yibiao_1/N242_sub9.co [15]
                                   td                    0.046      48.319 r       yibiao_1/N242_sub9.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.319         yibiao_1/N242_sub9.co [17]
 CLMA_290_240/COUT                 td                    0.046      48.365 r       yibiao_1/N242_sub9.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.365         yibiao_1/N242_sub9.co [19]
                                   td                    0.046      48.411 r       yibiao_1/N242_sub9.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.411         yibiao_1/N242_sub9.co [21]
 CLMA_290_244/COUT                 td                    0.046      48.457 r       yibiao_1/N242_sub9.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.457         yibiao_1/N242_sub9.co [23]
 CLMA_290_248/Y1                   td                    0.382      48.839 f       yibiao_1/N242_sub9.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.663      49.502         yibiao_1/_N596   
 CLMS_274_229/COUT                 td                    0.412      49.914 r       yibiao_1/N242_sub8.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.914         yibiao_1/N242_sub8.co [3]
                                   td                    0.046      49.960 r       yibiao_1/N242_sub8.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.960         yibiao_1/N242_sub8.co [5]
 CLMS_274_233/COUT                 td                    0.046      50.006 r       yibiao_1/N242_sub8.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.006         yibiao_1/N242_sub8.co [7]
                                   td                    0.046      50.052 r       yibiao_1/N242_sub8.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.052         yibiao_1/N242_sub8.co [9]
 CLMS_274_237/COUT                 td                    0.046      50.098 r       yibiao_1/N242_sub8.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.098         yibiao_1/N242_sub8.co [11]
                                   td                    0.046      50.144 r       yibiao_1/N242_sub8.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.144         yibiao_1/N242_sub8.co [13]
 CLMS_274_241/COUT                 td                    0.046      50.190 r       yibiao_1/N242_sub8.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.190         yibiao_1/N242_sub8.co [15]
                                   td                    0.046      50.236 r       yibiao_1/N242_sub8.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.236         yibiao_1/N242_sub8.co [17]
 CLMS_274_245/COUT                 td                    0.046      50.282 r       yibiao_1/N242_sub8.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.282         yibiao_1/N242_sub8.co [19]
                                   td                    0.046      50.328 r       yibiao_1/N242_sub8.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.328         yibiao_1/N242_sub8.co [21]
 CLMS_274_249/COUT                 td                    0.046      50.374 r       yibiao_1/N242_sub8.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.374         yibiao_1/N242_sub8.co [23]
 CLMS_274_253/Y1                   td                    0.382      50.756 f       yibiao_1/N242_sub8.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.551      51.307         yibiao_1/_N621   
 CLMA_274_220/COUT                 td                    0.412      51.719 r       yibiao_1/N242_sub7.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.719         yibiao_1/N242_sub7.co [3]
                                   td                    0.046      51.765 r       yibiao_1/N242_sub7.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.765         yibiao_1/N242_sub7.co [5]
 CLMA_274_224/COUT                 td                    0.046      51.811 r       yibiao_1/N242_sub7.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.811         yibiao_1/N242_sub7.co [7]
                                   td                    0.046      51.857 r       yibiao_1/N242_sub7.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.857         yibiao_1/N242_sub7.co [9]
 CLMA_274_228/COUT                 td                    0.046      51.903 r       yibiao_1/N242_sub7.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.903         yibiao_1/N242_sub7.co [11]
                                   td                    0.046      51.949 r       yibiao_1/N242_sub7.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.949         yibiao_1/N242_sub7.co [13]
 CLMA_274_232/COUT                 td                    0.046      51.995 r       yibiao_1/N242_sub7.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.995         yibiao_1/N242_sub7.co [15]
                                   td                    0.046      52.041 r       yibiao_1/N242_sub7.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.041         yibiao_1/N242_sub7.co [17]
 CLMA_274_236/COUT                 td                    0.046      52.087 r       yibiao_1/N242_sub7.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.087         yibiao_1/N242_sub7.co [19]
                                   td                    0.046      52.133 r       yibiao_1/N242_sub7.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.133         yibiao_1/N242_sub7.co [21]
 CLMA_274_240/COUT                 td                    0.046      52.179 r       yibiao_1/N242_sub7.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.179         yibiao_1/N242_sub7.co [23]
 CLMA_274_244/Y1                   td                    0.382      52.561 f       yibiao_1/N242_sub7.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       0.653      53.214         yibiao_1/_N646   
 CLMS_270_217/COUT                 td                    0.412      53.626 r       yibiao_1/N242_sub6.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.626         yibiao_1/N242_sub6.co [3]
                                   td                    0.046      53.672 r       yibiao_1/N242_sub6.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.672         yibiao_1/N242_sub6.co [5]
 CLMS_270_221/COUT                 td                    0.046      53.718 r       yibiao_1/N242_sub6.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.718         yibiao_1/N242_sub6.co [7]
                                   td                    0.046      53.764 r       yibiao_1/N242_sub6.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.764         yibiao_1/N242_sub6.co [9]
 CLMS_270_225/COUT                 td                    0.046      53.810 r       yibiao_1/N242_sub6.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.810         yibiao_1/N242_sub6.co [11]
                                   td                    0.046      53.856 r       yibiao_1/N242_sub6.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.856         yibiao_1/N242_sub6.co [13]
 CLMS_270_229/COUT                 td                    0.046      53.902 r       yibiao_1/N242_sub6.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.902         yibiao_1/N242_sub6.co [15]
                                   td                    0.046      53.948 r       yibiao_1/N242_sub6.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.948         yibiao_1/N242_sub6.co [17]
 CLMS_270_233/COUT                 td                    0.046      53.994 r       yibiao_1/N242_sub6.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.994         yibiao_1/N242_sub6.co [19]
                                   td                    0.046      54.040 r       yibiao_1/N242_sub6.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.040         yibiao_1/N242_sub6.co [21]
 CLMS_270_237/COUT                 td                    0.046      54.086 r       yibiao_1/N242_sub6.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.086         yibiao_1/N242_sub6.co [23]
 CLMS_270_241/Y1                   td                    0.382      54.468 f       yibiao_1/N242_sub6.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       0.678      55.146         yibiao_1/_N671   
 CLMA_282_212/COUT                 td                    0.415      55.561 r       yibiao_1/N242_sub5.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.561         yibiao_1/N242_sub5.co [3]
                                   td                    0.046      55.607 r       yibiao_1/N242_sub5.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.607         yibiao_1/N242_sub5.co [5]
 CLMA_282_216/COUT                 td                    0.046      55.653 r       yibiao_1/N242_sub5.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.653         yibiao_1/N242_sub5.co [7]
                                   td                    0.046      55.699 r       yibiao_1/N242_sub5.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.699         yibiao_1/N242_sub5.co [9]
 CLMA_282_220/COUT                 td                    0.046      55.745 r       yibiao_1/N242_sub5.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.745         yibiao_1/N242_sub5.co [11]
                                   td                    0.046      55.791 r       yibiao_1/N242_sub5.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.791         yibiao_1/N242_sub5.co [13]
 CLMA_282_224/COUT                 td                    0.046      55.837 r       yibiao_1/N242_sub5.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.837         yibiao_1/N242_sub5.co [15]
                                   td                    0.046      55.883 r       yibiao_1/N242_sub5.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.883         yibiao_1/N242_sub5.co [17]
 CLMA_282_228/COUT                 td                    0.046      55.929 r       yibiao_1/N242_sub5.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.929         yibiao_1/N242_sub5.co [19]
                                   td                    0.046      55.975 r       yibiao_1/N242_sub5.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.975         yibiao_1/N242_sub5.co [21]
 CLMA_282_232/COUT                 td                    0.046      56.021 r       yibiao_1/N242_sub5.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.021         yibiao_1/N242_sub5.co [23]
 CLMA_282_236/Y1                   td                    0.382      56.403 f       yibiao_1/N242_sub5.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       0.802      57.205         yibiao_1/_N696   
 CLMA_262_208/COUT                 td                    0.415      57.620 r       yibiao_1/N242_sub4.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.620         yibiao_1/N242_sub4.co [3]
                                   td                    0.046      57.666 r       yibiao_1/N242_sub4.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.666         yibiao_1/N242_sub4.co [5]
 CLMA_262_212/COUT                 td                    0.046      57.712 r       yibiao_1/N242_sub4.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.712         yibiao_1/N242_sub4.co [7]
                                   td                    0.046      57.758 r       yibiao_1/N242_sub4.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.758         yibiao_1/N242_sub4.co [9]
 CLMA_262_216/COUT                 td                    0.046      57.804 r       yibiao_1/N242_sub4.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.804         yibiao_1/N242_sub4.co [11]
                                   td                    0.046      57.850 r       yibiao_1/N242_sub4.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.850         yibiao_1/N242_sub4.co [13]
 CLMA_262_220/COUT                 td                    0.046      57.896 r       yibiao_1/N242_sub4.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.896         yibiao_1/N242_sub4.co [15]
                                   td                    0.046      57.942 r       yibiao_1/N242_sub4.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.942         yibiao_1/N242_sub4.co [17]
 CLMA_262_224/COUT                 td                    0.046      57.988 r       yibiao_1/N242_sub4.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.988         yibiao_1/N242_sub4.co [19]
                                   td                    0.046      58.034 r       yibiao_1/N242_sub4.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.034         yibiao_1/N242_sub4.co [21]
 CLMA_262_228/COUT                 td                    0.046      58.080 r       yibiao_1/N242_sub4.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.080         yibiao_1/N242_sub4.co [23]
 CLMA_262_232/Y1                   td                    0.382      58.462 f       yibiao_1/N242_sub4.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       0.703      59.165         yibiao_1/_N721   
 CLMA_250_213/COUT                 td                    0.415      59.580 r       yibiao_1/N242_sub3.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.580         yibiao_1/N242_sub3.co [3]
                                   td                    0.046      59.626 r       yibiao_1/N242_sub3.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.626         yibiao_1/N242_sub3.co [5]
 CLMA_250_217/COUT                 td                    0.046      59.672 r       yibiao_1/N242_sub3.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.672         yibiao_1/N242_sub3.co [7]
                                   td                    0.046      59.718 r       yibiao_1/N242_sub3.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.718         yibiao_1/N242_sub3.co [9]
 CLMA_250_221/COUT                 td                    0.046      59.764 r       yibiao_1/N242_sub3.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.764         yibiao_1/N242_sub3.co [11]
                                   td                    0.046      59.810 r       yibiao_1/N242_sub3.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.810         yibiao_1/N242_sub3.co [13]
 CLMA_250_225/COUT                 td                    0.046      59.856 r       yibiao_1/N242_sub3.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.856         yibiao_1/N242_sub3.co [15]
                                   td                    0.046      59.902 r       yibiao_1/N242_sub3.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.902         yibiao_1/N242_sub3.co [17]
 CLMA_250_229/COUT                 td                    0.046      59.948 r       yibiao_1/N242_sub3.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.948         yibiao_1/N242_sub3.co [19]
                                   td                    0.046      59.994 r       yibiao_1/N242_sub3.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.994         yibiao_1/N242_sub3.co [21]
 CLMA_250_233/COUT                 td                    0.046      60.040 r       yibiao_1/N242_sub3.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.040         yibiao_1/N242_sub3.co [23]
 CLMA_250_237/Y1                   td                    0.382      60.422 f       yibiao_1/N242_sub3.faddsub_24/gateop_A2/Y1
                                   net (fanout=25)       0.704      61.126         yibiao_1/_N746   
 CLMA_266_208/COUT                 td                    0.415      61.541 r       yibiao_1/N242_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.541         yibiao_1/N242_sub2.co [4]
                                   td                    0.046      61.587 r       yibiao_1/N242_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.587         yibiao_1/N242_sub2.co [6]
 CLMA_266_212/COUT                 td                    0.046      61.633 r       yibiao_1/N242_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.633         yibiao_1/N242_sub2.co [8]
                                   td                    0.046      61.679 r       yibiao_1/N242_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.679         yibiao_1/N242_sub2.co [10]
 CLMA_266_216/COUT                 td                    0.046      61.725 r       yibiao_1/N242_sub2.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.725         yibiao_1/N242_sub2.co [12]
                                   td                    0.046      61.771 r       yibiao_1/N242_sub2.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.771         yibiao_1/N242_sub2.co [14]
 CLMA_266_220/COUT                 td                    0.046      61.817 r       yibiao_1/N242_sub2.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.817         yibiao_1/N242_sub2.co [16]
                                   td                    0.046      61.863 r       yibiao_1/N242_sub2.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.863         yibiao_1/N242_sub2.co [18]
 CLMA_266_224/COUT                 td                    0.046      61.909 r       yibiao_1/N242_sub2.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.909         yibiao_1/N242_sub2.co [20]
                                   td                    0.046      61.955 r       yibiao_1/N242_sub2.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.955         yibiao_1/N242_sub2.co [22]
 CLMA_266_228/COUT                 td                    0.046      62.001 r       yibiao_1/N242_sub2.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.001         yibiao_1/N242_sub2.co [24]
 CLMA_266_232/Y0                   td                    0.216      62.217 f       yibiao_1/N242_sub2.faddsub_25/gateop_perm/Y
                                   net (fanout=25)       0.526      62.743         yibiao_1/_N771   
 CLMA_270_208/COUT                 td                    0.412      63.155 r       yibiao_1/N242_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.155         yibiao_1/N242_sub1.co [4]
                                   td                    0.046      63.201 r       yibiao_1/N242_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.201         yibiao_1/N242_sub1.co [6]
 CLMA_270_212/COUT                 td                    0.046      63.247 r       yibiao_1/N242_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.247         yibiao_1/N242_sub1.co [8]
                                   td                    0.046      63.293 r       yibiao_1/N242_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.293         yibiao_1/N242_sub1.co [10]
 CLMA_270_216/COUT                 td                    0.046      63.339 r       yibiao_1/N242_sub1.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.339         yibiao_1/N242_sub1.co [12]
                                   td                    0.046      63.385 r       yibiao_1/N242_sub1.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.385         yibiao_1/N242_sub1.co [14]
 CLMA_270_220/COUT                 td                    0.046      63.431 r       yibiao_1/N242_sub1.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.431         yibiao_1/N242_sub1.co [16]
                                   td                    0.046      63.477 r       yibiao_1/N242_sub1.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.477         yibiao_1/N242_sub1.co [18]
 CLMA_270_224/COUT                 td                    0.046      63.523 r       yibiao_1/N242_sub1.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.523         yibiao_1/N242_sub1.co [20]
                                   td                    0.046      63.569 r       yibiao_1/N242_sub1.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.569         yibiao_1/N242_sub1.co [22]
 CLMA_270_228/COUT                 td                    0.046      63.615 r       yibiao_1/N242_sub1.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.615         yibiao_1/N242_sub1.co [24]
 CLMA_270_232/Y0                   td                    0.216      63.831 f       yibiao_1/N242_sub1.faddsub_25/gateop_perm/Y
                                   net (fanout=25)       0.884      64.715         yibiao_1/_N796   
 CLMA_230_196/D3                                                           f       yibiao_1/phase_diff_reg[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  64.715         Logic Levels: 216
                                                                                   Logic: 41.930ns(66.444%), Route: 21.176ns(33.556%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.631    1000.631         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000    1000.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.936    1001.567         ntclkbufg_0      
 CLMA_230_196/CLK                                                          r       yibiao_1/phase_diff_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.022    1001.589                          
 clock uncertainty                                      -0.150    1001.439                          

 Setup time                                             -0.300    1001.139                          

 Data required time                                               1001.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.139                          
 Data arrival time                                                  64.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       936.424                          
====================================================================================================

====================================================================================================

Startpoint  : yibiao_1/N240_m1/gopapm/CLK
Endpoint    : yibiao_1/phase_diff_reg[2]/opit_0_inv_L5Q_perm/L4
Path Group  : pll_adda|u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.642       0.642         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.642 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.967       1.609         ntclkbufg_0      
 APM_258_228/CLK                                                           r       yibiao_1/N240_m1/gopapm/CLK

 APM_258_228/PO[0]                 tco                   2.107       3.716 r       yibiao_1/N240_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       3.716         yibiao_1/_N7943  
 APM_258_240/P[10]                 td                    1.458       5.174 f       yibiao_1/N240_m2/gopapm/P[10]
                                   net (fanout=2)        0.683       5.857         yibiao_1/N982 [28]
                                   td                    0.262       6.119 f       yibiao_1/N242_sub31.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.119         yibiao_1/N242_sub31.co [2]
 CLMS_246_265/COUT                 td                    0.046       6.165 r       yibiao_1/N242_sub31.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.165         yibiao_1/N242_sub31.co [4]
                                   td                    0.046       6.211 r       yibiao_1/N242_sub31.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.211         yibiao_1/N242_sub31.co [6]
 CLMS_246_269/COUT                 td                    0.046       6.257 r       yibiao_1/N242_sub31.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.257         yibiao_1/N242_sub31.co [8]
                                   td                    0.046       6.303 r       yibiao_1/N242_sub31.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.303         yibiao_1/N242_sub31.co [10]
 CLMS_246_273/COUT                 td                    0.046       6.349 r       yibiao_1/N242_sub31.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.349         yibiao_1/N242_sub31.co [12]
                                   td                    0.046       6.395 r       yibiao_1/N242_sub31.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.395         yibiao_1/N242_sub31.co [14]
 CLMS_246_277/COUT                 td                    0.046       6.441 r       yibiao_1/N242_sub31.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.441         yibiao_1/N242_sub31.co [16]
                                   td                    0.046       6.487 r       yibiao_1/N242_sub31.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.487         yibiao_1/N242_sub31.co [18]
 CLMS_246_281/COUT                 td                    0.046       6.533 r       yibiao_1/N242_sub31.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.533         yibiao_1/N242_sub31.co [20]
                                   td                    0.046       6.579 r       yibiao_1/N242_sub31.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.579         yibiao_1/N242_sub31.co [22]
 CLMS_246_285/COUT                 td                    0.046       6.625 r       yibiao_1/N242_sub31.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.625         yibiao_1/N242_sub31.co [24]
 CLMS_246_289/Y0                   td                    0.216       6.841 f       yibiao_1/N242_sub31.faddsub_25/gateop/Y
                                   net (fanout=26)       1.021       7.862         yibiao_1/_N46    
 CLMA_250_252/COUT                 td                    0.415       8.277 r       yibiao_1/N242_sub30.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.277         yibiao_1/N242_sub30.co [11]
                                   td                    0.046       8.323 r       yibiao_1/N242_sub30.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.323         yibiao_1/N242_sub30.co [13]
 CLMA_250_256/COUT                 td                    0.046       8.369 r       yibiao_1/N242_sub30.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.369         yibiao_1/N242_sub30.co [15]
                                   td                    0.046       8.415 r       yibiao_1/N242_sub30.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.415         yibiao_1/N242_sub30.co [17]
 CLMA_250_260/COUT                 td                    0.046       8.461 r       yibiao_1/N242_sub30.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.461         yibiao_1/N242_sub30.co [19]
                                   td                    0.046       8.507 r       yibiao_1/N242_sub30.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.507         yibiao_1/N242_sub30.co [21]
 CLMA_250_264/COUT                 td                    0.046       8.553 r       yibiao_1/N242_sub30.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.553         yibiao_1/N242_sub30.co [23]
 CLMA_250_268/Y1                   td                    0.382       8.935 f       yibiao_1/N242_sub30.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.661       9.596         yibiao_1/_N71    
 CLMS_242_241/COUT                 td                    0.415      10.011 r       yibiao_1/N242_sub29.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.011         yibiao_1/N242_sub29.co [3]
                                   td                    0.046      10.057 r       yibiao_1/N242_sub29.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.057         yibiao_1/N242_sub29.co [5]
 CLMS_242_245/COUT                 td                    0.046      10.103 r       yibiao_1/N242_sub29.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.103         yibiao_1/N242_sub29.co [7]
                                   td                    0.046      10.149 r       yibiao_1/N242_sub29.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.149         yibiao_1/N242_sub29.co [9]
 CLMS_242_249/COUT                 td                    0.046      10.195 r       yibiao_1/N242_sub29.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.195         yibiao_1/N242_sub29.co [11]
                                   td                    0.046      10.241 r       yibiao_1/N242_sub29.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.241         yibiao_1/N242_sub29.co [13]
 CLMS_242_253/COUT                 td                    0.046      10.287 r       yibiao_1/N242_sub29.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.287         yibiao_1/N242_sub29.co [15]
                                   td                    0.046      10.333 r       yibiao_1/N242_sub29.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.333         yibiao_1/N242_sub29.co [17]
 CLMS_242_257/COUT                 td                    0.046      10.379 r       yibiao_1/N242_sub29.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.379         yibiao_1/N242_sub29.co [19]
                                   td                    0.046      10.425 r       yibiao_1/N242_sub29.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.425         yibiao_1/N242_sub29.co [21]
 CLMS_242_261/COUT                 td                    0.046      10.471 r       yibiao_1/N242_sub29.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.471         yibiao_1/N242_sub29.co [23]
 CLMS_242_265/Y1                   td                    0.401      10.872 r       yibiao_1/N242_sub29.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.548      11.420         yibiao_1/_N96    
                                   td                    0.385      11.805 f       yibiao_1/N242_sub28.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.805         yibiao_1/N242_sub28.co [1]
 CLMS_254_245/COUT                 td                    0.046      11.851 r       yibiao_1/N242_sub28.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.851         yibiao_1/N242_sub28.co [3]
                                   td                    0.046      11.897 r       yibiao_1/N242_sub28.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.897         yibiao_1/N242_sub28.co [5]
 CLMS_254_249/COUT                 td                    0.046      11.943 r       yibiao_1/N242_sub28.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.943         yibiao_1/N242_sub28.co [7]
                                   td                    0.046      11.989 r       yibiao_1/N242_sub28.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.989         yibiao_1/N242_sub28.co [9]
 CLMS_254_253/COUT                 td                    0.046      12.035 r       yibiao_1/N242_sub28.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.035         yibiao_1/N242_sub28.co [11]
                                   td                    0.046      12.081 r       yibiao_1/N242_sub28.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.081         yibiao_1/N242_sub28.co [13]
 CLMS_254_257/COUT                 td                    0.046      12.127 r       yibiao_1/N242_sub28.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.127         yibiao_1/N242_sub28.co [15]
                                   td                    0.046      12.173 r       yibiao_1/N242_sub28.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.173         yibiao_1/N242_sub28.co [17]
 CLMS_254_261/COUT                 td                    0.046      12.219 r       yibiao_1/N242_sub28.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.219         yibiao_1/N242_sub28.co [19]
                                   td                    0.046      12.265 r       yibiao_1/N242_sub28.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.265         yibiao_1/N242_sub28.co [21]
 CLMS_254_265/COUT                 td                    0.046      12.311 r       yibiao_1/N242_sub28.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.311         yibiao_1/N242_sub28.co [23]
 CLMS_254_269/Y1                   td                    0.382      12.693 f       yibiao_1/N242_sub28.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.526      13.219         yibiao_1/_N121   
                                   td                    0.385      13.604 f       yibiao_1/N242_sub27.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.604         yibiao_1/N242_sub27.co [1]
 CLMA_246_248/COUT                 td                    0.046      13.650 r       yibiao_1/N242_sub27.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.650         yibiao_1/N242_sub27.co [3]
                                   td                    0.046      13.696 r       yibiao_1/N242_sub27.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.696         yibiao_1/N242_sub27.co [5]
 CLMA_246_252/COUT                 td                    0.046      13.742 r       yibiao_1/N242_sub27.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.742         yibiao_1/N242_sub27.co [7]
                                   td                    0.046      13.788 r       yibiao_1/N242_sub27.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.788         yibiao_1/N242_sub27.co [9]
 CLMA_246_256/COUT                 td                    0.046      13.834 r       yibiao_1/N242_sub27.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.834         yibiao_1/N242_sub27.co [11]
                                   td                    0.046      13.880 r       yibiao_1/N242_sub27.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.880         yibiao_1/N242_sub27.co [13]
 CLMA_246_260/COUT                 td                    0.046      13.926 r       yibiao_1/N242_sub27.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.926         yibiao_1/N242_sub27.co [15]
                                   td                    0.046      13.972 r       yibiao_1/N242_sub27.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.972         yibiao_1/N242_sub27.co [17]
 CLMA_246_264/COUT                 td                    0.046      14.018 r       yibiao_1/N242_sub27.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.018         yibiao_1/N242_sub27.co [19]
                                   td                    0.046      14.064 r       yibiao_1/N242_sub27.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.064         yibiao_1/N242_sub27.co [21]
 CLMA_246_268/COUT                 td                    0.046      14.110 r       yibiao_1/N242_sub27.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.110         yibiao_1/N242_sub27.co [23]
 CLMA_246_272/Y1                   td                    0.382      14.492 f       yibiao_1/N242_sub27.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.788      15.280         yibiao_1/_N146   
 CLMS_270_245/COUT                 td                    0.412      15.692 r       yibiao_1/N242_sub26.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.692         yibiao_1/N242_sub26.co [3]
                                   td                    0.046      15.738 r       yibiao_1/N242_sub26.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.738         yibiao_1/N242_sub26.co [5]
 CLMS_270_249/COUT                 td                    0.046      15.784 r       yibiao_1/N242_sub26.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.784         yibiao_1/N242_sub26.co [7]
                                   td                    0.046      15.830 r       yibiao_1/N242_sub26.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.830         yibiao_1/N242_sub26.co [9]
 CLMS_270_253/COUT                 td                    0.046      15.876 r       yibiao_1/N242_sub26.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.876         yibiao_1/N242_sub26.co [11]
                                   td                    0.046      15.922 r       yibiao_1/N242_sub26.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.922         yibiao_1/N242_sub26.co [13]
 CLMS_270_257/COUT                 td                    0.046      15.968 r       yibiao_1/N242_sub26.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.968         yibiao_1/N242_sub26.co [15]
                                   td                    0.046      16.014 r       yibiao_1/N242_sub26.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.014         yibiao_1/N242_sub26.co [17]
 CLMS_270_261/COUT                 td                    0.046      16.060 r       yibiao_1/N242_sub26.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.060         yibiao_1/N242_sub26.co [19]
                                   td                    0.046      16.106 r       yibiao_1/N242_sub26.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.106         yibiao_1/N242_sub26.co [21]
 CLMS_270_265/COUT                 td                    0.046      16.152 r       yibiao_1/N242_sub26.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.152         yibiao_1/N242_sub26.co [23]
 CLMS_270_269/Y1                   td                    0.382      16.534 f       yibiao_1/N242_sub26.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.863      17.397         yibiao_1/_N171   
                                   td                    0.385      17.782 f       yibiao_1/N242_sub25.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.782         yibiao_1/N242_sub25.co [1]
 CLMS_226_249/COUT                 td                    0.046      17.828 r       yibiao_1/N242_sub25.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.828         yibiao_1/N242_sub25.co [3]
                                   td                    0.046      17.874 r       yibiao_1/N242_sub25.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.874         yibiao_1/N242_sub25.co [5]
 CLMS_226_253/COUT                 td                    0.046      17.920 r       yibiao_1/N242_sub25.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.920         yibiao_1/N242_sub25.co [7]
                                   td                    0.046      17.966 r       yibiao_1/N242_sub25.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.966         yibiao_1/N242_sub25.co [9]
 CLMS_226_257/COUT                 td                    0.046      18.012 r       yibiao_1/N242_sub25.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.012         yibiao_1/N242_sub25.co [11]
                                   td                    0.046      18.058 r       yibiao_1/N242_sub25.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.058         yibiao_1/N242_sub25.co [13]
 CLMS_226_261/COUT                 td                    0.046      18.104 r       yibiao_1/N242_sub25.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.104         yibiao_1/N242_sub25.co [15]
                                   td                    0.046      18.150 r       yibiao_1/N242_sub25.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.150         yibiao_1/N242_sub25.co [17]
 CLMS_226_265/COUT                 td                    0.046      18.196 r       yibiao_1/N242_sub25.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.196         yibiao_1/N242_sub25.co [19]
                                   td                    0.046      18.242 r       yibiao_1/N242_sub25.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.242         yibiao_1/N242_sub25.co [21]
 CLMS_226_269/COUT                 td                    0.046      18.288 r       yibiao_1/N242_sub25.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.288         yibiao_1/N242_sub25.co [23]
 CLMS_226_273/Y1                   td                    0.382      18.670 f       yibiao_1/N242_sub25.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.830      19.500         yibiao_1/_N196   
                                   td                    0.385      19.885 f       yibiao_1/N242_sub24.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.885         yibiao_1/N242_sub24.co [1]
 CLMS_246_237/COUT                 td                    0.046      19.931 r       yibiao_1/N242_sub24.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.931         yibiao_1/N242_sub24.co [3]
                                   td                    0.046      19.977 r       yibiao_1/N242_sub24.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.977         yibiao_1/N242_sub24.co [5]
 CLMS_246_241/COUT                 td                    0.046      20.023 r       yibiao_1/N242_sub24.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.023         yibiao_1/N242_sub24.co [7]
                                   td                    0.046      20.069 r       yibiao_1/N242_sub24.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.069         yibiao_1/N242_sub24.co [9]
 CLMS_246_245/COUT                 td                    0.046      20.115 r       yibiao_1/N242_sub24.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.115         yibiao_1/N242_sub24.co [11]
                                   td                    0.046      20.161 r       yibiao_1/N242_sub24.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.161         yibiao_1/N242_sub24.co [13]
 CLMS_246_249/COUT                 td                    0.046      20.207 r       yibiao_1/N242_sub24.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.207         yibiao_1/N242_sub24.co [15]
                                   td                    0.046      20.253 r       yibiao_1/N242_sub24.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.253         yibiao_1/N242_sub24.co [17]
 CLMS_246_253/COUT                 td                    0.046      20.299 r       yibiao_1/N242_sub24.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.299         yibiao_1/N242_sub24.co [19]
                                   td                    0.046      20.345 r       yibiao_1/N242_sub24.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.345         yibiao_1/N242_sub24.co [21]
 CLMS_246_257/COUT                 td                    0.046      20.391 r       yibiao_1/N242_sub24.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.391         yibiao_1/N242_sub24.co [23]
 CLMS_246_261/Y1                   td                    0.382      20.773 f       yibiao_1/N242_sub24.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.498      21.271         yibiao_1/_N221   
 CLMA_242_248/COUT                 td                    0.415      21.686 r       yibiao_1/N242_sub23.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.686         yibiao_1/N242_sub23.co [3]
                                   td                    0.046      21.732 r       yibiao_1/N242_sub23.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.732         yibiao_1/N242_sub23.co [5]
 CLMA_242_252/COUT                 td                    0.046      21.778 r       yibiao_1/N242_sub23.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.778         yibiao_1/N242_sub23.co [7]
                                   td                    0.046      21.824 r       yibiao_1/N242_sub23.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.824         yibiao_1/N242_sub23.co [9]
 CLMA_242_256/COUT                 td                    0.046      21.870 r       yibiao_1/N242_sub23.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.870         yibiao_1/N242_sub23.co [11]
                                   td                    0.046      21.916 r       yibiao_1/N242_sub23.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.916         yibiao_1/N242_sub23.co [13]
 CLMA_242_260/COUT                 td                    0.046      21.962 r       yibiao_1/N242_sub23.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.962         yibiao_1/N242_sub23.co [15]
                                   td                    0.046      22.008 r       yibiao_1/N242_sub23.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.008         yibiao_1/N242_sub23.co [17]
 CLMA_242_264/COUT                 td                    0.046      22.054 r       yibiao_1/N242_sub23.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.054         yibiao_1/N242_sub23.co [19]
                                   td                    0.046      22.100 r       yibiao_1/N242_sub23.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.100         yibiao_1/N242_sub23.co [21]
 CLMA_242_268/COUT                 td                    0.046      22.146 r       yibiao_1/N242_sub23.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.146         yibiao_1/N242_sub23.co [23]
 CLMA_242_272/Y1                   td                    0.382      22.528 f       yibiao_1/N242_sub23.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.781      23.309         yibiao_1/_N246   
 CLMS_266_249/COUT                 td                    0.412      23.721 r       yibiao_1/N242_sub22.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.721         yibiao_1/N242_sub22.co [3]
                                   td                    0.046      23.767 r       yibiao_1/N242_sub22.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.767         yibiao_1/N242_sub22.co [5]
 CLMS_266_253/COUT                 td                    0.046      23.813 r       yibiao_1/N242_sub22.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.813         yibiao_1/N242_sub22.co [7]
                                   td                    0.046      23.859 r       yibiao_1/N242_sub22.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.859         yibiao_1/N242_sub22.co [9]
 CLMS_266_257/COUT                 td                    0.046      23.905 r       yibiao_1/N242_sub22.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.905         yibiao_1/N242_sub22.co [11]
                                   td                    0.046      23.951 r       yibiao_1/N242_sub22.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.951         yibiao_1/N242_sub22.co [13]
 CLMS_266_261/COUT                 td                    0.046      23.997 r       yibiao_1/N242_sub22.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.997         yibiao_1/N242_sub22.co [15]
                                   td                    0.046      24.043 r       yibiao_1/N242_sub22.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.043         yibiao_1/N242_sub22.co [17]
 CLMS_266_265/COUT                 td                    0.046      24.089 r       yibiao_1/N242_sub22.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.089         yibiao_1/N242_sub22.co [19]
                                   td                    0.046      24.135 r       yibiao_1/N242_sub22.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.135         yibiao_1/N242_sub22.co [21]
 CLMS_266_269/COUT                 td                    0.046      24.181 r       yibiao_1/N242_sub22.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.181         yibiao_1/N242_sub22.co [23]
 CLMS_266_273/Y1                   td                    0.382      24.563 f       yibiao_1/N242_sub22.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.654      25.217         yibiao_1/_N271   
                                   td                    0.385      25.602 f       yibiao_1/N242_sub21.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.602         yibiao_1/N242_sub21.co [1]
 CLMS_262_245/COUT                 td                    0.046      25.648 r       yibiao_1/N242_sub21.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.648         yibiao_1/N242_sub21.co [3]
                                   td                    0.046      25.694 r       yibiao_1/N242_sub21.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.694         yibiao_1/N242_sub21.co [5]
 CLMS_262_249/COUT                 td                    0.046      25.740 r       yibiao_1/N242_sub21.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.740         yibiao_1/N242_sub21.co [7]
                                   td                    0.046      25.786 r       yibiao_1/N242_sub21.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.786         yibiao_1/N242_sub21.co [9]
 CLMS_262_253/COUT                 td                    0.046      25.832 r       yibiao_1/N242_sub21.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.832         yibiao_1/N242_sub21.co [11]
                                   td                    0.046      25.878 r       yibiao_1/N242_sub21.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.878         yibiao_1/N242_sub21.co [13]
 CLMS_262_257/COUT                 td                    0.046      25.924 r       yibiao_1/N242_sub21.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.924         yibiao_1/N242_sub21.co [15]
                                   td                    0.046      25.970 r       yibiao_1/N242_sub21.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.970         yibiao_1/N242_sub21.co [17]
 CLMS_262_261/COUT                 td                    0.046      26.016 r       yibiao_1/N242_sub21.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.016         yibiao_1/N242_sub21.co [19]
                                   td                    0.046      26.062 r       yibiao_1/N242_sub21.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.062         yibiao_1/N242_sub21.co [21]
 CLMS_262_265/COUT                 td                    0.046      26.108 r       yibiao_1/N242_sub21.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.108         yibiao_1/N242_sub21.co [23]
 CLMS_262_269/Y1                   td                    0.382      26.490 f       yibiao_1/N242_sub21.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.542      27.032         yibiao_1/_N296   
                                   td                    0.385      27.417 f       yibiao_1/N242_sub20.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.417         yibiao_1/N242_sub20.co [1]
 CLMA_262_240/COUT                 td                    0.046      27.463 r       yibiao_1/N242_sub20.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.463         yibiao_1/N242_sub20.co [3]
                                   td                    0.046      27.509 r       yibiao_1/N242_sub20.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.509         yibiao_1/N242_sub20.co [5]
 CLMA_262_244/COUT                 td                    0.046      27.555 r       yibiao_1/N242_sub20.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.555         yibiao_1/N242_sub20.co [7]
                                   td                    0.046      27.601 r       yibiao_1/N242_sub20.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.601         yibiao_1/N242_sub20.co [9]
 CLMA_262_248/COUT                 td                    0.046      27.647 r       yibiao_1/N242_sub20.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.647         yibiao_1/N242_sub20.co [11]
                                   td                    0.046      27.693 r       yibiao_1/N242_sub20.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.693         yibiao_1/N242_sub20.co [13]
 CLMA_262_252/COUT                 td                    0.046      27.739 r       yibiao_1/N242_sub20.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.739         yibiao_1/N242_sub20.co [15]
                                   td                    0.046      27.785 r       yibiao_1/N242_sub20.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.785         yibiao_1/N242_sub20.co [17]
 CLMA_262_256/COUT                 td                    0.046      27.831 r       yibiao_1/N242_sub20.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.831         yibiao_1/N242_sub20.co [19]
                                   td                    0.046      27.877 r       yibiao_1/N242_sub20.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.877         yibiao_1/N242_sub20.co [21]
 CLMA_262_260/COUT                 td                    0.046      27.923 r       yibiao_1/N242_sub20.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.923         yibiao_1/N242_sub20.co [23]
 CLMA_262_264/Y1                   td                    0.382      28.305 f       yibiao_1/N242_sub20.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.690      28.995         yibiao_1/_N321   
 CLMA_254_244/COUT                 td                    0.412      29.407 r       yibiao_1/N242_sub19.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.407         yibiao_1/N242_sub19.co [3]
                                   td                    0.046      29.453 r       yibiao_1/N242_sub19.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.453         yibiao_1/N242_sub19.co [5]
 CLMA_254_248/COUT                 td                    0.046      29.499 r       yibiao_1/N242_sub19.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.499         yibiao_1/N242_sub19.co [7]
                                   td                    0.046      29.545 r       yibiao_1/N242_sub19.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.545         yibiao_1/N242_sub19.co [9]
 CLMA_254_252/COUT                 td                    0.046      29.591 r       yibiao_1/N242_sub19.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.591         yibiao_1/N242_sub19.co [11]
                                   td                    0.046      29.637 r       yibiao_1/N242_sub19.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.637         yibiao_1/N242_sub19.co [13]
 CLMA_254_256/COUT                 td                    0.046      29.683 r       yibiao_1/N242_sub19.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.683         yibiao_1/N242_sub19.co [15]
                                   td                    0.046      29.729 r       yibiao_1/N242_sub19.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.729         yibiao_1/N242_sub19.co [17]
 CLMA_254_260/COUT                 td                    0.046      29.775 r       yibiao_1/N242_sub19.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.775         yibiao_1/N242_sub19.co [19]
                                   td                    0.046      29.821 r       yibiao_1/N242_sub19.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.821         yibiao_1/N242_sub19.co [21]
 CLMA_254_264/COUT                 td                    0.046      29.867 r       yibiao_1/N242_sub19.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.867         yibiao_1/N242_sub19.co [23]
 CLMA_254_268/Y1                   td                    0.401      30.268 r       yibiao_1/N242_sub19.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.729      30.997         yibiao_1/_N346   
                                   td                    0.385      31.382 f       yibiao_1/N242_sub18.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.382         yibiao_1/N242_sub18.co [1]
 CLMA_250_241/COUT                 td                    0.046      31.428 r       yibiao_1/N242_sub18.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.428         yibiao_1/N242_sub18.co [3]
                                   td                    0.046      31.474 r       yibiao_1/N242_sub18.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.474         yibiao_1/N242_sub18.co [5]
 CLMA_250_245/COUT                 td                    0.046      31.520 r       yibiao_1/N242_sub18.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.520         yibiao_1/N242_sub18.co [7]
                                   td                    0.046      31.566 r       yibiao_1/N242_sub18.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.566         yibiao_1/N242_sub18.co [9]
 CLMA_250_249/COUT                 td                    0.046      31.612 r       yibiao_1/N242_sub18.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.612         yibiao_1/N242_sub18.co [11]
                                   td                    0.046      31.658 r       yibiao_1/N242_sub18.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.658         yibiao_1/N242_sub18.co [13]
 CLMA_250_253/COUT                 td                    0.046      31.704 r       yibiao_1/N242_sub18.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.704         yibiao_1/N242_sub18.co [15]
                                   td                    0.046      31.750 r       yibiao_1/N242_sub18.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.750         yibiao_1/N242_sub18.co [17]
 CLMA_250_257/COUT                 td                    0.046      31.796 r       yibiao_1/N242_sub18.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.796         yibiao_1/N242_sub18.co [19]
                                   td                    0.046      31.842 r       yibiao_1/N242_sub18.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.842         yibiao_1/N242_sub18.co [21]
 CLMA_250_261/COUT                 td                    0.046      31.888 r       yibiao_1/N242_sub18.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.888         yibiao_1/N242_sub18.co [23]
 CLMA_250_265/Y1                   td                    0.382      32.270 f       yibiao_1/N242_sub18.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.600      32.870         yibiao_1/_N371   
 CLMA_266_240/COUT                 td                    0.415      33.285 r       yibiao_1/N242_sub17.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.285         yibiao_1/N242_sub17.co [3]
                                   td                    0.046      33.331 r       yibiao_1/N242_sub17.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.331         yibiao_1/N242_sub17.co [5]
 CLMA_266_244/COUT                 td                    0.046      33.377 r       yibiao_1/N242_sub17.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.377         yibiao_1/N242_sub17.co [7]
                                   td                    0.046      33.423 r       yibiao_1/N242_sub17.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.423         yibiao_1/N242_sub17.co [9]
 CLMA_266_248/COUT                 td                    0.046      33.469 r       yibiao_1/N242_sub17.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.469         yibiao_1/N242_sub17.co [11]
                                   td                    0.046      33.515 r       yibiao_1/N242_sub17.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.515         yibiao_1/N242_sub17.co [13]
 CLMA_266_252/COUT                 td                    0.046      33.561 r       yibiao_1/N242_sub17.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.561         yibiao_1/N242_sub17.co [15]
                                   td                    0.046      33.607 r       yibiao_1/N242_sub17.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.607         yibiao_1/N242_sub17.co [17]
 CLMA_266_256/COUT                 td                    0.046      33.653 r       yibiao_1/N242_sub17.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.653         yibiao_1/N242_sub17.co [19]
                                   td                    0.046      33.699 r       yibiao_1/N242_sub17.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.699         yibiao_1/N242_sub17.co [21]
 CLMA_266_260/COUT                 td                    0.046      33.745 r       yibiao_1/N242_sub17.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.745         yibiao_1/N242_sub17.co [23]
 CLMA_266_264/Y1                   td                    0.382      34.127 f       yibiao_1/N242_sub17.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.522      34.649         yibiao_1/_N396   
                                   td                    0.385      35.034 f       yibiao_1/N242_sub16.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.034         yibiao_1/N242_sub16.co [1]
 CLMA_270_240/COUT                 td                    0.046      35.080 r       yibiao_1/N242_sub16.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.080         yibiao_1/N242_sub16.co [3]
                                   td                    0.046      35.126 r       yibiao_1/N242_sub16.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.126         yibiao_1/N242_sub16.co [5]
 CLMA_270_244/COUT                 td                    0.046      35.172 r       yibiao_1/N242_sub16.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.172         yibiao_1/N242_sub16.co [7]
                                   td                    0.046      35.218 r       yibiao_1/N242_sub16.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.218         yibiao_1/N242_sub16.co [9]
 CLMA_270_248/COUT                 td                    0.046      35.264 r       yibiao_1/N242_sub16.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.264         yibiao_1/N242_sub16.co [11]
                                   td                    0.046      35.310 r       yibiao_1/N242_sub16.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.310         yibiao_1/N242_sub16.co [13]
 CLMA_270_252/COUT                 td                    0.046      35.356 r       yibiao_1/N242_sub16.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.356         yibiao_1/N242_sub16.co [15]
                                   td                    0.046      35.402 r       yibiao_1/N242_sub16.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.402         yibiao_1/N242_sub16.co [17]
 CLMA_270_256/COUT                 td                    0.046      35.448 r       yibiao_1/N242_sub16.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.448         yibiao_1/N242_sub16.co [19]
                                   td                    0.046      35.494 r       yibiao_1/N242_sub16.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.494         yibiao_1/N242_sub16.co [21]
 CLMA_270_260/COUT                 td                    0.046      35.540 r       yibiao_1/N242_sub16.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.540         yibiao_1/N242_sub16.co [23]
 CLMA_270_264/Y1                   td                    0.401      35.941 r       yibiao_1/N242_sub16.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.506      36.447         yibiao_1/_N421   
 CLMA_274_248/COUT                 td                    0.412      36.859 r       yibiao_1/N242_sub15.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.859         yibiao_1/N242_sub15.co [3]
                                   td                    0.046      36.905 r       yibiao_1/N242_sub15.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.905         yibiao_1/N242_sub15.co [5]
 CLMA_274_252/COUT                 td                    0.046      36.951 r       yibiao_1/N242_sub15.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.951         yibiao_1/N242_sub15.co [7]
                                   td                    0.046      36.997 r       yibiao_1/N242_sub15.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.997         yibiao_1/N242_sub15.co [9]
 CLMA_274_256/COUT                 td                    0.046      37.043 r       yibiao_1/N242_sub15.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.043         yibiao_1/N242_sub15.co [11]
                                   td                    0.046      37.089 r       yibiao_1/N242_sub15.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.089         yibiao_1/N242_sub15.co [13]
 CLMA_274_260/COUT                 td                    0.046      37.135 r       yibiao_1/N242_sub15.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.135         yibiao_1/N242_sub15.co [15]
                                   td                    0.046      37.181 r       yibiao_1/N242_sub15.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.181         yibiao_1/N242_sub15.co [17]
 CLMA_274_264/COUT                 td                    0.046      37.227 r       yibiao_1/N242_sub15.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.227         yibiao_1/N242_sub15.co [19]
                                   td                    0.046      37.273 r       yibiao_1/N242_sub15.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.273         yibiao_1/N242_sub15.co [21]
 CLMA_274_268/COUT                 td                    0.046      37.319 r       yibiao_1/N242_sub15.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.319         yibiao_1/N242_sub15.co [23]
 CLMA_274_272/Y1                   td                    0.401      37.720 r       yibiao_1/N242_sub15.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.329      38.049         yibiao_1/_N446   
                                   td                    0.385      38.434 f       yibiao_1/N242_sub14.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.434         yibiao_1/N242_sub14.co [1]
 CLMS_274_257/COUT                 td                    0.046      38.480 r       yibiao_1/N242_sub14.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.480         yibiao_1/N242_sub14.co [3]
                                   td                    0.046      38.526 r       yibiao_1/N242_sub14.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.526         yibiao_1/N242_sub14.co [5]
 CLMS_274_261/COUT                 td                    0.046      38.572 r       yibiao_1/N242_sub14.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.572         yibiao_1/N242_sub14.co [7]
                                   td                    0.046      38.618 r       yibiao_1/N242_sub14.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.618         yibiao_1/N242_sub14.co [9]
 CLMS_274_265/COUT                 td                    0.046      38.664 r       yibiao_1/N242_sub14.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.664         yibiao_1/N242_sub14.co [11]
                                   td                    0.046      38.710 r       yibiao_1/N242_sub14.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.710         yibiao_1/N242_sub14.co [13]
 CLMS_274_269/COUT                 td                    0.046      38.756 r       yibiao_1/N242_sub14.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.756         yibiao_1/N242_sub14.co [15]
                                   td                    0.046      38.802 r       yibiao_1/N242_sub14.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.802         yibiao_1/N242_sub14.co [17]
 CLMS_274_273/COUT                 td                    0.046      38.848 r       yibiao_1/N242_sub14.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.848         yibiao_1/N242_sub14.co [19]
                                   td                    0.046      38.894 r       yibiao_1/N242_sub14.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.894         yibiao_1/N242_sub14.co [21]
 CLMS_274_277/COUT                 td                    0.046      38.940 r       yibiao_1/N242_sub14.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.940         yibiao_1/N242_sub14.co [23]
 CLMS_274_281/Y1                   td                    0.382      39.322 f       yibiao_1/N242_sub14.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.768      40.090         yibiao_1/_N471   
 CLMA_282_240/COUT                 td                    0.412      40.502 r       yibiao_1/N242_sub13.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.502         yibiao_1/N242_sub13.co [3]
                                   td                    0.046      40.548 r       yibiao_1/N242_sub13.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.548         yibiao_1/N242_sub13.co [5]
 CLMA_282_244/COUT                 td                    0.046      40.594 r       yibiao_1/N242_sub13.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.594         yibiao_1/N242_sub13.co [7]
                                   td                    0.046      40.640 r       yibiao_1/N242_sub13.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.640         yibiao_1/N242_sub13.co [9]
 CLMA_282_248/COUT                 td                    0.046      40.686 r       yibiao_1/N242_sub13.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.686         yibiao_1/N242_sub13.co [11]
                                   td                    0.046      40.732 r       yibiao_1/N242_sub13.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.732         yibiao_1/N242_sub13.co [13]
 CLMA_282_252/COUT                 td                    0.046      40.778 r       yibiao_1/N242_sub13.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.778         yibiao_1/N242_sub13.co [15]
                                   td                    0.046      40.824 r       yibiao_1/N242_sub13.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.824         yibiao_1/N242_sub13.co [17]
 CLMA_282_256/COUT                 td                    0.046      40.870 r       yibiao_1/N242_sub13.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.870         yibiao_1/N242_sub13.co [19]
                                   td                    0.046      40.916 r       yibiao_1/N242_sub13.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.916         yibiao_1/N242_sub13.co [21]
 CLMA_282_260/COUT                 td                    0.046      40.962 r       yibiao_1/N242_sub13.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.962         yibiao_1/N242_sub13.co [23]
 CLMA_282_264/Y1                   td                    0.382      41.344 f       yibiao_1/N242_sub13.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.739      42.083         yibiao_1/_N496   
 CLMA_286_236/COUT                 td                    0.412      42.495 r       yibiao_1/N242_sub12.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.495         yibiao_1/N242_sub12.co [3]
                                   td                    0.046      42.541 r       yibiao_1/N242_sub12.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.541         yibiao_1/N242_sub12.co [5]
 CLMA_286_240/COUT                 td                    0.046      42.587 r       yibiao_1/N242_sub12.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.587         yibiao_1/N242_sub12.co [7]
                                   td                    0.046      42.633 r       yibiao_1/N242_sub12.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.633         yibiao_1/N242_sub12.co [9]
 CLMA_286_244/COUT                 td                    0.046      42.679 r       yibiao_1/N242_sub12.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.679         yibiao_1/N242_sub12.co [11]
                                   td                    0.046      42.725 r       yibiao_1/N242_sub12.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.725         yibiao_1/N242_sub12.co [13]
 CLMA_286_248/COUT                 td                    0.046      42.771 r       yibiao_1/N242_sub12.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.771         yibiao_1/N242_sub12.co [15]
                                   td                    0.046      42.817 r       yibiao_1/N242_sub12.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.817         yibiao_1/N242_sub12.co [17]
 CLMA_286_252/COUT                 td                    0.046      42.863 r       yibiao_1/N242_sub12.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.863         yibiao_1/N242_sub12.co [19]
                                   td                    0.046      42.909 r       yibiao_1/N242_sub12.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.909         yibiao_1/N242_sub12.co [21]
 CLMA_286_256/COUT                 td                    0.046      42.955 r       yibiao_1/N242_sub12.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.955         yibiao_1/N242_sub12.co [23]
 CLMA_286_260/Y1                   td                    0.382      43.337 f       yibiao_1/N242_sub12.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.533      43.870         yibiao_1/_N521   
 CLMS_282_237/COUT                 td                    0.415      44.285 r       yibiao_1/N242_sub11.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.285         yibiao_1/N242_sub11.co [3]
                                   td                    0.046      44.331 r       yibiao_1/N242_sub11.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.331         yibiao_1/N242_sub11.co [5]
 CLMS_282_241/COUT                 td                    0.046      44.377 r       yibiao_1/N242_sub11.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.377         yibiao_1/N242_sub11.co [7]
                                   td                    0.046      44.423 r       yibiao_1/N242_sub11.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.423         yibiao_1/N242_sub11.co [9]
 CLMS_282_245/COUT                 td                    0.046      44.469 r       yibiao_1/N242_sub11.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.469         yibiao_1/N242_sub11.co [11]
                                   td                    0.046      44.515 r       yibiao_1/N242_sub11.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.515         yibiao_1/N242_sub11.co [13]
 CLMS_282_249/COUT                 td                    0.046      44.561 r       yibiao_1/N242_sub11.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.561         yibiao_1/N242_sub11.co [15]
                                   td                    0.046      44.607 r       yibiao_1/N242_sub11.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.607         yibiao_1/N242_sub11.co [17]
 CLMS_282_253/COUT                 td                    0.046      44.653 r       yibiao_1/N242_sub11.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.653         yibiao_1/N242_sub11.co [19]
                                   td                    0.046      44.699 r       yibiao_1/N242_sub11.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.699         yibiao_1/N242_sub11.co [21]
 CLMS_282_257/COUT                 td                    0.046      44.745 r       yibiao_1/N242_sub11.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.745         yibiao_1/N242_sub11.co [23]
 CLMS_282_261/Y1                   td                    0.382      45.127 f       yibiao_1/N242_sub11.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.660      45.787         yibiao_1/_N546   
 CLMA_286_229/COUT                 td                    0.412      46.199 r       yibiao_1/N242_sub10.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.199         yibiao_1/N242_sub10.co [3]
                                   td                    0.046      46.245 r       yibiao_1/N242_sub10.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.245         yibiao_1/N242_sub10.co [5]
 CLMA_286_233/COUT                 td                    0.046      46.291 r       yibiao_1/N242_sub10.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.291         yibiao_1/N242_sub10.co [7]
                                   td                    0.046      46.337 r       yibiao_1/N242_sub10.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.337         yibiao_1/N242_sub10.co [9]
 CLMA_286_237/COUT                 td                    0.046      46.383 r       yibiao_1/N242_sub10.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.383         yibiao_1/N242_sub10.co [11]
                                   td                    0.046      46.429 r       yibiao_1/N242_sub10.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.429         yibiao_1/N242_sub10.co [13]
 CLMA_286_241/COUT                 td                    0.046      46.475 r       yibiao_1/N242_sub10.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.475         yibiao_1/N242_sub10.co [15]
                                   td                    0.046      46.521 r       yibiao_1/N242_sub10.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.521         yibiao_1/N242_sub10.co [17]
 CLMA_286_245/COUT                 td                    0.046      46.567 r       yibiao_1/N242_sub10.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.567         yibiao_1/N242_sub10.co [19]
                                   td                    0.046      46.613 r       yibiao_1/N242_sub10.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.613         yibiao_1/N242_sub10.co [21]
 CLMA_286_249/COUT                 td                    0.046      46.659 r       yibiao_1/N242_sub10.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.659         yibiao_1/N242_sub10.co [23]
 CLMA_286_253/Y1                   td                    0.382      47.041 f       yibiao_1/N242_sub10.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.541      47.582         yibiao_1/_N571   
 CLMA_290_224/COUT                 td                    0.415      47.997 r       yibiao_1/N242_sub9.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.997         yibiao_1/N242_sub9.co [3]
                                   td                    0.046      48.043 r       yibiao_1/N242_sub9.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.043         yibiao_1/N242_sub9.co [5]
 CLMA_290_228/COUT                 td                    0.046      48.089 r       yibiao_1/N242_sub9.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.089         yibiao_1/N242_sub9.co [7]
                                   td                    0.046      48.135 r       yibiao_1/N242_sub9.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.135         yibiao_1/N242_sub9.co [9]
 CLMA_290_232/COUT                 td                    0.046      48.181 r       yibiao_1/N242_sub9.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.181         yibiao_1/N242_sub9.co [11]
                                   td                    0.046      48.227 r       yibiao_1/N242_sub9.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.227         yibiao_1/N242_sub9.co [13]
 CLMA_290_236/COUT                 td                    0.046      48.273 r       yibiao_1/N242_sub9.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.273         yibiao_1/N242_sub9.co [15]
                                   td                    0.046      48.319 r       yibiao_1/N242_sub9.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.319         yibiao_1/N242_sub9.co [17]
 CLMA_290_240/COUT                 td                    0.046      48.365 r       yibiao_1/N242_sub9.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.365         yibiao_1/N242_sub9.co [19]
                                   td                    0.046      48.411 r       yibiao_1/N242_sub9.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.411         yibiao_1/N242_sub9.co [21]
 CLMA_290_244/COUT                 td                    0.046      48.457 r       yibiao_1/N242_sub9.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.457         yibiao_1/N242_sub9.co [23]
 CLMA_290_248/Y1                   td                    0.382      48.839 f       yibiao_1/N242_sub9.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.663      49.502         yibiao_1/_N596   
 CLMS_274_229/COUT                 td                    0.412      49.914 r       yibiao_1/N242_sub8.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.914         yibiao_1/N242_sub8.co [3]
                                   td                    0.046      49.960 r       yibiao_1/N242_sub8.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.960         yibiao_1/N242_sub8.co [5]
 CLMS_274_233/COUT                 td                    0.046      50.006 r       yibiao_1/N242_sub8.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.006         yibiao_1/N242_sub8.co [7]
                                   td                    0.046      50.052 r       yibiao_1/N242_sub8.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.052         yibiao_1/N242_sub8.co [9]
 CLMS_274_237/COUT                 td                    0.046      50.098 r       yibiao_1/N242_sub8.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.098         yibiao_1/N242_sub8.co [11]
                                   td                    0.046      50.144 r       yibiao_1/N242_sub8.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.144         yibiao_1/N242_sub8.co [13]
 CLMS_274_241/COUT                 td                    0.046      50.190 r       yibiao_1/N242_sub8.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.190         yibiao_1/N242_sub8.co [15]
                                   td                    0.046      50.236 r       yibiao_1/N242_sub8.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.236         yibiao_1/N242_sub8.co [17]
 CLMS_274_245/COUT                 td                    0.046      50.282 r       yibiao_1/N242_sub8.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.282         yibiao_1/N242_sub8.co [19]
                                   td                    0.046      50.328 r       yibiao_1/N242_sub8.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.328         yibiao_1/N242_sub8.co [21]
 CLMS_274_249/COUT                 td                    0.046      50.374 r       yibiao_1/N242_sub8.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.374         yibiao_1/N242_sub8.co [23]
 CLMS_274_253/Y1                   td                    0.382      50.756 f       yibiao_1/N242_sub8.faddsub_24/gateop_A2/Y1
                                   net (fanout=26)       0.551      51.307         yibiao_1/_N621   
 CLMA_274_220/COUT                 td                    0.412      51.719 r       yibiao_1/N242_sub7.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.719         yibiao_1/N242_sub7.co [3]
                                   td                    0.046      51.765 r       yibiao_1/N242_sub7.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.765         yibiao_1/N242_sub7.co [5]
 CLMA_274_224/COUT                 td                    0.046      51.811 r       yibiao_1/N242_sub7.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.811         yibiao_1/N242_sub7.co [7]
                                   td                    0.046      51.857 r       yibiao_1/N242_sub7.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.857         yibiao_1/N242_sub7.co [9]
 CLMA_274_228/COUT                 td                    0.046      51.903 r       yibiao_1/N242_sub7.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.903         yibiao_1/N242_sub7.co [11]
                                   td                    0.046      51.949 r       yibiao_1/N242_sub7.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.949         yibiao_1/N242_sub7.co [13]
 CLMA_274_232/COUT                 td                    0.046      51.995 r       yibiao_1/N242_sub7.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.995         yibiao_1/N242_sub7.co [15]
                                   td                    0.046      52.041 r       yibiao_1/N242_sub7.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.041         yibiao_1/N242_sub7.co [17]
 CLMA_274_236/COUT                 td                    0.046      52.087 r       yibiao_1/N242_sub7.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.087         yibiao_1/N242_sub7.co [19]
                                   td                    0.046      52.133 r       yibiao_1/N242_sub7.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.133         yibiao_1/N242_sub7.co [21]
 CLMA_274_240/COUT                 td                    0.046      52.179 r       yibiao_1/N242_sub7.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.179         yibiao_1/N242_sub7.co [23]
 CLMA_274_244/Y1                   td                    0.382      52.561 f       yibiao_1/N242_sub7.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       0.653      53.214         yibiao_1/_N646   
 CLMS_270_217/COUT                 td                    0.412      53.626 r       yibiao_1/N242_sub6.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.626         yibiao_1/N242_sub6.co [3]
                                   td                    0.046      53.672 r       yibiao_1/N242_sub6.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.672         yibiao_1/N242_sub6.co [5]
 CLMS_270_221/COUT                 td                    0.046      53.718 r       yibiao_1/N242_sub6.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.718         yibiao_1/N242_sub6.co [7]
                                   td                    0.046      53.764 r       yibiao_1/N242_sub6.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.764         yibiao_1/N242_sub6.co [9]
 CLMS_270_225/COUT                 td                    0.046      53.810 r       yibiao_1/N242_sub6.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.810         yibiao_1/N242_sub6.co [11]
                                   td                    0.046      53.856 r       yibiao_1/N242_sub6.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.856         yibiao_1/N242_sub6.co [13]
 CLMS_270_229/COUT                 td                    0.046      53.902 r       yibiao_1/N242_sub6.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.902         yibiao_1/N242_sub6.co [15]
                                   td                    0.046      53.948 r       yibiao_1/N242_sub6.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.948         yibiao_1/N242_sub6.co [17]
 CLMS_270_233/COUT                 td                    0.046      53.994 r       yibiao_1/N242_sub6.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.994         yibiao_1/N242_sub6.co [19]
                                   td                    0.046      54.040 r       yibiao_1/N242_sub6.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.040         yibiao_1/N242_sub6.co [21]
 CLMS_270_237/COUT                 td                    0.046      54.086 r       yibiao_1/N242_sub6.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.086         yibiao_1/N242_sub6.co [23]
 CLMS_270_241/Y1                   td                    0.382      54.468 f       yibiao_1/N242_sub6.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       0.678      55.146         yibiao_1/_N671   
 CLMA_282_212/COUT                 td                    0.415      55.561 r       yibiao_1/N242_sub5.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.561         yibiao_1/N242_sub5.co [3]
                                   td                    0.046      55.607 r       yibiao_1/N242_sub5.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.607         yibiao_1/N242_sub5.co [5]
 CLMA_282_216/COUT                 td                    0.046      55.653 r       yibiao_1/N242_sub5.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.653         yibiao_1/N242_sub5.co [7]
                                   td                    0.046      55.699 r       yibiao_1/N242_sub5.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.699         yibiao_1/N242_sub5.co [9]
 CLMA_282_220/COUT                 td                    0.046      55.745 r       yibiao_1/N242_sub5.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.745         yibiao_1/N242_sub5.co [11]
                                   td                    0.046      55.791 r       yibiao_1/N242_sub5.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.791         yibiao_1/N242_sub5.co [13]
 CLMA_282_224/COUT                 td                    0.046      55.837 r       yibiao_1/N242_sub5.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.837         yibiao_1/N242_sub5.co [15]
                                   td                    0.046      55.883 r       yibiao_1/N242_sub5.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.883         yibiao_1/N242_sub5.co [17]
 CLMA_282_228/COUT                 td                    0.046      55.929 r       yibiao_1/N242_sub5.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.929         yibiao_1/N242_sub5.co [19]
                                   td                    0.046      55.975 r       yibiao_1/N242_sub5.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.975         yibiao_1/N242_sub5.co [21]
 CLMA_282_232/COUT                 td                    0.046      56.021 r       yibiao_1/N242_sub5.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.021         yibiao_1/N242_sub5.co [23]
 CLMA_282_236/Y1                   td                    0.382      56.403 f       yibiao_1/N242_sub5.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       0.802      57.205         yibiao_1/_N696   
 CLMA_262_208/COUT                 td                    0.415      57.620 r       yibiao_1/N242_sub4.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.620         yibiao_1/N242_sub4.co [3]
                                   td                    0.046      57.666 r       yibiao_1/N242_sub4.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.666         yibiao_1/N242_sub4.co [5]
 CLMA_262_212/COUT                 td                    0.046      57.712 r       yibiao_1/N242_sub4.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.712         yibiao_1/N242_sub4.co [7]
                                   td                    0.046      57.758 r       yibiao_1/N242_sub4.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.758         yibiao_1/N242_sub4.co [9]
 CLMA_262_216/COUT                 td                    0.046      57.804 r       yibiao_1/N242_sub4.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.804         yibiao_1/N242_sub4.co [11]
                                   td                    0.046      57.850 r       yibiao_1/N242_sub4.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.850         yibiao_1/N242_sub4.co [13]
 CLMA_262_220/COUT                 td                    0.046      57.896 r       yibiao_1/N242_sub4.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.896         yibiao_1/N242_sub4.co [15]
                                   td                    0.046      57.942 r       yibiao_1/N242_sub4.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.942         yibiao_1/N242_sub4.co [17]
 CLMA_262_224/COUT                 td                    0.046      57.988 r       yibiao_1/N242_sub4.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.988         yibiao_1/N242_sub4.co [19]
                                   td                    0.046      58.034 r       yibiao_1/N242_sub4.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.034         yibiao_1/N242_sub4.co [21]
 CLMA_262_228/COUT                 td                    0.046      58.080 r       yibiao_1/N242_sub4.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.080         yibiao_1/N242_sub4.co [23]
 CLMA_262_232/Y1                   td                    0.382      58.462 f       yibiao_1/N242_sub4.faddsub_24/gateop_A2/Y1
                                   net (fanout=27)       0.703      59.165         yibiao_1/_N721   
 CLMA_250_213/COUT                 td                    0.415      59.580 r       yibiao_1/N242_sub3.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.580         yibiao_1/N242_sub3.co [3]
                                   td                    0.046      59.626 r       yibiao_1/N242_sub3.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.626         yibiao_1/N242_sub3.co [5]
 CLMA_250_217/COUT                 td                    0.046      59.672 r       yibiao_1/N242_sub3.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.672         yibiao_1/N242_sub3.co [7]
                                   td                    0.046      59.718 r       yibiao_1/N242_sub3.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.718         yibiao_1/N242_sub3.co [9]
 CLMA_250_221/COUT                 td                    0.046      59.764 r       yibiao_1/N242_sub3.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.764         yibiao_1/N242_sub3.co [11]
                                   td                    0.046      59.810 r       yibiao_1/N242_sub3.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.810         yibiao_1/N242_sub3.co [13]
 CLMA_250_225/COUT                 td                    0.046      59.856 r       yibiao_1/N242_sub3.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.856         yibiao_1/N242_sub3.co [15]
                                   td                    0.046      59.902 r       yibiao_1/N242_sub3.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.902         yibiao_1/N242_sub3.co [17]
 CLMA_250_229/COUT                 td                    0.046      59.948 r       yibiao_1/N242_sub3.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.948         yibiao_1/N242_sub3.co [19]
                                   td                    0.046      59.994 r       yibiao_1/N242_sub3.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.994         yibiao_1/N242_sub3.co [21]
 CLMA_250_233/COUT                 td                    0.046      60.040 r       yibiao_1/N242_sub3.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.040         yibiao_1/N242_sub3.co [23]
 CLMA_250_237/Y1                   td                    0.382      60.422 f       yibiao_1/N242_sub3.faddsub_24/gateop_A2/Y1
                                   net (fanout=25)       0.704      61.126         yibiao_1/_N746   
 CLMA_266_208/COUT                 td                    0.415      61.541 r       yibiao_1/N242_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.541         yibiao_1/N242_sub2.co [4]
                                   td                    0.046      61.587 r       yibiao_1/N242_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.587         yibiao_1/N242_sub2.co [6]
 CLMA_266_212/COUT                 td                    0.046      61.633 r       yibiao_1/N242_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.633         yibiao_1/N242_sub2.co [8]
                                   td                    0.046      61.679 r       yibiao_1/N242_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.679         yibiao_1/N242_sub2.co [10]
 CLMA_266_216/COUT                 td                    0.046      61.725 r       yibiao_1/N242_sub2.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.725         yibiao_1/N242_sub2.co [12]
                                   td                    0.046      61.771 r       yibiao_1/N242_sub2.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.771         yibiao_1/N242_sub2.co [14]
 CLMA_266_220/COUT                 td                    0.046      61.817 r       yibiao_1/N242_sub2.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.817         yibiao_1/N242_sub2.co [16]
                                   td                    0.046      61.863 r       yibiao_1/N242_sub2.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.863         yibiao_1/N242_sub2.co [18]
 CLMA_266_224/COUT                 td                    0.046      61.909 r       yibiao_1/N242_sub2.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.909         yibiao_1/N242_sub2.co [20]
                                   td                    0.046      61.955 r       yibiao_1/N242_sub2.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.955         yibiao_1/N242_sub2.co [22]
 CLMA_266_228/COUT                 td                    0.046      62.001 r       yibiao_1/N242_sub2.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.001         yibiao_1/N242_sub2.co [24]
 CLMA_266_232/Y0                   td                    0.216      62.217 f       yibiao_1/N242_sub2.faddsub_25/gateop_perm/Y
                                   net (fanout=25)       0.821      63.038         yibiao_1/_N771   
 CLMA_230_201/D4                                                           f       yibiao_1/phase_diff_reg[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  63.038         Logic Levels: 209
                                                                                   Logic: 40.842ns(66.487%), Route: 20.587ns(33.513%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.631    1000.631         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000    1000.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.936    1001.567         ntclkbufg_0      
 CLMA_230_201/CLK                                                          r       yibiao_1/phase_diff_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.022    1001.589                          
 clock uncertainty                                      -0.150    1001.439                          

 Setup time                                             -0.081    1001.358                          

 Data required time                                               1001.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.358                          
 Data arrival time                                                  63.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       938.320                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK
Endpoint    : wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram32x1dp/WADM4
Path Group  : pll_adda|u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.631       0.631         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.936       1.567         ntclkbufg_0      
 CLMA_230_93/CLK                                                           r       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK

 CLMA_230_93/Q2                    tco                   0.188       1.755 f       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.248       2.003         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [4]
 CLMS_222_89/CE                                                            f       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram32x1dp/WADM4

 Data arrival time                                                   2.003         Logic Levels: 0  
                                                                                   Logic: 0.188ns(43.119%), Route: 0.248ns(56.881%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.642       0.642         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.642 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.967       1.609         ntclkbufg_0      
 CLMS_222_89/CLK                                                           r       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram32x1dp/WCLK
 clock pessimism                                        -0.022       1.587                          
 clock uncertainty                                       0.000       1.587                          

 Hold time                                               0.307       1.894                          

 Data required time                                                  1.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.894                          
 Data arrival time                                                   2.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.109                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK
Endpoint    : wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_5/ram32x1dp/WADM4
Path Group  : pll_adda|u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.631       0.631         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.936       1.567         ntclkbufg_0      
 CLMA_230_93/CLK                                                           r       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK

 CLMA_230_93/Q2                    tco                   0.188       1.755 f       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.248       2.003         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [4]
 CLMS_222_89/CE                                                            f       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_5/ram32x1dp/WADM4

 Data arrival time                                                   2.003         Logic Levels: 0  
                                                                                   Logic: 0.188ns(43.119%), Route: 0.248ns(56.881%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.642       0.642         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.642 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.967       1.609         ntclkbufg_0      
 CLMS_222_89/CLK                                                           r       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_5/ram32x1dp/WCLK
 clock pessimism                                        -0.022       1.587                          
 clock uncertainty                                       0.000       1.587                          

 Hold time                                               0.307       1.894                          

 Data required time                                                  1.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.894                          
 Data arrival time                                                   2.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.109                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK
Endpoint    : wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram32x1dp/WADM4
Path Group  : pll_adda|u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.631       0.631         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.936       1.567         ntclkbufg_0      
 CLMA_230_93/CLK                                                           r       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/CLK

 CLMA_230_93/Q2                    tco                   0.188       1.755 f       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.259       2.014         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [4]
 CLMS_226_89/CE                                                            f       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram32x1dp/WADM4

 Data arrival time                                                   2.014         Logic Levels: 0  
                                                                                   Logic: 0.188ns(42.058%), Route: 0.259ns(57.942%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.642       0.642         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.642 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.967       1.609         ntclkbufg_0      
 CLMS_226_89/CLK                                                           r       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_bfcnt_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/ram32x1dp/WCLK
 clock pessimism                                        -0.022       1.587                          
 clock uncertainty                                       0.000       1.587                          

 Hold time                                               0.307       1.894                          

 Data required time                                                  1.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.894                          
 Data arrival time                                                   2.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.120                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/i[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Dividend[62]/opit_0_inv_A2Q21/CE
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.894
  Launch Clock Delay      :  1.942
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.975       0.975         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.975 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.967       1.942         ntclkbufg_4      
 CLMS_134_49/CLK                                                           r       meter_0/u_div64/i[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_49/Q1                    tco                   0.233       2.175 f       meter_0/u_div64/i[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.269       2.444         meter_0/u_div64/i [2]
 CLMA_138_44/Y0                    td                    0.397       2.841 f       meter_0/u_div64/N75_7/gateop_perm/Z
                                   net (fanout=6)        0.303       3.144         meter_0/u_div64/_N22125
 CLMS_134_53/Y0                    td                    0.257       3.401 r       meter_0/u_div64/N87/gateop_perm/Z
                                   net (fanout=12)       0.268       3.669         meter_0/u_div64/N87
 CLMA_126_52/CECO                  td                    0.148       3.817 r       meter_0/u_div64/Dividend[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.817         ntR840           
 CLMA_126_56/CECO                  td                    0.148       3.965 r       meter_0/u_div64/Dividend[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.965         ntR839           
 CLMA_126_60/CECO                  td                    0.148       4.113 r       meter_0/u_div64/Dividend[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.113         ntR838           
 CLMA_126_68/CECO                  td                    0.148       4.261 r       meter_0/u_div64/Dividend[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.261         ntR837           
 CLMA_126_72/CECO                  td                    0.148       4.409 r       meter_0/u_div64/Dividend[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.409         ntR836           
 CLMA_126_76/CECO                  td                    0.148       4.557 r       meter_0/u_div64/Dividend[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.557         ntR835           
 CLMA_126_80/CECO                  td                    0.148       4.705 r       meter_0/u_div64/Dividend[28]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.705         ntR834           
 CLMA_126_84/CECO                  td                    0.148       4.853 r       meter_0/u_div64/Dividend[32]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.853         ntR833           
 CLMA_126_88/CECO                  td                    0.148       5.001 r       meter_0/u_div64/Dividend[36]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.001         ntR832           
 CLMA_126_92/CECO                  td                    0.148       5.149 r       meter_0/u_div64/Dividend[40]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.149         ntR831           
 CLMA_126_96/CECO                  td                    0.148       5.297 r       meter_0/u_div64/Dividend[44]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.297         ntR830           
 CLMA_126_100/CECO                 td                    0.148       5.445 r       meter_0/u_div64/Dividend[48]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.445         ntR829           
 CLMA_126_104/CECO                 td                    0.148       5.593 r       meter_0/u_div64/Dividend[52]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.593         ntR828           
 CLMA_126_108/CECO                 td                    0.148       5.741 r       meter_0/u_div64/Dividend[56]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.741         ntR827           
 CLMA_126_112/CECO                 td                    0.148       5.889 r       meter_0/u_div64/Dividend[60]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.889         ntR826           
 CLMA_126_116/CECI                                                         r       meter_0/u_div64/Dividend[62]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.889         Logic Levels: 17 
                                                                                   Logic: 3.107ns(78.718%), Route: 0.840ns(21.282%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.958    1000.958         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000    1000.958 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.936    1001.894         ntclkbufg_4      
 CLMA_126_116/CLK                                                          r       meter_0/u_div64/Dividend[62]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.028    1001.922                          
 clock uncertainty                                      -0.150    1001.772                          

 Setup time                                             -0.588    1001.184                          

 Data required time                                               1001.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.184                          
 Data arrival time                                                   5.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.295                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/i[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Dividend[63]/opit_0_inv_AQ/CE
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.894
  Launch Clock Delay      :  1.942
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.975       0.975         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.975 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.967       1.942         ntclkbufg_4      
 CLMS_134_49/CLK                                                           r       meter_0/u_div64/i[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_49/Q1                    tco                   0.233       2.175 f       meter_0/u_div64/i[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.269       2.444         meter_0/u_div64/i [2]
 CLMA_138_44/Y0                    td                    0.397       2.841 f       meter_0/u_div64/N75_7/gateop_perm/Z
                                   net (fanout=6)        0.303       3.144         meter_0/u_div64/_N22125
 CLMS_134_53/Y0                    td                    0.257       3.401 r       meter_0/u_div64/N87/gateop_perm/Z
                                   net (fanout=12)       0.268       3.669         meter_0/u_div64/N87
 CLMA_126_52/CECO                  td                    0.148       3.817 r       meter_0/u_div64/Dividend[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.817         ntR840           
 CLMA_126_56/CECO                  td                    0.148       3.965 r       meter_0/u_div64/Dividend[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.965         ntR839           
 CLMA_126_60/CECO                  td                    0.148       4.113 r       meter_0/u_div64/Dividend[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.113         ntR838           
 CLMA_126_68/CECO                  td                    0.148       4.261 r       meter_0/u_div64/Dividend[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.261         ntR837           
 CLMA_126_72/CECO                  td                    0.148       4.409 r       meter_0/u_div64/Dividend[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.409         ntR836           
 CLMA_126_76/CECO                  td                    0.148       4.557 r       meter_0/u_div64/Dividend[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.557         ntR835           
 CLMA_126_80/CECO                  td                    0.148       4.705 r       meter_0/u_div64/Dividend[28]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.705         ntR834           
 CLMA_126_84/CECO                  td                    0.148       4.853 r       meter_0/u_div64/Dividend[32]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.853         ntR833           
 CLMA_126_88/CECO                  td                    0.148       5.001 r       meter_0/u_div64/Dividend[36]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.001         ntR832           
 CLMA_126_92/CECO                  td                    0.148       5.149 r       meter_0/u_div64/Dividend[40]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.149         ntR831           
 CLMA_126_96/CECO                  td                    0.148       5.297 r       meter_0/u_div64/Dividend[44]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.297         ntR830           
 CLMA_126_100/CECO                 td                    0.148       5.445 r       meter_0/u_div64/Dividend[48]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.445         ntR829           
 CLMA_126_104/CECO                 td                    0.148       5.593 r       meter_0/u_div64/Dividend[52]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.593         ntR828           
 CLMA_126_108/CECO                 td                    0.148       5.741 r       meter_0/u_div64/Dividend[56]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.741         ntR827           
 CLMA_126_112/CECO                 td                    0.148       5.889 r       meter_0/u_div64/Dividend[60]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.889         ntR826           
 CLMA_126_116/CECI                                                         r       meter_0/u_div64/Dividend[63]/opit_0_inv_AQ/CE

 Data arrival time                                                   5.889         Logic Levels: 17 
                                                                                   Logic: 3.107ns(78.718%), Route: 0.840ns(21.282%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.958    1000.958         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000    1000.958 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.936    1001.894         ntclkbufg_4      
 CLMA_126_116/CLK                                                          r       meter_0/u_div64/Dividend[63]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.028    1001.922                          
 clock uncertainty                                      -0.150    1001.772                          

 Setup time                                             -0.588    1001.184                          

 Data required time                                               1001.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.184                          
 Data arrival time                                                   5.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.295                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/i[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Dividend[58]/opit_0_inv_A2Q21/CE
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.894
  Launch Clock Delay      :  1.942
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.975       0.975         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.975 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.967       1.942         ntclkbufg_4      
 CLMS_134_49/CLK                                                           r       meter_0/u_div64/i[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_49/Q1                    tco                   0.233       2.175 f       meter_0/u_div64/i[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.269       2.444         meter_0/u_div64/i [2]
 CLMA_138_44/Y0                    td                    0.397       2.841 f       meter_0/u_div64/N75_7/gateop_perm/Z
                                   net (fanout=6)        0.303       3.144         meter_0/u_div64/_N22125
 CLMS_134_53/Y0                    td                    0.257       3.401 r       meter_0/u_div64/N87/gateop_perm/Z
                                   net (fanout=12)       0.268       3.669         meter_0/u_div64/N87
 CLMA_126_52/CECO                  td                    0.148       3.817 r       meter_0/u_div64/Dividend[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.817         ntR840           
 CLMA_126_56/CECO                  td                    0.148       3.965 r       meter_0/u_div64/Dividend[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.965         ntR839           
 CLMA_126_60/CECO                  td                    0.148       4.113 r       meter_0/u_div64/Dividend[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.113         ntR838           
 CLMA_126_68/CECO                  td                    0.148       4.261 r       meter_0/u_div64/Dividend[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.261         ntR837           
 CLMA_126_72/CECO                  td                    0.148       4.409 r       meter_0/u_div64/Dividend[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.409         ntR836           
 CLMA_126_76/CECO                  td                    0.148       4.557 r       meter_0/u_div64/Dividend[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.557         ntR835           
 CLMA_126_80/CECO                  td                    0.148       4.705 r       meter_0/u_div64/Dividend[28]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.705         ntR834           
 CLMA_126_84/CECO                  td                    0.148       4.853 r       meter_0/u_div64/Dividend[32]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.853         ntR833           
 CLMA_126_88/CECO                  td                    0.148       5.001 r       meter_0/u_div64/Dividend[36]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.001         ntR832           
 CLMA_126_92/CECO                  td                    0.148       5.149 r       meter_0/u_div64/Dividend[40]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.149         ntR831           
 CLMA_126_96/CECO                  td                    0.148       5.297 r       meter_0/u_div64/Dividend[44]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.297         ntR830           
 CLMA_126_100/CECO                 td                    0.148       5.445 r       meter_0/u_div64/Dividend[48]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.445         ntR829           
 CLMA_126_104/CECO                 td                    0.148       5.593 r       meter_0/u_div64/Dividend[52]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.593         ntR828           
 CLMA_126_108/CECO                 td                    0.148       5.741 r       meter_0/u_div64/Dividend[56]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.741         ntR827           
 CLMA_126_112/CECI                                                         r       meter_0/u_div64/Dividend[58]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.741         Logic Levels: 16 
                                                                                   Logic: 2.959ns(77.889%), Route: 0.840ns(22.111%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.958    1000.958         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000    1000.958 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.936    1001.894         ntclkbufg_4      
 CLMA_126_112/CLK                                                          r       meter_0/u_div64/Dividend[58]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.028    1001.922                          
 clock uncertainty                                      -0.150    1001.772                          

 Setup time                                             -0.588    1001.184                          

 Data required time                                               1001.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.184                          
 Data arrival time                                                   5.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.443                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Temp_D[4]/opit_0_inv_L5Q_perm/L4
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.942
  Launch Clock Delay      :  1.894
  Clock Pessimism Removal :  -0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.958       0.958         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.958 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.936       1.894         ntclkbufg_4      
 CLMS_130_53/CLK                                                           r       meter_0/u_div64/Temp_D[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_130_53/Q3                    tco                   0.186       2.080 f       meter_0/u_div64/Temp_D[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.064       2.144         meter_0/u_div64/Temp_D [3]
 CLMA_130_52/D4                                                            f       meter_0/u_div64/Temp_D[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.144         Logic Levels: 0  
                                                                                   Logic: 0.186ns(74.400%), Route: 0.064ns(25.600%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.975       0.975         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.975 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.967       1.942         ntclkbufg_4      
 CLMA_130_52/CLK                                                           r       meter_0/u_div64/Temp_D[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.032       1.910                          
 clock uncertainty                                       0.000       1.910                          

 Hold time                                              -0.026       1.884                          

 Data required time                                                  1.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.884                          
 Data arrival time                                                   2.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[52]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Temp_D[53]/opit_0_inv_L5Q_perm/L4
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.942
  Launch Clock Delay      :  1.894
  Clock Pessimism Removal :  -0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.958       0.958         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.958 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.936       1.894         ntclkbufg_4      
 CLMS_134_93/CLK                                                           r       meter_0/u_div64/Temp_D[52]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_93/Q3                    tco                   0.186       2.080 f       meter_0/u_div64/Temp_D[52]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.064       2.144         meter_0/u_div64/Temp_D [52]
 CLMA_134_92/D4                                                            f       meter_0/u_div64/Temp_D[53]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.144         Logic Levels: 0  
                                                                                   Logic: 0.186ns(74.400%), Route: 0.064ns(25.600%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.975       0.975         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.975 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.967       1.942         ntclkbufg_4      
 CLMA_134_92/CLK                                                           r       meter_0/u_div64/Temp_D[53]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.032       1.910                          
 clock uncertainty                                       0.000       1.910                          

 Hold time                                              -0.026       1.884                          

 Data required time                                                  1.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.884                          
 Data arrival time                                                   2.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Temp_D[7]/opit_0_inv_L5Q_perm/L4
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.942
  Launch Clock Delay      :  1.894
  Clock Pessimism Removal :  -0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.958       0.958         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.958 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.936       1.894         ntclkbufg_4      
 CLMA_130_52/CLK                                                           r       meter_0/u_div64/Temp_D[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_52/Q2                    tco                   0.188       2.082 f       meter_0/u_div64/Temp_D[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.062       2.144         meter_0/u_div64/Temp_D [6]
 CLMS_130_53/A4                                                            f       meter_0/u_div64/Temp_D[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.144         Logic Levels: 0  
                                                                                   Logic: 0.188ns(75.200%), Route: 0.062ns(24.800%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.975       0.975         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.975 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.967       1.942         ntclkbufg_4      
 CLMS_130_53/CLK                                                           r       meter_0/u_div64/Temp_D[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.032       1.910                          
 clock uncertainty                                       0.000       1.910                          

 Hold time                                              -0.027       1.883                          

 Data required time                                                  1.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.883                          
 Data arrival time                                                   2.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 CLMA_262_80/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/CLK

 CLMA_262_80/Q0                    tco                   0.231       1.840 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.295       2.135         hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [5]
 CLMS_254_85/Y3                    td                    0.377       2.512 f       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_5/gateop_perm/Z
                                   net (fanout=1)        0.293       2.805         hdmi_color/ms72xx_ctl/ms7210_ctl/_N24746
 CLMS_262_85/Y0                    td                    0.157       2.962 f       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_19/gateop_perm/Z
                                   net (fanout=1)        0.297       3.259         hdmi_color/ms72xx_ctl/ms7210_ctl/_N24760
 CLMA_254_84/Y2                    td                    0.170       3.429 r       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.162       3.591         hdmi_color/ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMA_254_84/Y3                    td                    0.158       3.749 f       hdmi_color/ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=3)        0.374       4.123         hdmi_color/ms72xx_ctl/ms7210_ctl/N539
 CLMA_262_76/RSCO                  td                    0.118       4.241 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.241         ntR12            
 CLMA_262_80/RSCO                  td                    0.118       4.359 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.359         ntR11            
 CLMA_262_84/RSCO                  td                    0.118       4.477 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.477         ntR10            
 CLMA_262_88/RSCO                  td                    0.118       4.595 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.595         ntR9             
 CLMA_262_92/RSCO                  td                    0.118       4.713 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.713         ntR8             
 CLMA_262_96/RSCI                                                          f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS

 Data arrival time                                                   4.713         Logic Levels: 9  
                                                                                   Logic: 1.683ns(54.220%), Route: 1.421ns(45.780%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.631    1000.631         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000    1000.631 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.936    1001.567         ntclkbufg_5      
 CLMA_262_96/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/CLK
 clock pessimism                                         0.026    1001.593                          
 clock uncertainty                                      -0.150    1001.443                          

 Setup time                                             -0.281    1001.162                          

 Data required time                                               1001.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.162                          
 Data arrival time                                                   4.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.449                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[2]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/rstn_1ms[0]/opit_0_inv_L5Q_perm/L1
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 CLMS_190_53/CLK                                                           r       hdmi_color/rstn_1ms[2]/opit_0_inv_A2Q21/CLK

 CLMS_190_53/Q1                    tco                   0.233       1.842 f       hdmi_color/rstn_1ms[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.265       2.107         hdmi_color/rstn_1ms [2]
 CLMA_190_56/Y0                    td                    0.397       2.504 f       hdmi_color/N41_9/gateop_perm/Z
                                   net (fanout=1)        0.265       2.769         hdmi_color/_N24704
 CLMA_194_61/Y2                    td                    0.276       3.045 f       hdmi_color/N41_14/gateop_perm/Z
                                   net (fanout=11)       0.685       3.730         nt_rstn_out      
 CLMA_198_104/Y1                   td                    0.376       4.106 f       hdmi_color/ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.647       4.753         hdmi_color/ms72xx_ctl/N0
 CLMS_190_69/B1                                                            f       hdmi_color/rstn_1ms[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.753         Logic Levels: 3  
                                                                                   Logic: 1.282ns(40.776%), Route: 1.862ns(59.224%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.631    1000.631         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000    1000.631 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.936    1001.567         ntclkbufg_5      
 CLMS_190_69/CLK                                                           r       hdmi_color/rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.026    1001.593                          
 clock uncertainty                                      -0.150    1001.443                          

 Setup time                                             -0.178    1001.265                          

 Data required time                                               1001.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.265                          
 Data arrival time                                                   4.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.512                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 CLMA_262_80/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/CLK

 CLMA_262_80/Q0                    tco                   0.231       1.840 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.295       2.135         hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [5]
 CLMS_254_85/Y3                    td                    0.377       2.512 f       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_5/gateop_perm/Z
                                   net (fanout=1)        0.293       2.805         hdmi_color/ms72xx_ctl/ms7210_ctl/_N24746
 CLMS_262_85/Y0                    td                    0.157       2.962 f       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_19/gateop_perm/Z
                                   net (fanout=1)        0.297       3.259         hdmi_color/ms72xx_ctl/ms7210_ctl/_N24760
 CLMA_254_84/Y2                    td                    0.170       3.429 r       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.162       3.591         hdmi_color/ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMA_254_84/Y3                    td                    0.158       3.749 f       hdmi_color/ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=3)        0.374       4.123         hdmi_color/ms72xx_ctl/ms7210_ctl/N539
 CLMA_262_76/RSCO                  td                    0.118       4.241 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.241         ntR12            
 CLMA_262_80/RSCO                  td                    0.118       4.359 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.359         ntR11            
 CLMA_262_84/RSCO                  td                    0.118       4.477 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.477         ntR10            
 CLMA_262_88/RSCO                  td                    0.118       4.595 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.595         ntR9             
 CLMA_262_92/RSCI                                                          f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/RS

 Data arrival time                                                   4.595         Logic Levels: 8  
                                                                                   Logic: 1.565ns(52.411%), Route: 1.421ns(47.589%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.631    1000.631         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000    1000.631 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.936    1001.567         ntclkbufg_5      
 CLMA_262_92/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.026    1001.593                          
 clock uncertainty                                      -0.150    1001.443                          

 Setup time                                             -0.281    1001.162                          

 Data required time                                               1001.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.162                          
 Data arrival time                                                   4.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.567                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRA[7]
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.631       0.631         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.631 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.936       1.567         ntclkbufg_5      
 CLMA_230_77/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_77/Q2                    tco                   0.192       1.759 r       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.148       1.907         hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_234_68/ADA0[7]                                                        r       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   1.907         Logic Levels: 0  
                                                                                   Logic: 0.192ns(56.471%), Route: 0.148ns(43.529%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 DRM_234_68/CLKA[0]                                                        r       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.022       1.587                          
 clock uncertainty                                       0.000       1.587                          

 Hold time                                               0.173       1.760                          

 Data required time                                                  1.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.760                          
 Data arrival time                                                   1.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.147                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[3]/opit_0_inv/CLK
Endpoint    : hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/D
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.041

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.631       0.631         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.631 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.936       1.567         ntclkbufg_5      
 CLMA_250_72/CLK                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[3]/opit_0_inv/CLK

 CLMA_250_72/Q2                    tco                   0.188       1.755 f       hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[3]/opit_0_inv/Q
                                   net (fanout=2)        0.062       1.817         hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [3]
 CLMA_250_72/CD                                                            f       hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/D

 Data arrival time                                                   1.817         Logic Levels: 0  
                                                                                   Logic: 0.188ns(75.200%), Route: 0.062ns(24.800%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 CLMA_250_72/CLK                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/CLK
 clock pessimism                                        -0.041       1.568                          
 clock uncertainty                                       0.000       1.568                          

 Hold time                                               0.042       1.610                          

 Data required time                                                  1.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.610                          
 Data arrival time                                                   1.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRA[9]
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.631       0.631         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.631 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.936       1.567         ntclkbufg_5      
 CLMA_230_81/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_230_81/Q0                    tco                   0.190       1.757 r       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.215       1.972         hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_234_68/ADA0[9]                                                        r       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRA[9]

 Data arrival time                                                   1.972         Logic Levels: 0  
                                                                                   Logic: 0.190ns(46.914%), Route: 0.215ns(53.086%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 DRM_234_68/CLKA[0]                                                        r       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.022       1.587                          
 clock uncertainty                                       0.000       1.587                          

 Hold time                                               0.173       1.760                          

 Data required time                                                  1.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.760                          
 Data arrival time                                                   1.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : char_display_4/v_data[10]/opit_0/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.642       0.642         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.642 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.967       1.609         ntclkbufg_2      
 DRM_234_4/CLKA[0]                                                         r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_234_4/QA0[1]                  tco                   1.897       3.506 f       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/QA0[1]
                                   net (fanout=1)        3.237       6.743         char_display_4/rd_data [9]
 CLMA_78_240/Y2                    td                    0.396       7.139 f       char_display_4/N97_7/gateop/F
                                   net (fanout=1)        0.316       7.455         char_display_4/_N11491
 CLMA_90_240/Y0                    td                    0.395       7.850 f       char_display_4/N214/gateop/F
                                   net (fanout=10)       1.682       9.532         char_display_4/N214
 CLMS_262_233/RS                                                           f       char_display_4/v_data[10]/opit_0/RS

 Data arrival time                                                   9.532         Logic Levels: 2  
                                                                                   Logic: 2.688ns(33.927%), Route: 5.235ns(66.073%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.631    1000.631         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000    1000.631 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.936    1001.567         ntclkbufg_2      
 CLMS_262_233/CLK                                                          r       char_display_4/v_data[10]/opit_0/CLK
 clock pessimism                                         0.011    1001.578                          
 clock uncertainty                                      -0.150    1001.428                          

 Setup time                                             -0.282    1001.146                          

 Data required time                                               1001.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.146                          
 Data arrival time                                                   9.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.614                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : char_display_4/v_data[13]/opit_0/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.642       0.642         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.642 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.967       1.609         ntclkbufg_2      
 DRM_234_4/CLKA[0]                                                         r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_234_4/QA0[1]                  tco                   1.897       3.506 f       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/QA0[1]
                                   net (fanout=1)        3.237       6.743         char_display_4/rd_data [9]
 CLMA_78_240/Y2                    td                    0.396       7.139 f       char_display_4/N97_7/gateop/F
                                   net (fanout=1)        0.316       7.455         char_display_4/_N11491
 CLMA_90_240/Y0                    td                    0.395       7.850 f       char_display_4/N214/gateop/F
                                   net (fanout=10)       1.682       9.532         char_display_4/N214
 CLMS_262_233/RS                                                           f       char_display_4/v_data[13]/opit_0/RS

 Data arrival time                                                   9.532         Logic Levels: 2  
                                                                                   Logic: 2.688ns(33.927%), Route: 5.235ns(66.073%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.631    1000.631         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000    1000.631 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.936    1001.567         ntclkbufg_2      
 CLMS_262_233/CLK                                                          r       char_display_4/v_data[13]/opit_0/CLK
 clock pessimism                                         0.011    1001.578                          
 clock uncertainty                                      -0.150    1001.428                          

 Setup time                                             -0.282    1001.146                          

 Data required time                                               1001.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.146                          
 Data arrival time                                                   9.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.614                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : char_display_4/v_data[17]/opit_0/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.642       0.642         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.642 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.967       1.609         ntclkbufg_2      
 DRM_234_4/CLKA[0]                                                         r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_234_4/QA0[1]                  tco                   1.897       3.506 f       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/QA0[1]
                                   net (fanout=1)        3.237       6.743         char_display_4/rd_data [9]
 CLMA_78_240/Y2                    td                    0.396       7.139 f       char_display_4/N97_7/gateop/F
                                   net (fanout=1)        0.316       7.455         char_display_4/_N11491
 CLMA_90_240/Y0                    td                    0.395       7.850 f       char_display_4/N214/gateop/F
                                   net (fanout=10)       1.682       9.532         char_display_4/N214
 CLMS_262_233/RS                                                           f       char_display_4/v_data[17]/opit_0/RS

 Data arrival time                                                   9.532         Logic Levels: 2  
                                                                                   Logic: 2.688ns(33.927%), Route: 5.235ns(66.073%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.631    1000.631         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000    1000.631 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.936    1001.567         ntclkbufg_2      
 CLMS_262_233/CLK                                                          r       char_display_4/v_data[17]/opit_0/CLK
 clock pessimism                                         0.011    1001.578                          
 clock uncertainty                                      -0.150    1001.428                          

 Setup time                                             -0.282    1001.146                          

 Data required time                                               1001.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.146                          
 Data arrival time                                                   9.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.614                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_3/osd_ram_addr[8]/opit_0_L5Q_perm/CLK
Endpoint    : char_display_3/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/ADB0[9]
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.631       0.631         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.631 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.936       1.567         ntclkbufg_2      
 CLMA_302_177/CLK                                                          r       char_display_3/osd_ram_addr[8]/opit_0_L5Q_perm/CLK

 CLMA_302_177/Q1                   tco                   0.193       1.760 r       char_display_3/osd_ram_addr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=16)       0.142       1.902         char_display_3/osd_ram_addr [8]
 DRM_306_168/ADB0[9]                                                       r       char_display_3/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/ADB0[9]

 Data arrival time                                                   1.902         Logic Levels: 0  
                                                                                   Logic: 0.193ns(57.612%), Route: 0.142ns(42.388%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.642       0.642         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.642 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.967       1.609         ntclkbufg_2      
 DRM_306_168/CLKB[0]                                                       r       char_display_3/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.022       1.587                          
 clock uncertainty                                       0.000       1.587                          

 Hold time                                               0.064       1.651                          

 Data required time                                                  1.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.651                          
 Data arrival time                                                   1.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_3/osd_ram_addr[9]/opit_0_MUX4TO1Q/CLK
Endpoint    : char_display_3/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/ADA0[10]
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.631       0.631         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.631 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.936       1.567         ntclkbufg_2      
 CLMA_302_177/CLK                                                          r       char_display_3/osd_ram_addr[9]/opit_0_MUX4TO1Q/CLK

 CLMA_302_177/Q0                   tco                   0.190       1.757 r       char_display_3/osd_ram_addr[9]/opit_0_MUX4TO1Q/Q
                                   net (fanout=16)       0.221       1.978         char_display_3/osd_ram_addr [9]
 DRM_306_168/ADA0[10]                                                      r       char_display_3/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/ADA0[10]

 Data arrival time                                                   1.978         Logic Levels: 0  
                                                                                   Logic: 0.190ns(46.229%), Route: 0.221ns(53.771%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.642       0.642         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.642 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.967       1.609         ntclkbufg_2      
 DRM_306_168/CLKA[0]                                                       r       char_display_3/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.022       1.587                          
 clock uncertainty                                       0.000       1.587                          

 Hold time                                               0.133       1.720                          

 Data required time                                                  1.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.720                          
 Data arrival time                                                   1.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_3/osd_ram_addr[3]/opit_0/CLK
Endpoint    : char_display_3/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.631       0.631         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.631 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.936       1.567         ntclkbufg_2      
 CLMA_302_185/CLK                                                          r       char_display_3/osd_ram_addr[3]/opit_0/CLK

 CLMA_302_185/Q3                   tco                   0.190       1.757 r       char_display_3/osd_ram_addr[3]/opit_0/Q
                                   net (fanout=16)       0.222       1.979         char_display_3/osd_ram_addr [3]
 DRM_306_168/ADA0[4]                                                       r       char_display_3/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]

 Data arrival time                                                   1.979         Logic Levels: 0  
                                                                                   Logic: 0.190ns(46.117%), Route: 0.222ns(53.883%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.642       0.642         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.642 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.967       1.609         ntclkbufg_2      
 DRM_306_168/CLKA[0]                                                       r       char_display_3/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.022       1.587                          
 clock uncertainty                                       0.000       1.587                          

 Hold time                                               0.133       1.720                          

 Data required time                                                  1.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.720                          
 Data arrival time                                                   1.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.588
  Launch Clock Delay      :  3.480
  Clock Pessimism Removal :  -0.105

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.513       2.513         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.513 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.480         ntclkbufg_3      
 CLMA_154_213/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK

 CLMA_154_213/Q0                   tco                   0.231       3.711 f       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.281       3.992         u_CORES/u_jtag_hub/shift_data [6]
 CLMS_158_217/D2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.992         Logic Levels: 0  
                                                                                   Logic: 0.231ns(45.117%), Route: 0.281ns(54.883%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.628      27.628         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      27.628 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.960      28.588         ntclkbufg_3      
 CLMS_158_217/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.105      28.483                          
 clock uncertainty                                      -0.050      28.433                          

 Setup time                                             -0.276      28.157                          

 Data required time                                                 28.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.157                          
 Data arrival time                                                   3.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.588
  Launch Clock Delay      :  3.480
  Clock Pessimism Removal :  -0.094

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.513       2.513         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.513 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.480         ntclkbufg_3      
 CLMA_158_212/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_158_212/Q0                   tco                   0.231       3.711 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.184       3.895         u_CORES/u_jtag_hub/data_ctrl
 CLMS_158_217/D3                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.895         Logic Levels: 0  
                                                                                   Logic: 0.231ns(55.663%), Route: 0.184ns(44.337%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.628      27.628         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      27.628 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.960      28.588         ntclkbufg_3      
 CLMS_158_217/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.094      28.494                          
 clock uncertainty                                      -0.050      28.444                          

 Setup time                                             -0.279      28.165                          

 Data required time                                                 28.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.165                          
 Data arrival time                                                   3.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.588
  Launch Clock Delay      :  3.480
  Clock Pessimism Removal :  -0.094

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.513       2.513         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.513 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.480         ntclkbufg_3      
 CLMA_158_212/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_158_212/Q0                   tco                   0.231       3.711 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.276       3.987         u_CORES/u_jtag_hub/data_ctrl
 CLMS_158_217/C1                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.987         Logic Levels: 0  
                                                                                   Logic: 0.231ns(45.562%), Route: 0.276ns(54.438%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.628      27.628         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      27.628 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.960      28.588         ntclkbufg_3      
 CLMS_158_217/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.094      28.494                          
 clock uncertainty                                      -0.050      28.444                          

 Setup time                                             -0.178      28.266                          

 Data required time                                                 28.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.266                          
 Data arrival time                                                   3.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[218]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[217]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.480
  Launch Clock Delay      :  3.241
  Clock Pessimism Removal :  -0.223

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.305       2.305         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.305 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.936       3.241         ntclkbufg_3      
 CLMA_138_152/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[218]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_152/Q3                   tco                   0.186       3.427 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[218]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.062       3.489         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [218]
 CLMA_138_153/D4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[217]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.489         Logic Levels: 0  
                                                                                   Logic: 0.186ns(75.000%), Route: 0.062ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.513       2.513         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.513 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.480         ntclkbufg_3      
 CLMA_138_153/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[217]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.223       3.257                          
 clock uncertainty                                       0.000       3.257                          

 Hold time                                              -0.026       3.231                          

 Data required time                                                  3.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.231                          
 Data arrival time                                                   3.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.480
  Launch Clock Delay      :  3.241
  Clock Pessimism Removal :  -0.223

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.305       2.305         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.305 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.936       3.241         ntclkbufg_3      
 CLMS_130_185/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm/CLK

 CLMS_130_185/Q3                   tco                   0.186       3.427 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.064       3.491         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [163]
 CLMA_130_184/D4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.491         Logic Levels: 0  
                                                                                   Logic: 0.186ns(74.400%), Route: 0.064ns(25.600%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.513       2.513         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.513 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.480         ntclkbufg_3      
 CLMA_130_184/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.223       3.257                          
 clock uncertainty                                       0.000       3.257                          

 Hold time                                              -0.026       3.231                          

 Data required time                                                  3.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.231                          
 Data arrival time                                                   3.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[136]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.480
  Launch Clock Delay      :  3.241
  Clock Pessimism Removal :  -0.223

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.305       2.305         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.305 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.936       3.241         ntclkbufg_3      
 CLMS_134_145/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_145/Q1                   tco                   0.188       3.429 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.064       3.493         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [137]
 CLMA_134_144/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[136]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.493         Logic Levels: 0  
                                                                                   Logic: 0.188ns(74.603%), Route: 0.064ns(25.397%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.513       2.513         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.513 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.480         ntclkbufg_3      
 CLMA_134_144/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[136]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.223       3.257                          
 clock uncertainty                                       0.000       3.257                          

 Hold time                                              -0.026       3.231                          

 Data required time                                                  3.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.231                          
 Data arrival time                                                   3.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.571  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.241
  Launch Clock Delay      :  2.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.670      27.670         u_CORES/capt_o   
 CLMA_154_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_154_225/Q0                   tco                   0.231      27.901 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.290      28.191         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_154_229/Y3                   td                    0.377      28.568 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.269      28.837         u_CORES/u_debug_core_0/_N3897
 CLMA_154_225/Y2                   td                    0.276      29.113 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N583/gateop_perm/Z
                                   net (fanout=14)       0.281      29.394         u_CORES/u_debug_core_0/u_rd_addr_gen/N583
 CLMA_150_224/Y3                   td                    0.158      29.552 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_5/gateop_perm/Z
                                   net (fanout=1)        0.274      29.826         u_CORES/u_debug_core_0/u_rd_addr_gen/_N590
 CLMA_150_220/Y2                   td                    0.170      29.996 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_14_3/gateop_perm/Z
                                   net (fanout=8)        0.288      30.284         u_CORES/u_debug_core_0/u_rd_addr_gen/_N594
 CLMA_150_228/Y2                   td                    0.170      30.454 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.262      30.716         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2257
 CLMS_150_233/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.716         Logic Levels: 5  
                                                                                   Logic: 1.382ns(45.371%), Route: 1.664ns(54.629%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.305      52.305         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      52.305 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.936      53.241         ntclkbufg_3      
 CLMS_150_233/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.241                          
 clock uncertainty                                      -0.050      53.191                          

 Setup time                                             -0.097      53.094                          

 Data required time                                                 53.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.094                          
 Data arrival time                                                  30.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.571  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.241
  Launch Clock Delay      :  2.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.670      27.670         u_CORES/capt_o   
 CLMA_154_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_154_225/Q0                   tco                   0.231      27.901 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.290      28.191         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_154_229/Y3                   td                    0.377      28.568 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.269      28.837         u_CORES/u_debug_core_0/_N3897
 CLMA_154_225/Y2                   td                    0.276      29.113 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N583/gateop_perm/Z
                                   net (fanout=14)       0.281      29.394         u_CORES/u_debug_core_0/u_rd_addr_gen/N583
 CLMA_150_224/Y3                   td                    0.158      29.552 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_5/gateop_perm/Z
                                   net (fanout=1)        0.274      29.826         u_CORES/u_debug_core_0/u_rd_addr_gen/_N590
 CLMA_150_220/Y2                   td                    0.170      29.996 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_14_3/gateop_perm/Z
                                   net (fanout=8)        0.380      30.376         u_CORES/u_debug_core_0/u_rd_addr_gen/_N594
 CLMS_150_233/C4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.376         Logic Levels: 4  
                                                                                   Logic: 1.212ns(44.789%), Route: 1.494ns(55.211%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.305      52.305         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      52.305 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.936      53.241         ntclkbufg_3      
 CLMS_150_233/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.241                          
 clock uncertainty                                      -0.050      53.191                          

 Setup time                                             -0.098      53.093                          

 Data required time                                                 53.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.093                          
 Data arrival time                                                  30.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.571  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.241
  Launch Clock Delay      :  2.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.670      27.670         u_CORES/capt_o   
 CLMA_154_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_154_225/Q0                   tco                   0.231      27.901 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.290      28.191         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_154_229/Y3                   td                    0.377      28.568 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.269      28.837         u_CORES/u_debug_core_0/_N3897
 CLMA_154_225/Y2                   td                    0.276      29.113 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N583/gateop_perm/Z
                                   net (fanout=14)       0.281      29.394         u_CORES/u_debug_core_0/u_rd_addr_gen/N583
 CLMA_150_224/Y3                   td                    0.158      29.552 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_5/gateop_perm/Z
                                   net (fanout=1)        0.274      29.826         u_CORES/u_debug_core_0/u_rd_addr_gen/_N590
 CLMA_150_220/Y2                   td                    0.170      29.996 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_14_3/gateop_perm/Z
                                   net (fanout=8)        0.380      30.376         u_CORES/u_debug_core_0/u_rd_addr_gen/_N594
 CLMS_150_233/D4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.376         Logic Levels: 4  
                                                                                   Logic: 1.212ns(44.789%), Route: 1.494ns(55.211%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.305      52.305         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      52.305 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.936      53.241         ntclkbufg_3      
 CLMS_150_233/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.241                          
 clock uncertainty                                      -0.050      53.191                          

 Setup time                                             -0.096      53.095                          

 Data required time                                                 53.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.095                          
 Data arrival time                                                  30.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.480
  Launch Clock Delay      :  2.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.371      27.371         u_CORES/capt_o   
 CLMA_154_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_154_221/Q1                   tco                   0.188      27.559 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.064      27.623         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_154_220/C4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.623         Logic Levels: 0  
                                                                                   Logic: 0.188ns(74.603%), Route: 0.064ns(25.397%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.513       2.513         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.513 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.480         ntclkbufg_3      
 CLMA_154_220/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.480                          
 clock uncertainty                                       0.050       3.530                          

 Hold time                                              -0.026       3.504                          

 Data required time                                                  3.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.504                          
 Data arrival time                                                  27.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.119                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.480
  Launch Clock Delay      :  2.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.371      27.371         u_CORES/capt_o   
 CLMA_154_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK

 CLMA_154_221/Y2                   tco                   0.239      27.610 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.062      27.672         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_154_220/B1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.672         Logic Levels: 0  
                                                                                   Logic: 0.239ns(79.402%), Route: 0.062ns(20.598%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.513       2.513         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.513 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.480         ntclkbufg_3      
 CLMA_154_220/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.480                          
 clock uncertainty                                       0.050       3.530                          

 Hold time                                              -0.083       3.447                          

 Data required time                                                  3.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.447                          
 Data arrival time                                                  27.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.480
  Launch Clock Delay      :  2.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.382      27.382         u_CORES/capt_o   
 CLMA_154_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_154_225/Q3                   tco                   0.190      27.572 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=9)        0.175      27.747         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_154_233/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  27.747         Logic Levels: 0  
                                                                                   Logic: 0.190ns(52.055%), Route: 0.175ns(47.945%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.513       2.513         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.513 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.480         ntclkbufg_3      
 CLMA_154_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.480                          
 clock uncertainty                                       0.050       3.530                          

 Hold time                                              -0.011       3.519                          

 Data required time                                                  3.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.519                          
 Data arrival time                                                  27.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.382
  Launch Clock Delay      :  3.818
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.825      77.825         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      77.825 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.993      78.818         ntclkbufg_3      
 CLMS_158_217/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_158_217/Q3                   tco                   0.229      79.047 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.292      79.339         u_CORES/conf_sel [0]
 CLMA_154_225/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.339         Logic Levels: 0  
                                                                                   Logic: 0.229ns(43.954%), Route: 0.292ns(56.046%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.382     127.382         u_CORES/capt_o   
 CLMA_154_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.382                          
 clock uncertainty                                      -0.050     127.332                          

 Setup time                                             -0.497     126.835                          

 Data required time                                                126.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.835                          
 Data arrival time                                                  79.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.382
  Launch Clock Delay      :  3.818
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.825      77.825         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      77.825 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.993      78.818         ntclkbufg_3      
 CLMS_158_217/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_158_217/Q3                   tco                   0.229      79.047 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.292      79.339         u_CORES/conf_sel [0]
 CLMA_154_225/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.339         Logic Levels: 0  
                                                                                   Logic: 0.229ns(43.954%), Route: 0.292ns(56.046%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.382     127.382         u_CORES/capt_o   
 CLMA_154_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.382                          
 clock uncertainty                                      -0.050     127.332                          

 Setup time                                             -0.497     126.835                          

 Data required time                                                126.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.835                          
 Data arrival time                                                  79.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.382
  Launch Clock Delay      :  3.818
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.825      77.825         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      77.825 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.993      78.818         ntclkbufg_3      
 CLMS_158_217/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_158_217/Q3                   tco                   0.229      79.047 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.292      79.339         u_CORES/conf_sel [0]
 CLMA_154_225/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.339         Logic Levels: 0  
                                                                                   Logic: 0.229ns(43.954%), Route: 0.292ns(56.046%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.382     127.382         u_CORES/capt_o   
 CLMA_154_225/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.382                          
 clock uncertainty                                      -0.050     127.332                          

 Setup time                                             -0.497     126.835                          

 Data required time                                                126.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.835                          
 Data arrival time                                                  79.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.926  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.662
  Launch Clock Delay      :  3.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.628     127.628         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000     127.628 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.960     128.588         ntclkbufg_3      
 CLMS_158_217/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_158_217/Q0                   tco                   0.210     128.798 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.143     128.941         u_CORES/id_o [0] 
 CLMA_154_221/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.941         Logic Levels: 0  
                                                                                   Logic: 0.210ns(59.490%), Route: 0.143ns(40.510%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.662     127.662         u_CORES/capt_o   
 CLMA_154_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.662                          
 clock uncertainty                                       0.050     127.712                          

 Hold time                                              -0.011     127.701                          

 Data required time                                                127.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.701                          
 Data arrival time                                                 128.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.926  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.662
  Launch Clock Delay      :  3.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.628     127.628         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000     127.628 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.960     128.588         ntclkbufg_3      
 CLMS_158_217/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_158_217/Q2                   tco                   0.210     128.798 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.144     128.942         u_CORES/id_o [1] 
 CLMA_154_221/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.942         Logic Levels: 0  
                                                                                   Logic: 0.210ns(59.322%), Route: 0.144ns(40.678%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.662     127.662         u_CORES/capt_o   
 CLMA_154_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.662                          
 clock uncertainty                                       0.050     127.712                          

 Hold time                                              -0.011     127.701                          

 Data required time                                                127.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.701                          
 Data arrival time                                                 128.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.926  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.662
  Launch Clock Delay      :  3.588
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.628     127.628         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000     127.628 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.960     128.588         ntclkbufg_3      
 CLMS_158_217/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_158_217/Q1                   tco                   0.188     128.776 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.237     129.013         u_CORES/id_o [4] 
 CLMA_154_221/CD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 129.013         Logic Levels: 0  
                                                                                   Logic: 0.188ns(44.235%), Route: 0.237ns(55.765%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.662     127.662         u_CORES/capt_o   
 CLMA_154_221/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.662                          
 clock uncertainty                                       0.050     127.712                          

 Hold time                                               0.042     127.754                          

 Data required time                                                127.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.754                          
 Data arrival time                                                 129.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][66]/opit_0_inv_L5Q_perm/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.424
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_154_169/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_169/Q0                   tco                   0.231       3.747 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=690)      1.979       5.726         u_CORES/u_debug_core_0/resetn
 CLMA_98_320/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][66]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.726         Logic Levels: 0  
                                                                                   Logic: 0.231ns(10.452%), Route: 1.979ns(89.548%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769    1000.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040    1000.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489    1002.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1002.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.052    1003.424         ntclkbufg_1      
 CLMA_98_320/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][66]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177    1003.601                          
 clock uncertainty                                      -0.050    1003.551                          

 Recovery time                                          -0.497    1003.054                          

 Data required time                                               1003.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.054                          
 Data arrival time                                                   5.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][67]/opit_0_inv_L5Q_perm/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.424
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_154_169/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_169/Q0                   tco                   0.231       3.747 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=690)      1.979       5.726         u_CORES/u_debug_core_0/resetn
 CLMS_98_321/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][67]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.726         Logic Levels: 0  
                                                                                   Logic: 0.231ns(10.452%), Route: 1.979ns(89.548%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769    1000.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040    1000.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489    1002.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1002.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.052    1003.424         ntclkbufg_1      
 CLMS_98_321/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][67]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177    1003.601                          
 clock uncertainty                                      -0.050    1003.551                          

 Recovery time                                          -0.497    1003.054                          

 Data required time                                               1003.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.054                          
 Data arrival time                                                   5.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][67]/opit_0_inv_L5Q_perm/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.424
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_154_169/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_169/Q0                   tco                   0.231       3.747 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=690)      1.979       5.726         u_CORES/u_debug_core_0/resetn
 CLMS_98_321/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][67]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.726         Logic Levels: 0  
                                                                                   Logic: 0.231ns(10.452%), Route: 1.979ns(89.548%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769    1000.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040    1000.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489    1002.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1002.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.052    1003.424         ntclkbufg_1      
 CLMS_98_321/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][67]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177    1003.601                          
 clock uncertainty                                      -0.050    1003.551                          

 Recovery time                                          -0.497    1003.054                          

 Data required time                                               1003.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.054                          
 Data arrival time                                                   5.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.308
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769       0.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040       0.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489       2.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936       3.308         ntclkbufg_1      
 CLMA_154_169/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_169/Q0                   tco                   0.190       3.498 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=690)      0.242       3.740         u_CORES/u_debug_core_0/resetn
 CLMA_154_152/RSCO                 td                    0.097       3.837 f       u_CORES/u_debug_core_0/data_pipe[4][85]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.837         ntR624           
 CLMA_154_156/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/RS

 Data arrival time                                                   3.837         Logic Levels: 1  
                                                                                   Logic: 0.287ns(54.253%), Route: 0.242ns(45.747%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_154_156/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/CLK
 clock pessimism                                        -0.192       3.324                          
 clock uncertainty                                       0.000       3.324                          

 Removal time                                            0.000       3.324                          

 Data required time                                                  3.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.324                          
 Data arrival time                                                   3.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.308
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769       0.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040       0.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489       2.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936       3.308         ntclkbufg_1      
 CLMA_154_169/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_169/Q0                   tco                   0.190       3.498 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=690)      0.242       3.740         u_CORES/u_debug_core_0/resetn
 CLMA_154_152/RSCO                 td                    0.097       3.837 f       u_CORES/u_debug_core_0/data_pipe[4][85]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.837         ntR624           
 CLMA_154_156/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/RS

 Data arrival time                                                   3.837         Logic Levels: 1  
                                                                                   Logic: 0.287ns(54.253%), Route: 0.242ns(45.747%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_154_156/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/CLK
 clock pessimism                                        -0.192       3.324                          
 clock uncertainty                                       0.000       3.324                          

 Removal time                                            0.000       3.324                          

 Data required time                                                  3.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.324                          
 Data arrival time                                                   3.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.308
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769       0.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040       0.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489       2.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936       3.308         ntclkbufg_1      
 CLMA_154_169/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_169/Q0                   tco                   0.190       3.498 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=690)      0.242       3.740         u_CORES/u_debug_core_0/resetn
 CLMA_154_152/RSCO                 td                    0.097       3.837 f       u_CORES/u_debug_core_0/data_pipe[4][85]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.837         ntR624           
 CLMA_154_156/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.837         Logic Levels: 1  
                                                                                   Logic: 0.287ns(54.253%), Route: 0.242ns(45.747%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_154_156/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.192       3.324                          
 clock uncertainty                                       0.000       3.324                          

 Removal time                                            0.000       3.324                          

 Data required time                                                  3.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.324                          
 Data arrival time                                                   3.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[2]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 CLMS_190_53/CLK                                                           r       hdmi_color/rstn_1ms[2]/opit_0_inv_A2Q21/CLK

 CLMS_190_53/Q1                    tco                   0.233       1.842 f       hdmi_color/rstn_1ms[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.265       2.107         hdmi_color/rstn_1ms [2]
 CLMA_190_56/Y0                    td                    0.397       2.504 f       hdmi_color/N41_9/gateop_perm/Z
                                   net (fanout=1)        0.265       2.769         hdmi_color/_N24704
 CLMA_194_61/Y2                    td                    0.276       3.045 f       hdmi_color/N41_14/gateop_perm/Z
                                   net (fanout=11)       0.170       3.215         nt_rstn_out      
 CLMS_198_61/RS                                                            f       hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   3.215         Logic Levels: 2  
                                                                                   Logic: 0.906ns(56.413%), Route: 0.700ns(43.587%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.631    1000.631         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000    1000.631 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.936    1001.567         ntclkbufg_5      
 CLMS_198_61/CLK                                                           r       hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.022    1001.589                          
 clock uncertainty                                      -0.150    1001.439                          

 Recovery time                                          -0.497    1000.942                          

 Data required time                                               1000.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.942                          
 Data arrival time                                                   3.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.727                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.631       0.631         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.631 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.936       1.567         ntclkbufg_5      
 CLMS_190_61/CLK                                                           r       hdmi_color/rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMS_190_61/Q0                    tco                   0.190       1.757 r       hdmi_color/rstn_1ms[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.144       1.901         hdmi_color/rstn_1ms [9]
 CLMA_194_61/Y1                    td                    0.132       2.033 f       hdmi_color/N41_11/gateop_perm/Z
                                   net (fanout=1)        0.061       2.094         hdmi_color/_N24706
 CLMA_194_61/Y2                    td                    0.175       2.269 r       hdmi_color/N41_14/gateop_perm/Z
                                   net (fanout=11)       0.140       2.409         nt_rstn_out      
 CLMS_198_61/RS                                                            r       hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   2.409         Logic Levels: 2  
                                                                                   Logic: 0.497ns(59.026%), Route: 0.345ns(40.974%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 CLMS_198_61/CLK                                                           r       hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.022       1.587                          
 clock uncertainty                                       0.000       1.587                          

 Removal time                                           -0.179       1.408                          

 Data required time                                                  1.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.408                          
 Data arrival time                                                   2.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.001                          
====================================================================================================

====================================================================================================

Startpoint  : receive/reg_data[4]/opit_0_inv/CLK
Endpoint    : led_thre_2 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_182_200/CLK                                                          r       receive/reg_data[4]/opit_0_inv/CLK

 CLMA_182_200/Q0                   tco                   0.231       3.747 f       receive/reg_data[4]/opit_0_inv/Q
                                   net (fanout=90)       0.563       4.310         receive/reg_data [4]
 CLMA_182_193/Y1                   td                    0.491       4.801 f       receive/freq_threshold_1_18/LUT7_inst_perm/Z
                                   net (fanout=2)        0.398       5.199         _N9753           
 CLMA_194_201/Y3                   td                    0.377       5.576 f       receive/freq_threshold_1_2/gateop_perm/Z
                                   net (fanout=1)        0.471       6.047         fre_thre[6]      
                                   td                    0.232       6.279 f       N129.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.279         N129.co [2]      
 CLMS_202_213/COUT                 td                    0.046       6.325 r       N129.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.325         N129.co [6]      
                                   td                    0.046       6.371 r       N129.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.371         N129.co [10]     
 CLMS_202_217/COUT                 td                    0.046       6.417 r       N129.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.417         N129.co [14]     
 CLMS_202_221/Y1                   td                    0.133       6.550 f       N129.lt_8/gateop_A2/Y1
                                   net (fanout=1)        2.271       8.821         _N171            
 IOL_47_374/DO                     td                    0.111       8.932 f       led_thre_2_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.932         led_thre_2_obuf/ntO
 IOBD_44_376/PAD                   td                    3.385      12.317 f       led_thre_2_obuf/opit_0/O
                                   net (fanout=1)        0.039      12.356         led_thre_2       
 F7                                                                        f       led_thre_2 (port)

 Data arrival time                                                  12.356         Logic Levels: 7  
                                                                                   Logic: 5.098ns(57.670%), Route: 3.742ns(42.330%)
====================================================================================================

====================================================================================================

Startpoint  : voltage_threshold/line[10]/opit_0_inv_A2Q21/CLK
Endpoint    : led_thre (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMS_186_177/CLK                                                          r       voltage_threshold/line[10]/opit_0_inv_A2Q21/CLK

 CLMS_186_177/Q0                   tco                   0.231       3.747 f       voltage_threshold/line[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.657       4.404         line[9]          
 CLMA_170_148/COUT                 td                    0.404       4.808 r       N120.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.808         N120.co [10]     
 CLMA_170_152/Y1                   td                    0.133       4.941 f       N120.lt_6/gateop_A2/Y1
                                   net (fanout=1)        2.501       7.442         _N170            
 IOL_47_373/DO                     td                    0.111       7.553 f       led_thre_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.553         led_thre_obuf/ntO
 IOBS_TB_45_376/PAD                td                    3.385      10.938 f       led_thre_obuf/opit_0/O
                                   net (fanout=1)        0.034      10.972         led_thre         
 F8                                                                        f       led_thre (port)  

 Data arrival time                                                  10.972         Logic Levels: 4  
                                                                                   Logic: 4.264ns(57.189%), Route: 3.192ns(42.811%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : led_int (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 CLMA_242_84/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMA_242_84/Q0                    tco                   0.231       1.840 f       hdmi_color/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=1)        3.438       5.278         nt_led_int       
 IOL_19_374/DO                     td                    0.111       5.389 f       led_int_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.389         led_int_obuf/ntO 
 IOBD_16_376/PAD                   td                    3.385       8.774 f       led_int_obuf/opit_0/O
                                   net (fanout=1)        0.109       8.883         led_int          
 B2                                                                        f       led_int (port)   

 Data arrival time                                                   8.883         Logic Levels: 2  
                                                                                   Logic: 3.727ns(51.237%), Route: 3.547ns(48.763%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : char_display_5/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    0.769       0.825 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.825         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.070       0.895 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=931)      0.363       1.258         nt_rst_n         
 DRM_306_252/RSTA[0]                                                       r       char_display_5/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   1.258         Logic Levels: 2  
                                                                                   Logic: 0.839ns(66.693%), Route: 0.419ns(33.307%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : char_display_5/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    0.769       0.825 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.825         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.070       0.895 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=931)      0.363       1.258         nt_rst_n         
 DRM_306_252/RSTB[0]                                                       r       char_display_5/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   1.258         Logic Levels: 2  
                                                                                   Logic: 0.839ns(66.693%), Route: 0.419ns(33.307%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    0.769       0.825 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.825         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.070       0.895 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=931)      0.446       1.341         nt_rst_n         
 DRM_306_272/RSTA[0]                                                       r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   1.341         Logic Levels: 2  
                                                                                   Logic: 0.839ns(62.565%), Route: 0.502ns(37.435%)
====================================================================================================

{ad_da_hdmi_top|clk_50M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.090     500.000         0.910           High Pulse Width  APM_206_204/CLK         N200/gopapm/CLK
 499.090     500.000         0.910           Low Pulse Width   APM_206_204/CLK         N200/gopapm/CLK
 499.282     500.000         0.718           Low Pulse Width   DRM_82_24/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
====================================================================================================

{pll_adda|u_pll/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           High Pulse Width  CLMS_214_49/CLK         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_214_49/CLK         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_214_49/CLK         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_134_53/CLK         meter_0/u_div64/Dividend[0]/opit_0_inv/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_134_53/CLK         meter_0/u_div64/Dividend[0]/opit_0_inv/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_134_61/CLK         meter_0/u_div64/Temp_D[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           Low Pulse Width   DRM_234_68/CLKA[0]      hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKA
 499.282     500.000         0.718           High Pulse Width  DRM_234_68/CLKA[0]      hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKA
 499.282     500.000         0.718           High Pulse Width  DRM_234_68/CLKB[0]      hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKB
====================================================================================================

{pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.090     500.000         0.910           Low Pulse Width   APM_258_300/CLK         char_display_2/N60/gopapm/CLK
 499.090     500.000         0.910           High Pulse Width  APM_258_300/CLK         char_display_2/N60/gopapm/CLK
 499.090     500.000         0.910           High Pulse Width  APM_258_176/CLK         char_display_5/N60/gopapm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_82_24/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_82_24/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_82_252/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.664      50.000          0.336           High Pulse Width  CLMA_154_225/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_154_225/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_154_225/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                               
+-------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/place_route/ad_da_hdmi_top_pnr.adf       
| Output     | C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/report_timing/ad_da_hdmi_top_rtp.adf     
|            | C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/report_timing/ad_da_hdmi_top.rtr         
|            | C:/Users/lilpheonix/Downloads/SpectrumAnalyzer/report_timing/rtr.db                     
+-------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,127 MB
Total CPU time to report_timing completion : 0h:0m:8s
Process Total CPU time to report_timing completion : 0h:0m:10s
Total real time to report_timing completion : 0h:0m:27s
