{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xcu250-figd2104-2L-e",
      "name": "emu",
      "pfm_name": "xilinx:u250:xdma:201830.2",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "static_region": {
        "clk_reset_wizard": {
          "ddr0_ui_clk": "",
          "kernel2_clk": "",
          "kernel_clk": ""
        },
        "connect_to_es": {
          "xbar": "",
          "s00_couplers": {},
          "s01_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        },
        "connect_to_es_cu": {
          "xbar": "",
          "s00_couplers": {},
          "s01_couplers": {
            "auto_pc": ""
          },
          "s02_couplers": {
            "auto_pc": ""
          },
          "s03_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "s00_mmu": "",
          "s01_mmu": "",
          "s02_mmu": "",
          "s03_mmu": ""
        },
        "dma_pcie_clk": "",
        "embedded_schedular": {
          "CuDmaController_0": "",
          "axi_intc_0": "",
          "cuisr_0": "",
          "embedded_scheduler_hw_0": "",
          "sim_embedded_scheduler_sw_0": "",
          "xlconcat_0": "",
          "xlconstant_0": ""
        },
        "psr_dma_pcie_aclk": "",
        "sim_ddr_1": "",
        "sim_xdma_0": ""
      },
      "kernel2_clk": "",
      "kernel_clk": "",
      "xtlm_simple_intercon_0": "",
      "memory_subsystem": "",
      "sim_ddr_0": "",
      "sim_ddr_2": "",
      "sim_ddr_3": "",
      "slr0": {
        "icn_pass_0": "",
        "psr_kernel_clk_0": "",
        "psr_kernel2_clk_0": "",
        "interconnect_axilite_user_0": {
          "s00_couplers": {}
        },
        "to_delete_kernel_ctrl_0": ""
      },
      "slr1": {
        "icn_pass_1": "",
        "icn_pass_2": "",
        "psr_kernel_clk_1": "",
        "psr_kernel2_clk_1": "",
        "interconnect_axilite_user_1": {
          "s00_couplers": {}
        },
        "to_delete_kernel_ctrl_1": ""
      },
      "slr2": {
        "icn_pass_3": "",
        "psr_kernel_clk_2": "",
        "psr_kernel2_clk_2": "",
        "interconnect_axilite_user_2": {
          "s00_couplers": {}
        },
        "to_delete_kernel_ctrl_2": ""
      },
      "interrupt_concat": {
        "xlconcat_interrupt": "",
        "xlconcat_interrupt_0": "",
        "xlconcat_interrupt_1": "",
        "xlconcat_interrupt_2": "",
        "xlconcat_interrupt_3": "",
        "xlconstant_gnd": ""
      }
    },
    "components": {
      "static_region": {
        "interface_ports": {
          "C0_DDR_SAXI_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "data_M_AXI_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "userpf_control_M_AXI_slr0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "userpf_control_M_AXI_slr1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "userpf_control_M_AXI_slr2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clkwiz_kernel2_clk_0": {
            "type": "clk",
            "direction": "O"
          },
          "clkwiz_kernel_clk_0": {
            "type": "clk",
            "direction": "O"
          },
          "clkwiz_kernel2_rst_0": {
            "type": "rst",
            "direction": "O"
          },
          "clkwiz_kernel_rst_0": {
            "type": "rst",
            "direction": "O"
          },
          "ddr_default_clk_0": {
            "type": "clk",
            "direction": "O"
          },
          "ddr_default_rst_0": {
            "type": "rst",
            "direction": "O"
          },
          "dma_pcie_aclk": {
            "type": "clk",
            "direction": "O"
          },
          "irq_cu": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "dma_pcie_arst": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "clk_reset_wizard": {
            "ports": {
              "clkwiz_kernel2_rst": {
                "type": "rst",
                "direction": "O"
              },
              "clkwiz_kernel_rst": {
                "type": "rst",
                "direction": "O"
              },
              "ddr_default_clk": {
                "type": "clk",
                "direction": "O"
              },
              "ddr_default_rst": {
                "type": "rst",
                "direction": "O"
              },
              "clkwiz_kernel2_clk": {
                "type": "clk",
                "direction": "O"
              },
              "clkwiz_kernel_clk": {
                "type": "clk",
                "direction": "O"
              }
            },
            "components": {
              "ddr0_ui_clk": {
                "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
                "xci_name": "emu_ddr0_ui_clk_0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "300120048"
                  }
                }
              },
              "kernel2_clk": {
                "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
                "xci_name": "emu_kernel2_clk_0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "500000000"
                  }
                }
              },
              "kernel_clk": {
                "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
                "xci_name": "emu_kernel_clk_0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "300000000"
                  }
                }
              }
            },
            "nets": {
              "ddr0_ui_clk_clk": {
                "ports": [
                  "ddr0_ui_clk/clk",
                  "ddr_default_clk"
                ]
              },
              "ddr0_ui_clk_sync_rst": {
                "ports": [
                  "ddr0_ui_clk/sync_rst",
                  "ddr_default_rst"
                ]
              },
              "kernel2_clk_sync_rst": {
                "ports": [
                  "kernel2_clk/sync_rst",
                  "clkwiz_kernel2_rst"
                ]
              },
              "kernel_clk_sync_rst": {
                "ports": [
                  "kernel_clk/sync_rst",
                  "clkwiz_kernel_rst"
                ]
              },
              "kernel_clk_clk": {
                "ports": [
                  "kernel_clk/clk",
                  "clkwiz_kernel_clk"
                ]
              },
              "kernel2_clk_clk": {
                "ports": [
                  "kernel2_clk/clk",
                  "clkwiz_kernel2_clk"
                ]
              }
            }
          },
          "connect_to_es": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "emu_connect_to_es_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "emu_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "2"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "emu_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s01_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "connect_to_es_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "connect_to_es_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_connect_to_es": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_connect_to_es": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_connect_to_es": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "connect_to_es_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "connect_to_es_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          },
          "connect_to_es_cu": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "emu_connect_to_es_cu_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S03_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S03_ARESETN"
                  }
                }
              },
              "S03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "emu_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "4"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "emu_auto_pc_1",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "emu_auto_pc_2",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s02_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "s03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s03_couplers_to_s03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s00_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "xci_name": "emu_s00_mmu_0"
              },
              "s01_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "xci_name": "emu_s01_mmu_0"
              },
              "s02_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "xci_name": "emu_s02_mmu_0"
              },
              "s03_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "xci_name": "emu_s03_mmu_0"
              }
            },
            "interface_nets": {
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "m01_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "s03_couplers_to_xbar": {
                "interface_ports": [
                  "s03_couplers/M_AXI",
                  "xbar/S03_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "s03_mmu_M_AXI": {
                "interface_ports": [
                  "s03_mmu/M_AXI",
                  "s03_couplers/S_AXI"
                ]
              },
              "S01_AXI_1": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_mmu/S_AXI"
                ]
              },
              "s01_mmu_M_AXI": {
                "interface_ports": [
                  "s01_mmu/M_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "s02_mmu_M_AXI": {
                "interface_ports": [
                  "s02_mmu/M_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "S03_AXI_1": {
                "interface_ports": [
                  "S03_AXI",
                  "s03_mmu/S_AXI"
                ]
              },
              "S02_AXI_1": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_mmu/S_AXI"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_mmu/S_AXI"
                ]
              },
              "s00_mmu_M_AXI": {
                "interface_ports": [
                  "s00_mmu/M_AXI",
                  "s00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "connect_to_es_cu_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s02_couplers/S_ACLK",
                  "s03_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "s03_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "s00_mmu/aclk",
                  "s01_mmu/aclk",
                  "s02_mmu/aclk",
                  "s03_mmu/aclk"
                ]
              },
              "connect_to_es_cu_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s02_couplers/S_ARESETN",
                  "s03_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "s03_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "s00_mmu/aresetn",
                  "s01_mmu/aresetn",
                  "s02_mmu/aresetn",
                  "s03_mmu/aresetn"
                ]
              }
            }
          },
          "dma_pcie_clk": {
            "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
            "xci_name": "emu_dma_pcie_clk_0",
            "parameters": {
              "FREQ_HZ": {
                "value": "300000000.0"
              }
            }
          },
          "embedded_schedular": {
            "interface_ports": {
              "MAXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "SAXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "host": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "m_axi_CQDma": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "m_axi_CUDma_0": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "m_axi_a": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_0": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "irq_cu": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "reset_n": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "CuDmaController_0": {
                "vlnv": "xilinx:hls:CuDmaController:1.0",
                "xci_name": "emu_CuDmaController_0_0"
              },
              "axi_intc_0": {
                "vlnv": "xilinx.com:ip:axi_intc:4.1",
                "xci_name": "emu_axi_intc_0_0",
                "parameters": {
                  "C_HAS_FAST": {
                    "value": "0"
                  },
                  "C_IRQ_ACTIVE": {
                    "value": "1"
                  },
                  "C_IRQ_IS_LEVEL": {
                    "value": "1"
                  },
                  "C_KIND_OF_INTR": {
                    "value": "0xFFFFFFFC"
                  },
                  "C_KIND_OF_LVL": {
                    "value": "0xFFFFFFFF"
                  }
                }
              },
              "cuisr_0": {
                "vlnv": "xilinx:hls:cuisr:1.0",
                "xci_name": "emu_cuisr_0_0"
              },
              "embedded_scheduler_hw_0": {
                "vlnv": "xilinx.com:user:embedded_scheduler_hw:1.0",
                "xci_name": "emu_embedded_scheduler_hw_0_0"
              },
              "sim_embedded_scheduler_sw_0": {
                "vlnv": "xilinx.com:xilinx:sim_embedded_scheduler_sw:1.0",
                "xci_name": "emu_sim_embedded_scheduler_sw_0_0"
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "emu_xlconcat_0_0"
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "emu_xlconstant_0_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "interface_nets": {
              "cuisr_0_m_axi_a": {
                "interface_ports": [
                  "m_axi_a",
                  "cuisr_0/m_axi_a"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "s_axi_0",
                  "axi_intc_0/s_axi"
                ]
              },
              "S01_AXI_1": {
                "interface_ports": [
                  "m_axi_CQDma",
                  "CuDmaController_0/m_axi_CQDma"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "m_axi_CUDma_0",
                  "CuDmaController_0/m_axi_CUDma"
                ]
              },
              "axi_interconnect_0_M00_AXI": {
                "interface_ports": [
                  "host",
                  "embedded_scheduler_hw_0/host"
                ]
              },
              "SAXI_1": {
                "interface_ports": [
                  "SAXI",
                  "sim_embedded_scheduler_sw_0/saxi_lite_cq"
                ]
              },
              "sim_embedded_scheduler_sw_0_maxi_lite_mb": {
                "interface_ports": [
                  "MAXI",
                  "sim_embedded_scheduler_sw_0/maxi_lite_mb"
                ]
              }
            },
            "nets": {
              "CuDmaController_0_ap_done": {
                "ports": [
                  "CuDmaController_0/ap_done",
                  "embedded_scheduler_hw_0/ap_done_cudma"
                ]
              },
              "axi_intc_0_irq": {
                "ports": [
                  "axi_intc_0/irq",
                  "sim_embedded_scheduler_sw_0/irq"
                ]
              },
              "cuisr_0_ap_done": {
                "ports": [
                  "cuisr_0/ap_done",
                  "embedded_scheduler_hw_0/ap_done_cuisr"
                ]
              },
              "dma_pcie_aclk_clk": {
                "ports": [
                  "clk",
                  "CuDmaController_0/ap_clk",
                  "axi_intc_0/s_axi_aclk",
                  "cuisr_0/ap_clk",
                  "embedded_scheduler_hw_0/clk",
                  "sim_embedded_scheduler_sw_0/maxi_lite_mb_aclk",
                  "sim_embedded_scheduler_sw_0/saxi_lite_cq_aclk"
                ]
              },
              "dma_pcie_aclk_sync_rst": {
                "ports": [
                  "reset_n",
                  "CuDmaController_0/ap_rst_n",
                  "axi_intc_0/s_axi_aresetn",
                  "cuisr_0/ap_rst_n",
                  "embedded_scheduler_hw_0/reset_n",
                  "sim_embedded_scheduler_sw_0/maxi_lite_mb_aresetn",
                  "sim_embedded_scheduler_sw_0/saxi_lite_cq_aresetn"
                ]
              },
              "embedded_scheduler_hw_0_CqBaseAddress": {
                "ports": [
                  "embedded_scheduler_hw_0/CqBaseAddress",
                  "CuDmaController_0/CqBaseAddress"
                ]
              },
              "embedded_scheduler_hw_0_CqDmaQueue_reg": {
                "ports": [
                  "embedded_scheduler_hw_0/CqDmaQueue_reg",
                  "CuDmaController_0/CuDmaQueue"
                ]
              },
              "embedded_scheduler_hw_0_CuBaseAddress": {
                "ports": [
                  "embedded_scheduler_hw_0/CuBaseAddress",
                  "CuDmaController_0/CuBaseAddress"
                ]
              },
              "embedded_scheduler_hw_0_CuOffset": {
                "ports": [
                  "embedded_scheduler_hw_0/CuOffset",
                  "CuDmaController_0/CuOffset"
                ]
              },
              "embedded_scheduler_hw_0_NoofSlots": {
                "ports": [
                  "embedded_scheduler_hw_0/NoofSlots",
                  "CuDmaController_0/NoOfSlots"
                ]
              },
              "embedded_scheduler_hw_0_SlotSize": {
                "ports": [
                  "embedded_scheduler_hw_0/SlotSize",
                  "CuDmaController_0/SlotSize"
                ]
              },
              "embedded_scheduler_hw_0_ap_offset_cuisr": {
                "ports": [
                  "embedded_scheduler_hw_0/Offset",
                  "cuisr_0/Offset"
                ]
              },
              "embedded_scheduler_hw_0_ap_start_cudma": {
                "ports": [
                  "embedded_scheduler_hw_0/ap_start_cudma",
                  "CuDmaController_0/ap_start"
                ]
              },
              "embedded_scheduler_hw_0_ap_start_cuisr": {
                "ports": [
                  "embedded_scheduler_hw_0/ap_start_cuisr",
                  "cuisr_0/ap_start"
                ]
              },
              "embedded_scheduler_hw_0_irq_cu_completion": {
                "ports": [
                  "embedded_scheduler_hw_0/irq_cu_completion",
                  "xlconcat_0/In1"
                ]
              },
              "embedded_scheduler_hw_0_irq_slotavailable": {
                "ports": [
                  "embedded_scheduler_hw_0/irq_slotavailable",
                  "xlconcat_0/In0"
                ]
              },
              "irq_cu_1": {
                "ports": [
                  "irq_cu",
                  "embedded_scheduler_hw_0/irq_cu"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "axi_intc_0/intr"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "embedded_scheduler_hw_0/irq_ack"
                ]
              }
            }
          },
          "psr_dma_pcie_aclk": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "emu_psr_dma_pcie_aclk_0"
          },
          "sim_ddr_1": {
            "vlnv": "xilinx.com:user:sim_ddr:1.0",
            "xci_name": "emu_sim_ddr_1_0",
            "parameters": {
              "C0_A00_BASE_ADDR": {
                "value": "0x0"
              },
              "C0_A00_HIGH_ADDR": {
                "value": "0x0000000400000000"
              },
              "C0_ADDR_WIDTH": {
                "value": "17"
              },
              "C0_APP_ADDR_WIDTH": {
                "value": "31"
              },
              "C0_APP_DATA_WIDTH": {
                "value": "512"
              },
              "C0_AXI_ADDR_WIDTH": {
                "value": "34"
              },
              "C0_AXI_ARBITRATION_SCHEME": {
                "value": "RD_PRI_REG"
              },
              "C0_AXI_DATA_WIDTH": {
                "value": "512"
              },
              "C0_AXI_ID_WIDTH": {
                "value": "1"
              },
              "C0_AutoPrecharge": {
                "value": "false"
              },
              "C0_AxiNarrowBurst": {
                "value": "false"
              },
              "C0_BANK_GROUP_WIDTH": {
                "value": "2"
              },
              "C0_BANK_WIDTH": {
                "value": "2"
              },
              "C0_BURST_LENGTH": {
                "value": "8"
              },
              "C0_CAS_LATENCY": {
                "value": "17"
              },
              "C0_CAS_WRITE_LATENCY": {
                "value": "12"
              },
              "C0_CL": {
                "value": "0"
              },
              "C0_COLUMN_WIDTH": {
                "value": "10"
              },
              "C0_CWL": {
                "value": "0"
              },
              "C0_ControllerType": {
                "value": "DDR4_SDRAM"
              },
              "C0_DATA_WIDTH": {
                "value": "72"
              },
              "C0_DDR_SAXI_ADDR_WIDTH": {
                "value": "34"
              },
              "C0_DDR_SAXI_BASEADDR": {
                "value": "0x0000000000000000"
              },
              "C0_DDR_SAXI_DATA_WIDTH": {
                "value": "512"
              },
              "C0_DDR_SAXI_HIGHADDR": {
                "value": "0x0000000400000000"
              },
              "C0_MEMORY_PART": {
                "value": "MTA18ASF2G72PZ-2G3"
              },
              "C0_MEM_ADDR_MAP": {
                "value": "ROW_COLUMN_BANK"
              },
              "C0_Mem_Add_Map": {
                "value": "ROW_COLUMN_BANK"
              },
              "C0_NAME": {
                "value": "static_region_slr1_memc_ddrmem_1"
              },
              "C0_Ordering": {
                "value": "Normal"
              },
              "C0_RANK_WIDTH": {
                "value": "1"
              },
              "C0_ROW_WIDTH": {
                "value": "17"
              },
              "C0_SIZE": {
                "value": "16GB"
              },
              "C0_TIMEPERIOD_PS": {
                "value": "833"
              },
              "C0_TYPE": {
                "value": "ddr4"
              },
              "C0_tCK": {
                "value": "833"
              },
              "C0_tCKE": {
                "value": "0"
              },
              "C0_tFAW": {
                "value": "16"
              },
              "C0_tMRD": {
                "value": "2"
              },
              "C0_tRAS": {
                "value": "39"
              },
              "C0_tRCD": {
                "value": "17"
              },
              "C0_tREFI": {
                "value": "9363"
              },
              "C0_tRFC": {
                "value": "421"
              },
              "C0_tRP": {
                "value": "17"
              },
              "C0_tRRD_L": {
                "value": "6"
              },
              "C0_tRRD_S": {
                "value": "4"
              },
              "C0_tRTP": {
                "value": "10"
              },
              "C0_tWR": {
                "value": "19"
              },
              "C0_tWTR_L": {
                "value": "10"
              },
              "C0_tWTR_S": {
                "value": "4"
              },
              "C0_tXPR": {
                "value": "109"
              },
              "C0_tZQCS": {
                "value": "128"
              },
              "C0_tZQI": {
                "value": "0"
              },
              "C0_tZQINIT": {
                "value": "256"
              },
              "C_NUMBER_OF_GLOBAL_MEMORIES": {
                "value": "1"
              }
            }
          },
          "sim_xdma_0": {
            "vlnv": "xilinx.com:xilinx:sim_xdma:3.0",
            "xci_name": "emu_sim_xdma_0_0",
            "parameters": {
              "C_M_AXICTRL_ADDR_WIDTH": {
                "value": "64"
              },
              "C_M_AXICTRL_DATA_WIDTH": {
                "value": "32"
              },
              "C_M_AXIMM_ADDR_WIDTH": {
                "value": "64"
              },
              "C_M_AXIMM_ARUSER_WIDTH": {
                "value": "32"
              },
              "C_M_AXIMM_AWUSER_WIDTH": {
                "value": "32"
              },
              "C_M_AXIMM_DATA_WIDTH": {
                "value": "32"
              }
            }
          }
        },
        "interface_nets": {
          "connect_to_es_M00_AXI": {
            "interface_ports": [
              "connect_to_es/M00_AXI",
              "embedded_schedular/host"
            ]
          },
          "data_M_AXI_0_1_conn": {
            "interface_ports": [
              "data_M_AXI_0",
              "sim_xdma_0/M_AXIMM"
            ]
          },
          "connect_to_es_M01_AXI": {
            "interface_ports": [
              "connect_to_es/M01_AXI",
              "embedded_schedular/SAXI"
            ]
          },
          "connect_to_es_cu_M01_AXI_slr2": {
            "interface_ports": [
              "userpf_control_M_AXI_slr2",
              "connect_to_es_cu/M03_AXI"
            ]
          },
          "embedded_schedular_m_axi_CQDma": {
            "interface_ports": [
              "connect_to_es/S01_AXI",
              "embedded_schedular/m_axi_CQDma"
            ]
          },
          "connect_to_es_cu_M01_AXI_slr0": {
            "interface_ports": [
              "userpf_control_M_AXI_slr0",
              "connect_to_es_cu/M01_AXI"
            ]
          },
          "embedded_schedular_MAXI": {
            "interface_ports": [
              "connect_to_es_cu/S03_AXI",
              "embedded_schedular/MAXI"
            ]
          },
          "connect_to_es_M02_AXI": {
            "interface_ports": [
              "connect_to_es/M02_AXI",
              "embedded_schedular/s_axi_0"
            ]
          },
          "connect_to_es_cu_M00_AXI": {
            "interface_ports": [
              "connect_to_es/S00_AXI",
              "connect_to_es_cu/M00_AXI"
            ]
          },
          "connect_to_es_cu_M01_AXI_slr1": {
            "interface_ports": [
              "userpf_control_M_AXI_slr1",
              "connect_to_es_cu/M02_AXI"
            ]
          },
          "embedded_schedular_m_axi_CUDma_0": {
            "interface_ports": [
              "connect_to_es_cu/S02_AXI",
              "embedded_schedular/m_axi_CUDma_0"
            ]
          },
          "sim_xdma_0_M_AXICTRL": {
            "interface_ports": [
              "connect_to_es_cu/S00_AXI",
              "sim_xdma_0/M_AXICTRL"
            ]
          },
          "embedded_schedular_m_axi_a": {
            "interface_ports": [
              "connect_to_es_cu/S01_AXI",
              "embedded_schedular/m_axi_a"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "C0_DDR_SAXI_0",
              "sim_ddr_1/C0_DDR_SAXI"
            ]
          }
        },
        "nets": {
          "clk_reset_wizard_clkwiz_kernel2_clk": {
            "ports": [
              "clk_reset_wizard/clkwiz_kernel2_clk",
              "clkwiz_kernel2_clk_0"
            ]
          },
          "clk_reset_wizard_clkwiz_kernel_clk": {
            "ports": [
              "clk_reset_wizard/clkwiz_kernel_clk",
              "clkwiz_kernel_clk_0"
            ]
          },
          "clk_reset_wizard_clkwiz_kernel2_rst": {
            "ports": [
              "clk_reset_wizard/clkwiz_kernel2_rst",
              "clkwiz_kernel2_rst_0"
            ]
          },
          "clk_reset_wizard_clkwiz_kernel_rst": {
            "ports": [
              "clk_reset_wizard/clkwiz_kernel_rst",
              "clkwiz_kernel_rst_0"
            ]
          },
          "clk_reset_wizard_ddr_default_clk": {
            "ports": [
              "clk_reset_wizard/ddr_default_clk",
              "ddr_default_clk_0",
              "sim_ddr_1/c0_ddr_saxi_aclk",
              "sim_ddr_1/c0_ui_clk",
              "sim_ddr_1/s_xdma_axi_aclk"
            ]
          },
          "clk_reset_wizard_ddr_default_rst": {
            "ports": [
              "clk_reset_wizard/ddr_default_rst",
              "ddr_default_rst_0",
              "sim_ddr_1/c0_ddr_saxi_aresetn",
              "sim_ddr_1/s_xdma_axi_aresetn"
            ]
          },
          "pcie_dma_aclk": {
            "ports": [
              "dma_pcie_clk/clk",
              "dma_pcie_aclk",
              "connect_to_es/ACLK",
              "connect_to_es/M00_ACLK",
              "connect_to_es/M01_ACLK",
              "connect_to_es/M02_ACLK",
              "connect_to_es/S00_ACLK",
              "connect_to_es/S01_ACLK",
              "connect_to_es_cu/ACLK",
              "connect_to_es_cu/M00_ACLK",
              "connect_to_es_cu/M01_ACLK",
              "connect_to_es_cu/M02_ACLK",
              "connect_to_es_cu/M03_ACLK",
              "connect_to_es_cu/S00_ACLK",
              "connect_to_es_cu/S01_ACLK",
              "connect_to_es_cu/S02_ACLK",
              "connect_to_es_cu/S03_ACLK",
              "embedded_schedular/clk",
              "psr_dma_pcie_aclk/slowest_sync_clk",
              "sim_xdma_0/m_axictrl_aclk",
              "sim_xdma_0/m_aximm_aclk"
            ]
          },
          "pcie_dma": {
            "ports": [
              "dma_pcie_clk/sync_rst",
              "psr_dma_pcie_aclk/ext_reset_in"
            ]
          },
          "irq_cu_1": {
            "ports": [
              "irq_cu",
              "embedded_schedular/irq_cu"
            ]
          },
          "psr_dma_pcie_aclk_mb_reset": {
            "ports": [
              "psr_dma_pcie_aclk/interconnect_aresetn",
              "dma_pcie_arst",
              "connect_to_es/ARESETN",
              "connect_to_es/M00_ARESETN",
              "connect_to_es/M01_ARESETN",
              "connect_to_es/M02_ARESETN",
              "connect_to_es/S00_ARESETN",
              "connect_to_es/S01_ARESETN",
              "connect_to_es_cu/ARESETN",
              "connect_to_es_cu/M00_ARESETN",
              "connect_to_es_cu/M01_ARESETN",
              "connect_to_es_cu/M02_ARESETN",
              "connect_to_es_cu/M03_ARESETN",
              "connect_to_es_cu/S00_ARESETN",
              "connect_to_es_cu/S01_ARESETN",
              "connect_to_es_cu/S02_ARESETN",
              "connect_to_es_cu/S03_ARESETN",
              "embedded_schedular/reset_n",
              "sim_xdma_0/m_axictrl_aresetn",
              "sim_xdma_0/m_aximm_aresetn"
            ]
          }
        }
      },
      "kernel2_clk": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "emu_kernel2_clk_1",
        "parameters": {
          "FREQ_HZ": {
            "value": "500000000"
          }
        }
      },
      "kernel_clk": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "emu_kernel_clk_1",
        "parameters": {
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      },
      "xtlm_simple_intercon_0": {
        "vlnv": "xilinx.com:xilinx:xtlm_simple_interconnect:1.0",
        "xci_name": "emu_xtlm_simple_intercon_0_0",
        "parameters": {
          "C_ADDR_RANGES": {
            "value": "2"
          },
          "C_M00_A00_ADDR_RANGE": {
            "value": "\"0000000000000000000000000000001111111111111111111111111111111111\""
          },
          "C_M00_A00_BASE_ADDRESS": {
            "value": "0x0"
          },
          "C_M00_A01_ADDR_RANGE": {
            "value": "0x0000000000080000"
          },
          "C_M00_A01_BASE_ADDRESS": {
            "value": "\"0000000000000000000000000001000000000000000000000000000000000000\""
          },
          "C_M00_AXI_ADDR_WIDTH": {
            "value": "64"
          },
          "C_M00_AXI_DATA_WIDTH": {
            "value": "32"
          },
          "C_M01_A00_ADDR_RANGE": {
            "value": "\"0000000000000000000000000000001111111111111111111111111111111111\""
          },
          "C_M01_A00_BASE_ADDRESS": {
            "value": "0x0000000400000000"
          },
          "C_M01_A01_ADDR_RANGE": {
            "value": "0x0000000000080000"
          },
          "C_M01_A01_BASE_ADDRESS": {
            "value": "\"0000000000000000000000000001000000000000000000000000000000000000\""
          },
          "C_M01_AXI_ADDR_WIDTH": {
            "value": "64"
          },
          "C_M01_AXI_DATA_WIDTH": {
            "value": "32"
          },
          "C_M02_A00_ADDR_RANGE": {
            "value": "\"0000000000000000000000000000001111111111111111111111111111111111\""
          },
          "C_M02_A00_BASE_ADDRESS": {
            "value": "0x0000000800000000"
          },
          "C_M02_A01_ADDR_RANGE": {
            "value": "0x0000000000080000"
          },
          "C_M02_A01_BASE_ADDRESS": {
            "value": "\"0000000000000000000000000001000000000000000000000000000000000000\""
          },
          "C_M02_AXI_ADDR_WIDTH": {
            "value": "64"
          },
          "C_M02_AXI_DATA_WIDTH": {
            "value": "32"
          },
          "C_M03_A00_ADDR_RANGE": {
            "value": "\"0000000000000000000000000000001111111111111111111111111111111111\""
          },
          "C_M03_A00_BASE_ADDRESS": {
            "value": "0x0000000C00000000"
          },
          "C_M03_A01_ADDR_RANGE": {
            "value": "0x0000000000080000"
          },
          "C_M03_A01_BASE_ADDRESS": {
            "value": "\"0000000000000000000000000001000000000000000000000000000000000000\""
          },
          "C_M03_AXI_ADDR_WIDTH": {
            "value": "64"
          },
          "C_M03_AXI_DATA_WIDTH": {
            "value": "32"
          },
          "C_NUM_MI": {
            "value": "4"
          },
          "C_S00_AXI_ADDR_WIDTH": {
            "value": "64"
          },
          "C_S00_AXI_DATA_WIDTH": {
            "value": "32"
          }
        }
      },
      "memory_subsystem": {
        "vlnv": "xilinx.com:ip:sdx_memory_subsystem:1.0",
        "xci_name": "emu_memory_subsystem_0",
        "parameters": {
          "ADVANCED_PROPERTIES": {
            "value": "resource_map_replication {S00_AXI {} S01_AXI {} S02_AXI {} S03_AXI {}} plram_specifications {{ SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR0 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR1 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR2 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR3 }} resource_access_constraints {S00_AXI {M00_AXI_MEM00 PLRAM_MEM00 PLRAM_MEM01 PLRAM_MEM02 PLRAM_MEM03} S01_AXI M01_AXI_MEM00 S02_AXI M02_AXI_MEM00 S03_AXI M03_AXI_MEM00} __temp_dsa_info {excluded_board_components {xilinx.com:au250:ddr4_sdram_c0:1.0 xilinx.com:au250:ddr4_sdram_c1:1.0 xilinx.com:au250:ddr4_sdram_c2:1.0 xilinx.com:au250:ddr4_sdram_c3:1.0} axi_passthrough {xilinx.com:au250:ddr4_sdram_c0:1.0 {offset 0x0 range 16G slr SLR0} xilinx.com:au250:ddr4_sdram_c1:1.0 {offset 0x400000000 range 16G slr SLR1} xilinx.com:au250:ddr4_sdram_c2:1.0 {offset 0x800000000 range 16G slr SLR2} xilinx.com:au250:ddr4_sdram_c3:1.0 {offset 0xc00000000 range 16G slr SLR3}} sim_props {ddr4_0 {offset 0x0 range 0x400000000 slr SLR0 passthrough yes} ddr4_1 {offset 0x400000000 range 0x400000000 slr SLR1 passthrough yes} ddr4_2 {offset 0x800000000 range 0x400000000 slr SLR2 passthrough yes} ddr4_3 {offset 0xc00000000 range 0x400000000 slr SLR3 passthrough yes} plram_0 {offset 0x1000000000 range 0x20000 slr SLR0 passthrough no} plram_1 {offset 0x1000020000 range 0x20000 slr SLR1 passthrough no} plram_2 {offset 0x1000040000 range 0x20000 slr SLR2 passthrough no} plram_3 {offset 0x1000060000 range 0x20000 slr SLR3 passthrough no}}}"
          },
          "NUM_CLKS": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S00_AXI"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S01_AXI"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S02_AXI"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S03_AXI"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "M00_AXI"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "M01_AXI"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "M02_AXI"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "M03_AXI"
          }
        },
        "addressing": {
          "memory_maps": {
            "S00_AXI": {
              "address_blocks": {
                "M00_AXI_MEM00": {
                  "base_address": "0x000000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S00_AXI;M00_AXI_MEM00;xilinx.com:boundary:axi_slave:1.0;/;/S00_AXI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "PLRAM_MEM03": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S00_AXI;PLRAM_MEM03;xilinx.com:boundary:axi_slave:1.0;/;/S00_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "PLRAM_MEM02": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S00_AXI;PLRAM_MEM02;xilinx.com:boundary:axi_slave:1.0;/;/S00_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "PLRAM_MEM00": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S00_AXI;PLRAM_MEM00;xilinx.com:boundary:axi_slave:1.0;/;/S00_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "PLRAM_MEM01": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S00_AXI;PLRAM_MEM01;xilinx.com:boundary:axi_slave:1.0;/;/S00_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "128K",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S01_AXI": {
              "address_blocks": {
                "M01_AXI_MEM00": {
                  "base_address": "0x400000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S01_AXI;M01_AXI_MEM00;xilinx.com:boundary:axi_slave:1.0;/;/S01_AXI;NONE;NONE": {
                      "base_address": "0x400000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S02_AXI": {
              "address_blocks": {
                "M02_AXI_MEM00": {
                  "base_address": "0x800000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S02_AXI;M02_AXI_MEM00;xilinx.com:boundary:axi_slave:1.0;/;/S02_AXI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S03_AXI": {
              "address_blocks": {
                "M03_AXI_MEM00": {
                  "base_address": "0xC00000000",
                  "range": "16G",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S03_AXI;M03_AXI_MEM00;xilinx.com:boundary:axi_slave:1.0;/;/S03_AXI;NONE;NONE": {
                      "base_address": "0xC00000000",
                      "range": "16G",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          },
          "address_spaces": {
            "M00_AXI": {
              "range": "64G",
              "width": "32"
            },
            "M01_AXI": {
              "range": "64G",
              "width": "32"
            },
            "M02_AXI": {
              "range": "64G",
              "width": "32"
            },
            "M03_AXI": {
              "range": "64G",
              "width": "32"
            }
          }
        }
      },
      "sim_ddr_0": {
        "vlnv": "xilinx.com:user:sim_ddr:1.0",
        "xci_name": "emu_sim_ddr_0_0",
        "parameters": {
          "C0_A00_BASE_ADDR": {
            "value": "0x0"
          },
          "C0_A00_HIGH_ADDR": {
            "value": "0x0000000400000000"
          },
          "C0_ADDR_WIDTH": {
            "value": "17"
          },
          "C0_APP_ADDR_WIDTH": {
            "value": "31"
          },
          "C0_APP_DATA_WIDTH": {
            "value": "512"
          },
          "C0_AXI_ADDR_WIDTH": {
            "value": "34"
          },
          "C0_AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG"
          },
          "C0_AXI_DATA_WIDTH": {
            "value": "512"
          },
          "C0_AXI_ID_WIDTH": {
            "value": "1"
          },
          "C0_AutoPrecharge": {
            "value": "false"
          },
          "C0_AxiNarrowBurst": {
            "value": "false"
          },
          "C0_BANK_GROUP_WIDTH": {
            "value": "2"
          },
          "C0_BANK_WIDTH": {
            "value": "2"
          },
          "C0_BURST_LENGTH": {
            "value": "8"
          },
          "C0_CAS_LATENCY": {
            "value": "17"
          },
          "C0_CAS_WRITE_LATENCY": {
            "value": "12"
          },
          "C0_CL": {
            "value": "0"
          },
          "C0_COLUMN_WIDTH": {
            "value": "10"
          },
          "C0_CWL": {
            "value": "0"
          },
          "C0_ControllerType": {
            "value": "DDR4_SDRAM"
          },
          "C0_DATA_WIDTH": {
            "value": "72"
          },
          "C0_DDR_SAXI_ADDR_WIDTH": {
            "value": "34"
          },
          "C0_DDR_SAXI_BASEADDR": {
            "value": "0x0000000000000000"
          },
          "C0_DDR_SAXI_DATA_WIDTH": {
            "value": "512"
          },
          "C0_DDR_SAXI_HIGHADDR": {
            "value": "0x0000000400000000"
          },
          "C0_MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3"
          },
          "C0_MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK"
          },
          "C0_Mem_Add_Map": {
            "value": "ROW_COLUMN_BANK"
          },
          "C0_NAME": {
            "value": "dynamic_region_memory_subsystem_memory_ddr4_mem00"
          },
          "C0_Ordering": {
            "value": "Normal"
          },
          "C0_RANK_WIDTH": {
            "value": "1"
          },
          "C0_ROW_WIDTH": {
            "value": "17"
          },
          "C0_SIZE": {
            "value": "16GB"
          },
          "C0_TIMEPERIOD_PS": {
            "value": "833"
          },
          "C0_TYPE": {
            "value": "ddr4"
          },
          "C0_tCK": {
            "value": "833"
          },
          "C0_tCKE": {
            "value": "0"
          },
          "C0_tFAW": {
            "value": "16"
          },
          "C0_tMRD": {
            "value": "2"
          },
          "C0_tRAS": {
            "value": "39"
          },
          "C0_tRCD": {
            "value": "17"
          },
          "C0_tREFI": {
            "value": "9363"
          },
          "C0_tRFC": {
            "value": "421"
          },
          "C0_tRP": {
            "value": "17"
          },
          "C0_tRRD_L": {
            "value": "6"
          },
          "C0_tRRD_S": {
            "value": "4"
          },
          "C0_tRTP": {
            "value": "10"
          },
          "C0_tWR": {
            "value": "19"
          },
          "C0_tWTR_L": {
            "value": "10"
          },
          "C0_tWTR_S": {
            "value": "4"
          },
          "C0_tXPR": {
            "value": "109"
          },
          "C0_tZQCS": {
            "value": "128"
          },
          "C0_tZQI": {
            "value": "0"
          },
          "C0_tZQINIT": {
            "value": "256"
          },
          "C_NUMBER_OF_GLOBAL_MEMORIES": {
            "value": "1"
          }
        }
      },
      "sim_ddr_2": {
        "vlnv": "xilinx.com:user:sim_ddr:1.0",
        "xci_name": "emu_sim_ddr_2_0",
        "parameters": {
          "C0_A00_BASE_ADDR": {
            "value": "0x0"
          },
          "C0_A00_HIGH_ADDR": {
            "value": "0x0000000400000000"
          },
          "C0_ADDR_WIDTH": {
            "value": "17"
          },
          "C0_APP_ADDR_WIDTH": {
            "value": "31"
          },
          "C0_APP_DATA_WIDTH": {
            "value": "512"
          },
          "C0_AXI_ADDR_WIDTH": {
            "value": "34"
          },
          "C0_AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG"
          },
          "C0_AXI_DATA_WIDTH": {
            "value": "512"
          },
          "C0_AXI_ID_WIDTH": {
            "value": "1"
          },
          "C0_AutoPrecharge": {
            "value": "false"
          },
          "C0_AxiNarrowBurst": {
            "value": "false"
          },
          "C0_BANK_GROUP_WIDTH": {
            "value": "2"
          },
          "C0_BANK_WIDTH": {
            "value": "2"
          },
          "C0_BURST_LENGTH": {
            "value": "8"
          },
          "C0_CAS_LATENCY": {
            "value": "17"
          },
          "C0_CAS_WRITE_LATENCY": {
            "value": "12"
          },
          "C0_CL": {
            "value": "0"
          },
          "C0_COLUMN_WIDTH": {
            "value": "10"
          },
          "C0_CWL": {
            "value": "0"
          },
          "C0_ControllerType": {
            "value": "DDR4_SDRAM"
          },
          "C0_DATA_WIDTH": {
            "value": "72"
          },
          "C0_DDR_SAXI_ADDR_WIDTH": {
            "value": "34"
          },
          "C0_DDR_SAXI_BASEADDR": {
            "value": "0x0000000000000000"
          },
          "C0_DDR_SAXI_DATA_WIDTH": {
            "value": "512"
          },
          "C0_DDR_SAXI_HIGHADDR": {
            "value": "0x0000000400000000"
          },
          "C0_MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3"
          },
          "C0_MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK"
          },
          "C0_Mem_Add_Map": {
            "value": "ROW_COLUMN_BANK"
          },
          "C0_NAME": {
            "value": "dynamic_region_memory_subsystem_memory_ddr4_mem01"
          },
          "C0_Ordering": {
            "value": "Normal"
          },
          "C0_RANK_WIDTH": {
            "value": "1"
          },
          "C0_ROW_WIDTH": {
            "value": "17"
          },
          "C0_SIZE": {
            "value": "16GB"
          },
          "C0_TIMEPERIOD_PS": {
            "value": "833"
          },
          "C0_TYPE": {
            "value": "ddr4"
          },
          "C0_tCK": {
            "value": "833"
          },
          "C0_tCKE": {
            "value": "0"
          },
          "C0_tFAW": {
            "value": "16"
          },
          "C0_tMRD": {
            "value": "2"
          },
          "C0_tRAS": {
            "value": "39"
          },
          "C0_tRCD": {
            "value": "17"
          },
          "C0_tREFI": {
            "value": "9363"
          },
          "C0_tRFC": {
            "value": "421"
          },
          "C0_tRP": {
            "value": "17"
          },
          "C0_tRRD_L": {
            "value": "6"
          },
          "C0_tRRD_S": {
            "value": "4"
          },
          "C0_tRTP": {
            "value": "10"
          },
          "C0_tWR": {
            "value": "19"
          },
          "C0_tWTR_L": {
            "value": "10"
          },
          "C0_tWTR_S": {
            "value": "4"
          },
          "C0_tXPR": {
            "value": "109"
          },
          "C0_tZQCS": {
            "value": "128"
          },
          "C0_tZQI": {
            "value": "0"
          },
          "C0_tZQINIT": {
            "value": "256"
          },
          "C_NUMBER_OF_GLOBAL_MEMORIES": {
            "value": "1"
          }
        }
      },
      "sim_ddr_3": {
        "vlnv": "xilinx.com:user:sim_ddr:1.0",
        "xci_name": "emu_sim_ddr_3_0",
        "parameters": {
          "C0_A00_BASE_ADDR": {
            "value": "0x0"
          },
          "C0_A00_HIGH_ADDR": {
            "value": "0x0000000400000000"
          },
          "C0_ADDR_WIDTH": {
            "value": "17"
          },
          "C0_APP_ADDR_WIDTH": {
            "value": "31"
          },
          "C0_APP_DATA_WIDTH": {
            "value": "512"
          },
          "C0_AXI_ADDR_WIDTH": {
            "value": "34"
          },
          "C0_AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG"
          },
          "C0_AXI_DATA_WIDTH": {
            "value": "512"
          },
          "C0_AXI_ID_WIDTH": {
            "value": "1"
          },
          "C0_AutoPrecharge": {
            "value": "false"
          },
          "C0_AxiNarrowBurst": {
            "value": "false"
          },
          "C0_BANK_GROUP_WIDTH": {
            "value": "2"
          },
          "C0_BANK_WIDTH": {
            "value": "2"
          },
          "C0_BURST_LENGTH": {
            "value": "8"
          },
          "C0_CAS_LATENCY": {
            "value": "17"
          },
          "C0_CAS_WRITE_LATENCY": {
            "value": "12"
          },
          "C0_CL": {
            "value": "0"
          },
          "C0_COLUMN_WIDTH": {
            "value": "10"
          },
          "C0_CWL": {
            "value": "0"
          },
          "C0_ControllerType": {
            "value": "DDR4_SDRAM"
          },
          "C0_DATA_WIDTH": {
            "value": "72"
          },
          "C0_DDR_SAXI_ADDR_WIDTH": {
            "value": "34"
          },
          "C0_DDR_SAXI_BASEADDR": {
            "value": "0x0000000000000000"
          },
          "C0_DDR_SAXI_DATA_WIDTH": {
            "value": "512"
          },
          "C0_DDR_SAXI_HIGHADDR": {
            "value": "0x0000000400000000"
          },
          "C0_MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3"
          },
          "C0_MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK"
          },
          "C0_Mem_Add_Map": {
            "value": "ROW_COLUMN_BANK"
          },
          "C0_NAME": {
            "value": "dynamic_region_memory_subsystem_memory_ddr4_mem02"
          },
          "C0_Ordering": {
            "value": "Normal"
          },
          "C0_RANK_WIDTH": {
            "value": "1"
          },
          "C0_ROW_WIDTH": {
            "value": "17"
          },
          "C0_SIZE": {
            "value": "16GB"
          },
          "C0_TIMEPERIOD_PS": {
            "value": "833"
          },
          "C0_TYPE": {
            "value": "ddr4"
          },
          "C0_tCK": {
            "value": "833"
          },
          "C0_tCKE": {
            "value": "0"
          },
          "C0_tFAW": {
            "value": "16"
          },
          "C0_tMRD": {
            "value": "2"
          },
          "C0_tRAS": {
            "value": "39"
          },
          "C0_tRCD": {
            "value": "17"
          },
          "C0_tREFI": {
            "value": "9363"
          },
          "C0_tRFC": {
            "value": "421"
          },
          "C0_tRP": {
            "value": "17"
          },
          "C0_tRRD_L": {
            "value": "6"
          },
          "C0_tRRD_S": {
            "value": "4"
          },
          "C0_tRTP": {
            "value": "10"
          },
          "C0_tWR": {
            "value": "19"
          },
          "C0_tWTR_L": {
            "value": "10"
          },
          "C0_tWTR_S": {
            "value": "4"
          },
          "C0_tXPR": {
            "value": "109"
          },
          "C0_tZQCS": {
            "value": "128"
          },
          "C0_tZQI": {
            "value": "0"
          },
          "C0_tZQINIT": {
            "value": "256"
          },
          "C_NUMBER_OF_GLOBAL_MEMORIES": {
            "value": "1"
          }
        }
      },
      "slr0": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "m00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "m00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "slowest_sync_clk1": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in1": {
            "type": "rst",
            "direction": "I"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "icn_pass_0": {
            "vlnv": "xilinx.com:xilinx:xtlm_simple_interconnect:1.0",
            "xci_name": "emu_icn_pass_0_0",
            "parameters": {
              "C_M00_AXI_ADDR_WIDTH": {
                "value": "64"
              },
              "C_NUM_MI": {
                "value": "1"
              },
              "C_NUM_SI": {
                "value": "1"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          },
          "psr_kernel_clk_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "emu_psr_kernel_clk_0_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          },
          "psr_kernel2_clk_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "emu_psr_kernel2_clk_0_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          },
          "interconnect_axilite_user_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "emu_interconnect_axilite_user_0_0",
            "parameters": {
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "interconnect_axilite_user_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_interconnect_axilite_user_0": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "interconnect_axilite_user_0_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "interconnect_axilite_user_0_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              }
            }
          },
          "to_delete_kernel_ctrl_0": {
            "vlnv": "xilinx.com:user:sim_axilite_slave:1.0",
            "xci_name": "emu_to_delete_kernel_ctrl_0_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          }
        },
        "interface_nets": {
          "interconnect_axilite_0_M00_AXI": {
            "interface_ports": [
              "interconnect_axilite_user_0/M00_AXI",
              "to_delete_kernel_ctrl_0/S00_AXI"
            ]
          },
          "xtlm_simple_intercon_0_ICN_S_AXI_0_AXI": {
            "interface_ports": [
              "S00_AXI",
              "icn_pass_0/S00_AXI"
            ]
          },
          "xtlm_simple_intercon_0_ICN_M_AXI_0_AXI": {
            "interface_ports": [
              "M00_AXI",
              "icn_pass_0/M00_AXI"
            ]
          },
          "connect_to_es_cu_M01_AXI": {
            "interface_ports": [
              "S00_AXI1",
              "interconnect_axilite_user_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "ui_clk_clk": {
            "ports": [
              "m00_axi_aclk",
              "icn_pass_0/m00_axi_aclk",
              "icn_pass_0/s00_axi_aclk"
            ]
          },
          "ui_clk_sync_rst": {
            "ports": [
              "m00_axi_aresetn",
              "icn_pass_0/m00_axi_aresetn",
              "icn_pass_0/s00_axi_aresetn"
            ]
          },
          "slowest_sync_clk_0_1": {
            "ports": [
              "slowest_sync_clk",
              "psr_kernel_clk_0/slowest_sync_clk"
            ]
          },
          "ext_reset_in_0_1": {
            "ports": [
              "ext_reset_in",
              "psr_kernel_clk_0/ext_reset_in"
            ]
          },
          "slowest_sync_clk_2_1": {
            "ports": [
              "slowest_sync_clk1",
              "psr_kernel2_clk_0/slowest_sync_clk"
            ]
          },
          "ext_reset_in_2_1": {
            "ports": [
              "ext_reset_in1",
              "psr_kernel2_clk_0/ext_reset_in"
            ]
          },
          "slowest_sync_clk_1_1": {
            "ports": [
              "s00_axi_aclk",
              "to_delete_kernel_ctrl_0/s00_axi_aclk",
              "interconnect_axilite_user_0/M00_ACLK",
              "interconnect_axilite_user_0/S00_ACLK",
              "interconnect_axilite_user_0/ACLK"
            ]
          },
          "ext_reset_in_1_1": {
            "ports": [
              "M00_ARESETN",
              "interconnect_axilite_user_0/M00_ARESETN",
              "interconnect_axilite_user_0/S00_ARESETN",
              "to_delete_kernel_ctrl_0/s00_axi_aresetn",
              "interconnect_axilite_user_0/ARESETN"
            ]
          }
        }
      },
      "slr1": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "m00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "m00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "slowest_sync_clk1": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in1": {
            "type": "rst",
            "direction": "I"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "icn_pass_1": {
            "vlnv": "xilinx.com:xilinx:xtlm_simple_interconnect:1.0",
            "xci_name": "emu_icn_pass_1_0",
            "parameters": {
              "C_M00_AXI_ADDR_WIDTH": {
                "value": "64"
              },
              "C_NUM_MI": {
                "value": "1"
              },
              "C_NUM_SI": {
                "value": "1"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          },
          "icn_pass_2": {
            "vlnv": "xilinx.com:xilinx:xtlm_simple_interconnect:1.0",
            "xci_name": "emu_icn_pass_2_0",
            "parameters": {
              "C_M00_AXI_ADDR_WIDTH": {
                "value": "64"
              },
              "C_NUM_MI": {
                "value": "1"
              },
              "C_NUM_SI": {
                "value": "1"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            }
          },
          "psr_kernel_clk_1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "emu_psr_kernel_clk_1_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          },
          "psr_kernel2_clk_1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "emu_psr_kernel2_clk_1_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          },
          "interconnect_axilite_user_1": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "emu_interconnect_axilite_user_1_0",
            "parameters": {
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "interconnect_axilite_user_1_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_interconnect_axilite_user_1": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "interconnect_axilite_user_1_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "interconnect_axilite_user_1_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              }
            }
          },
          "to_delete_kernel_ctrl_1": {
            "vlnv": "xilinx.com:user:sim_axilite_slave:1.0",
            "xci_name": "emu_to_delete_kernel_ctrl_1_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          }
        },
        "interface_nets": {
          "interconnect_axilite_1_M00_AXI": {
            "interface_ports": [
              "interconnect_axilite_user_1/M00_AXI",
              "to_delete_kernel_ctrl_1/S00_AXI"
            ]
          },
          "xtlm_simple_intercon_0_ICN_M_AXI_2_AXI": {
            "interface_ports": [
              "M00_AXI1",
              "icn_pass_2/M00_AXI"
            ]
          },
          "xtlm_simple_intercon_0_ICN_S_AXI_2_AXI": {
            "interface_ports": [
              "S00_AXI1",
              "icn_pass_2/S00_AXI"
            ]
          },
          "xtlm_simple_intercon_0_ICN_M_AXI_1_AXI": {
            "interface_ports": [
              "M00_AXI",
              "icn_pass_1/M00_AXI"
            ]
          },
          "xtlm_simple_intercon_0_ICN_S_AXI_1_AXI": {
            "interface_ports": [
              "S00_AXI",
              "icn_pass_1/S00_AXI"
            ]
          },
          "connect_to_es_cu_M02_AXI": {
            "interface_ports": [
              "S00_AXI2",
              "interconnect_axilite_user_1/S00_AXI"
            ]
          }
        },
        "nets": {
          "ui_clk_clk": {
            "ports": [
              "m00_axi_aclk",
              "icn_pass_1/m00_axi_aclk",
              "icn_pass_2/m00_axi_aclk",
              "icn_pass_2/s00_axi_aclk",
              "icn_pass_1/s00_axi_aclk"
            ]
          },
          "ui_clk_sync_rst": {
            "ports": [
              "m00_axi_aresetn",
              "icn_pass_1/m00_axi_aresetn",
              "icn_pass_2/m00_axi_aresetn",
              "icn_pass_2/s00_axi_aresetn",
              "icn_pass_1/s00_axi_aresetn"
            ]
          },
          "slowest_sync_clk_0_1": {
            "ports": [
              "slowest_sync_clk",
              "psr_kernel_clk_1/slowest_sync_clk"
            ]
          },
          "ext_reset_in_0_1": {
            "ports": [
              "ext_reset_in",
              "psr_kernel_clk_1/ext_reset_in"
            ]
          },
          "slowest_sync_clk_2_1": {
            "ports": [
              "slowest_sync_clk1",
              "psr_kernel2_clk_1/slowest_sync_clk"
            ]
          },
          "ext_reset_in_2_1": {
            "ports": [
              "ext_reset_in1",
              "psr_kernel2_clk_1/ext_reset_in"
            ]
          },
          "slowest_sync_clk_1_1": {
            "ports": [
              "s00_axi_aclk",
              "to_delete_kernel_ctrl_1/s00_axi_aclk",
              "interconnect_axilite_user_1/M00_ACLK",
              "interconnect_axilite_user_1/S00_ACLK",
              "interconnect_axilite_user_1/ACLK"
            ]
          },
          "ext_reset_in_1_1": {
            "ports": [
              "M00_ARESETN",
              "interconnect_axilite_user_1/M00_ARESETN",
              "interconnect_axilite_user_1/S00_ARESETN",
              "to_delete_kernel_ctrl_1/s00_axi_aresetn",
              "interconnect_axilite_user_1/ARESETN"
            ]
          }
        }
      },
      "slr2": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "m00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "m00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "slowest_sync_clk1": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in1": {
            "type": "rst",
            "direction": "I"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "icn_pass_3": {
            "vlnv": "xilinx.com:xilinx:xtlm_simple_interconnect:1.0",
            "xci_name": "emu_icn_pass_3_0",
            "parameters": {
              "C_M00_AXI_ADDR_WIDTH": {
                "value": "64"
              },
              "C_NUM_MI": {
                "value": "1"
              },
              "C_NUM_SI": {
                "value": "1"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR3"
              }
            }
          },
          "psr_kernel_clk_2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "emu_psr_kernel_clk_2_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            }
          },
          "psr_kernel2_clk_2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "emu_psr_kernel2_clk_2_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            }
          },
          "interconnect_axilite_user_2": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "emu_interconnect_axilite_user_2_0",
            "parameters": {
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "interconnect_axilite_user_2_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_interconnect_axilite_user_2": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "interconnect_axilite_user_2_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "interconnect_axilite_user_2_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              }
            }
          },
          "to_delete_kernel_ctrl_2": {
            "vlnv": "xilinx.com:user:sim_axilite_slave:1.0",
            "xci_name": "emu_to_delete_kernel_ctrl_2_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            }
          }
        },
        "interface_nets": {
          "xtlm_simple_intercon_0_ICN_S_AXI_3_AXI": {
            "interface_ports": [
              "S00_AXI",
              "icn_pass_3/S00_AXI"
            ]
          },
          "xtlm_simple_intercon_0_ICN_M_AXI_3_AXI": {
            "interface_ports": [
              "M00_AXI",
              "icn_pass_3/M00_AXI"
            ]
          },
          "connect_to_es_cu_M03_AXI": {
            "interface_ports": [
              "S00_AXI1",
              "interconnect_axilite_user_2/S00_AXI"
            ]
          },
          "interconnect_axilite_2_M00_AXI": {
            "interface_ports": [
              "interconnect_axilite_user_2/M00_AXI",
              "to_delete_kernel_ctrl_2/S00_AXI"
            ]
          }
        },
        "nets": {
          "ui_clk_clk": {
            "ports": [
              "m00_axi_aclk",
              "icn_pass_3/m00_axi_aclk",
              "icn_pass_3/s00_axi_aclk"
            ]
          },
          "ui_clk_sync_rst": {
            "ports": [
              "m00_axi_aresetn",
              "icn_pass_3/m00_axi_aresetn",
              "icn_pass_3/s00_axi_aresetn"
            ]
          },
          "slowest_sync_clk_0_1": {
            "ports": [
              "slowest_sync_clk",
              "psr_kernel_clk_2/slowest_sync_clk"
            ]
          },
          "ext_reset_in_0_1": {
            "ports": [
              "ext_reset_in",
              "psr_kernel_clk_2/ext_reset_in"
            ]
          },
          "slowest_sync_clk_2_1": {
            "ports": [
              "slowest_sync_clk1",
              "psr_kernel2_clk_2/slowest_sync_clk"
            ]
          },
          "ext_reset_in_2_1": {
            "ports": [
              "ext_reset_in1",
              "psr_kernel2_clk_2/ext_reset_in"
            ]
          },
          "slowest_sync_clk_1_1": {
            "ports": [
              "s00_axi_aclk",
              "to_delete_kernel_ctrl_2/s00_axi_aclk",
              "interconnect_axilite_user_2/M00_ACLK",
              "interconnect_axilite_user_2/S00_ACLK",
              "interconnect_axilite_user_2/ACLK"
            ]
          },
          "ext_reset_in_1_1": {
            "ports": [
              "M00_ARESETN",
              "interconnect_axilite_user_2/M00_ARESETN",
              "interconnect_axilite_user_2/S00_ARESETN",
              "to_delete_kernel_ctrl_2/s00_axi_aresetn",
              "interconnect_axilite_user_2/ARESETN"
            ]
          }
        }
      },
      "interrupt_concat": {
        "ports": {
          "In0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "xlconcat_interrupt_dout": {
            "direction": "O",
            "left": "127",
            "right": "0"
          }
        },
        "components": {
          "xlconcat_interrupt": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "emu_xlconcat_interrupt_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "xlconcat_interrupt_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "emu_xlconcat_interrupt_0_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              }
            }
          },
          "xlconcat_interrupt_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "emu_xlconcat_interrupt_1_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              }
            }
          },
          "xlconcat_interrupt_2": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "emu_xlconcat_interrupt_2_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              }
            }
          },
          "xlconcat_interrupt_3": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "emu_xlconcat_interrupt_3_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              }
            }
          },
          "xlconstant_gnd": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "emu_xlconstant_gnd_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          }
        },
        "nets": {
          "In0_1": {
            "ports": [
              "In0",
              "xlconcat_interrupt_0/In0"
            ]
          },
          "xlconcat_interrupt_0_dout": {
            "ports": [
              "xlconcat_interrupt_0/dout",
              "xlconcat_interrupt/In0"
            ]
          },
          "xlconcat_interrupt_1_dout": {
            "ports": [
              "xlconcat_interrupt_1/dout",
              "xlconcat_interrupt/In1"
            ]
          },
          "xlconcat_interrupt_2_dout": {
            "ports": [
              "xlconcat_interrupt_2/dout",
              "xlconcat_interrupt/In2"
            ]
          },
          "xlconcat_interrupt_3_dout": {
            "ports": [
              "xlconcat_interrupt_3/dout",
              "xlconcat_interrupt/In3"
            ]
          },
          "xlconcat_interrupt_dout": {
            "ports": [
              "xlconcat_interrupt/dout",
              "xlconcat_interrupt_dout"
            ]
          },
          "xlconstant_gnd_dout": {
            "ports": [
              "xlconstant_gnd/dout",
              "xlconcat_interrupt_0/In1",
              "xlconcat_interrupt_0/In2",
              "xlconcat_interrupt_0/In3",
              "xlconcat_interrupt_0/In4",
              "xlconcat_interrupt_0/In5",
              "xlconcat_interrupt_0/In6",
              "xlconcat_interrupt_0/In7",
              "xlconcat_interrupt_0/In8",
              "xlconcat_interrupt_0/In9",
              "xlconcat_interrupt_0/In10",
              "xlconcat_interrupt_0/In11",
              "xlconcat_interrupt_0/In12",
              "xlconcat_interrupt_0/In13",
              "xlconcat_interrupt_0/In14",
              "xlconcat_interrupt_0/In15",
              "xlconcat_interrupt_0/In16",
              "xlconcat_interrupt_0/In17",
              "xlconcat_interrupt_0/In18",
              "xlconcat_interrupt_0/In19",
              "xlconcat_interrupt_0/In20",
              "xlconcat_interrupt_0/In21",
              "xlconcat_interrupt_0/In22",
              "xlconcat_interrupt_0/In23",
              "xlconcat_interrupt_0/In24",
              "xlconcat_interrupt_0/In25",
              "xlconcat_interrupt_0/In26",
              "xlconcat_interrupt_0/In27",
              "xlconcat_interrupt_0/In28",
              "xlconcat_interrupt_0/In29",
              "xlconcat_interrupt_0/In30",
              "xlconcat_interrupt_0/In31",
              "xlconcat_interrupt_1/In0",
              "xlconcat_interrupt_1/In1",
              "xlconcat_interrupt_1/In2",
              "xlconcat_interrupt_1/In3",
              "xlconcat_interrupt_1/In4",
              "xlconcat_interrupt_1/In5",
              "xlconcat_interrupt_1/In6",
              "xlconcat_interrupt_1/In7",
              "xlconcat_interrupt_1/In8",
              "xlconcat_interrupt_1/In9",
              "xlconcat_interrupt_1/In10",
              "xlconcat_interrupt_1/In11",
              "xlconcat_interrupt_1/In12",
              "xlconcat_interrupt_1/In13",
              "xlconcat_interrupt_1/In14",
              "xlconcat_interrupt_1/In15",
              "xlconcat_interrupt_1/In16",
              "xlconcat_interrupt_1/In17",
              "xlconcat_interrupt_1/In18",
              "xlconcat_interrupt_1/In19",
              "xlconcat_interrupt_1/In20",
              "xlconcat_interrupt_1/In21",
              "xlconcat_interrupt_1/In22",
              "xlconcat_interrupt_1/In23",
              "xlconcat_interrupt_1/In24",
              "xlconcat_interrupt_1/In25",
              "xlconcat_interrupt_1/In26",
              "xlconcat_interrupt_1/In27",
              "xlconcat_interrupt_1/In28",
              "xlconcat_interrupt_1/In29",
              "xlconcat_interrupt_1/In30",
              "xlconcat_interrupt_1/In31",
              "xlconcat_interrupt_2/In0",
              "xlconcat_interrupt_2/In1",
              "xlconcat_interrupt_2/In2",
              "xlconcat_interrupt_2/In3",
              "xlconcat_interrupt_2/In4",
              "xlconcat_interrupt_2/In5",
              "xlconcat_interrupt_2/In6",
              "xlconcat_interrupt_2/In7",
              "xlconcat_interrupt_2/In8",
              "xlconcat_interrupt_2/In9",
              "xlconcat_interrupt_2/In10",
              "xlconcat_interrupt_2/In11",
              "xlconcat_interrupt_2/In12",
              "xlconcat_interrupt_2/In13",
              "xlconcat_interrupt_2/In14",
              "xlconcat_interrupt_2/In15",
              "xlconcat_interrupt_2/In16",
              "xlconcat_interrupt_2/In17",
              "xlconcat_interrupt_2/In18",
              "xlconcat_interrupt_2/In19",
              "xlconcat_interrupt_2/In20",
              "xlconcat_interrupt_2/In21",
              "xlconcat_interrupt_2/In22",
              "xlconcat_interrupt_2/In23",
              "xlconcat_interrupt_2/In24",
              "xlconcat_interrupt_2/In25",
              "xlconcat_interrupt_2/In26",
              "xlconcat_interrupt_2/In27",
              "xlconcat_interrupt_2/In28",
              "xlconcat_interrupt_2/In29",
              "xlconcat_interrupt_2/In30",
              "xlconcat_interrupt_2/In31",
              "xlconcat_interrupt_3/In0",
              "xlconcat_interrupt_3/In1",
              "xlconcat_interrupt_3/In2",
              "xlconcat_interrupt_3/In3",
              "xlconcat_interrupt_3/In4",
              "xlconcat_interrupt_3/In5",
              "xlconcat_interrupt_3/In6",
              "xlconcat_interrupt_3/In7",
              "xlconcat_interrupt_3/In8",
              "xlconcat_interrupt_3/In9",
              "xlconcat_interrupt_3/In10",
              "xlconcat_interrupt_3/In11",
              "xlconcat_interrupt_3/In12",
              "xlconcat_interrupt_3/In13",
              "xlconcat_interrupt_3/In14",
              "xlconcat_interrupt_3/In15",
              "xlconcat_interrupt_3/In16",
              "xlconcat_interrupt_3/In17",
              "xlconcat_interrupt_3/In18",
              "xlconcat_interrupt_3/In19",
              "xlconcat_interrupt_3/In20",
              "xlconcat_interrupt_3/In21",
              "xlconcat_interrupt_3/In22",
              "xlconcat_interrupt_3/In23",
              "xlconcat_interrupt_3/In24",
              "xlconcat_interrupt_3/In25",
              "xlconcat_interrupt_3/In26",
              "xlconcat_interrupt_3/In27",
              "xlconcat_interrupt_3/In28",
              "xlconcat_interrupt_3/In29",
              "xlconcat_interrupt_3/In30",
              "xlconcat_interrupt_3/In31"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "memory_subsystem_M00_AXI": {
        "interface_ports": [
          "memory_subsystem/M00_AXI",
          "sim_ddr_0/C0_DDR_SAXI"
        ]
      },
      "xtlm_simple_intercon_0_ICN_S_AXI_0_AXI": {
        "interface_ports": [
          "slr0/S00_AXI",
          "xtlm_simple_intercon_0/M00_AXI"
        ]
      },
      "xtlm_simple_intercon_0_ICN_M_AXI_0_AXI": {
        "interface_ports": [
          "memory_subsystem/S00_AXI",
          "slr0/M00_AXI"
        ]
      },
      "xtlm_simple_intercon_0_ICN_M_AXI_1_AXI": {
        "interface_ports": [
          "memory_subsystem/S01_AXI",
          "slr1/M00_AXI"
        ]
      },
      "memory_subsystem_M01_AXI": {
        "interface_ports": [
          "memory_subsystem/M01_AXI",
          "static_region/C0_DDR_SAXI_0"
        ]
      },
      "xtlm_simple_intercon_0_ICN_S_AXI_1_AXI": {
        "interface_ports": [
          "slr1/S00_AXI",
          "xtlm_simple_intercon_0/M01_AXI"
        ]
      },
      "xtlm_simple_intercon_0_ICN_M_AXI_2_AXI": {
        "interface_ports": [
          "memory_subsystem/S02_AXI",
          "slr1/M00_AXI1"
        ]
      },
      "xtlm_simple_intercon_0_ICN_S_AXI_2_AXI": {
        "interface_ports": [
          "slr1/S00_AXI1",
          "xtlm_simple_intercon_0/M02_AXI"
        ]
      },
      "memory_subsystem_M02_AXI": {
        "interface_ports": [
          "memory_subsystem/M02_AXI",
          "sim_ddr_2/C0_DDR_SAXI"
        ]
      },
      "xtlm_simple_intercon_0_ICN_M_AXI_3_AXI": {
        "interface_ports": [
          "memory_subsystem/S03_AXI",
          "slr2/M00_AXI"
        ]
      },
      "xtlm_simple_intercon_0_ICN_S_AXI_3_AXI": {
        "interface_ports": [
          "slr2/S00_AXI",
          "xtlm_simple_intercon_0/M03_AXI"
        ]
      },
      "connect_to_es_cu_M01_AXI": {
        "interface_ports": [
          "slr0/S00_AXI1",
          "static_region/userpf_control_M_AXI_slr0"
        ]
      },
      "static_region_data_M_AXI_0": {
        "interface_ports": [
          "xtlm_simple_intercon_0/S00_AXI",
          "static_region/data_M_AXI_0"
        ]
      },
      "connect_to_es_cu_M03_AXI": {
        "interface_ports": [
          "slr2/S00_AXI1",
          "static_region/userpf_control_M_AXI_slr2"
        ]
      },
      "connect_to_es_cu_M02_AXI": {
        "interface_ports": [
          "slr1/S00_AXI2",
          "static_region/userpf_control_M_AXI_slr1"
        ]
      },
      "memory_subsystem_M03_AXI": {
        "interface_ports": [
          "memory_subsystem/M03_AXI",
          "sim_ddr_3/C0_DDR_SAXI"
        ]
      }
    },
    "nets": {
      "ext_reset_in_0_1": {
        "ports": [
          "kernel_clk/sync_rst",
          "slr0/ext_reset_in",
          "slr1/ext_reset_in",
          "slr2/ext_reset_in"
        ]
      },
      "ext_reset_in_1_1": {
        "ports": [
          "static_region/dma_pcie_arst",
          "xtlm_simple_intercon_0/s00_axi_aresetn",
          "slr0/M00_ARESETN",
          "slr1/M00_ARESETN",
          "slr2/M00_ARESETN"
        ]
      },
      "ext_reset_in_2_1": {
        "ports": [
          "kernel2_clk/sync_rst",
          "slr0/ext_reset_in1",
          "slr1/ext_reset_in1",
          "slr2/ext_reset_in1"
        ]
      },
      "slowest_sync_clk_0_1": {
        "ports": [
          "kernel_clk/clk",
          "slr0/slowest_sync_clk",
          "slr1/slowest_sync_clk",
          "slr2/slowest_sync_clk"
        ]
      },
      "slowest_sync_clk_1_1": {
        "ports": [
          "static_region/dma_pcie_aclk",
          "xtlm_simple_intercon_0/s00_axi_aclk",
          "slr0/s00_axi_aclk",
          "slr1/s00_axi_aclk",
          "slr2/s00_axi_aclk"
        ]
      },
      "slowest_sync_clk_2_1": {
        "ports": [
          "kernel2_clk/clk",
          "slr0/slowest_sync_clk1",
          "slr1/slowest_sync_clk1",
          "slr2/slowest_sync_clk1"
        ]
      },
      "ui_clk_clk": {
        "ports": [
          "static_region/ddr_default_clk_0",
          "memory_subsystem/aclk",
          "xtlm_simple_intercon_0/m00_axi_aclk",
          "xtlm_simple_intercon_0/m01_axi_aclk",
          "xtlm_simple_intercon_0/m02_axi_aclk",
          "xtlm_simple_intercon_0/m03_axi_aclk",
          "sim_ddr_0/c0_ddr_saxi_aclk",
          "sim_ddr_0/c0_ui_clk",
          "sim_ddr_0/s_xdma_axi_aclk",
          "sim_ddr_2/c0_ddr_saxi_aclk",
          "sim_ddr_2/c0_ui_clk",
          "sim_ddr_2/s_xdma_axi_aclk",
          "sim_ddr_3/c0_ddr_saxi_aclk",
          "sim_ddr_3/c0_ui_clk",
          "sim_ddr_3/s_xdma_axi_aclk",
          "slr0/m00_axi_aclk",
          "slr1/m00_axi_aclk",
          "slr2/m00_axi_aclk"
        ]
      },
      "ui_clk_sync_rst": {
        "ports": [
          "static_region/ddr_default_rst_0",
          "memory_subsystem/aresetn",
          "xtlm_simple_intercon_0/m00_axi_aresetn",
          "xtlm_simple_intercon_0/m01_axi_aresetn",
          "xtlm_simple_intercon_0/m02_axi_aresetn",
          "xtlm_simple_intercon_0/m03_axi_aresetn",
          "sim_ddr_0/c0_ddr_saxi_aresetn",
          "sim_ddr_0/s_xdma_axi_aresetn",
          "sim_ddr_2/c0_ddr_saxi_aresetn",
          "sim_ddr_2/s_xdma_axi_aresetn",
          "sim_ddr_3/c0_ddr_saxi_aresetn",
          "sim_ddr_3/s_xdma_axi_aresetn",
          "slr0/m00_axi_aresetn",
          "slr1/m00_axi_aresetn",
          "slr2/m00_axi_aresetn"
        ]
      },
      "irq_cu_1": {
        "ports": [
          "interrupt_concat/xlconcat_interrupt_dout",
          "static_region/irq_cu"
        ]
      }
    },
    "addressing": {
      "/static_region/embedded_schedular/CuDmaController_0": {
        "address_spaces": {
          "Data_m_axi_CQDma": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/static_region/embedded_schedular/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_embedded_scheduler_hw_0_reg0": {
                "address_block": "/static_region/embedded_schedular/embedded_scheduler_hw_0/host/reg0",
                "offset": "0x00180000",
                "range": "4K"
              },
              "SEG_sim_embedded_scheduler_sw_0_saxi_lite_cq_reg": {
                "address_block": "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/saxi_lite_cq/saxi_lite_cq_reg",
                "offset": "0x00190000",
                "range": "64K"
              }
            }
          },
          "Data_m_axi_CUDma": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/static_region/embedded_schedular/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_embedded_scheduler_hw_0_reg0": {
                "address_block": "/static_region/embedded_schedular/embedded_scheduler_hw_0/host/reg0",
                "offset": "0x00180000",
                "range": "4K"
              },
              "SEG_sim_embedded_scheduler_sw_0_saxi_lite_cq_reg": {
                "address_block": "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/saxi_lite_cq/saxi_lite_cq_reg",
                "offset": "0x00190000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/static_region/embedded_schedular/cuisr_0": {
        "address_spaces": {
          "Data_m_axi_a": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/static_region/embedded_schedular/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_embedded_scheduler_hw_0_reg0": {
                "address_block": "/static_region/embedded_schedular/embedded_scheduler_hw_0/host/reg0",
                "offset": "0x00180000",
                "range": "4K"
              },
              "SEG_sim_embedded_scheduler_sw_0_saxi_lite_cq_reg": {
                "address_block": "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/saxi_lite_cq/saxi_lite_cq_reg",
                "offset": "0x00190000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0": {
        "address_spaces": {
          "maxi_lite_mb": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/static_region/embedded_schedular/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_embedded_scheduler_hw_0_reg0": {
                "address_block": "/static_region/embedded_schedular/embedded_scheduler_hw_0/host/reg0",
                "offset": "0x00180000",
                "range": "4K"
              },
              "SEG_sim_embedded_scheduler_sw_0_saxi_lite_cq_reg": {
                "address_block": "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/saxi_lite_cq/saxi_lite_cq_reg",
                "offset": "0x00190000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/static_region/sim_xdma_0": {
        "address_spaces": {
          "M_AXIMM": {
            "range": "16E",
            "width": "32",
            "segments": {
              "SEG_memory_subsystem_MEM00_AXI_MEM00": {
                "address_block": "/memory_subsystem/S00_AXI/M00_AXI_MEM00",
                "offset": "0x0000000000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_MEM01_AXI_MEM00": {
                "address_block": "/memory_subsystem/S01_AXI/M01_AXI_MEM00",
                "offset": "0x0000000400000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_MEM02_AXI_MEM00": {
                "address_block": "/memory_subsystem/S02_AXI/M02_AXI_MEM00",
                "offset": "0x0000000800000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_MEM03_AXI_MEM00": {
                "address_block": "/memory_subsystem/S03_AXI/M03_AXI_MEM00",
                "offset": "0x0000000C00000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_PLRAM_MEM00": {
                "address_block": "/memory_subsystem/S00_AXI/PLRAM_MEM00",
                "offset": "0x0000001000000000",
                "range": "128K"
              },
              "SEG_memory_subsystem_PLRAM_MEM01": {
                "address_block": "/memory_subsystem/S00_AXI/PLRAM_MEM01",
                "offset": "0x0000001000020000",
                "range": "128K"
              },
              "SEG_memory_subsystem_PLRAM_MEM02": {
                "address_block": "/memory_subsystem/S00_AXI/PLRAM_MEM02",
                "offset": "0x0000001000040000",
                "range": "128K"
              },
              "SEG_memory_subsystem_PLRAM_MEM03": {
                "address_block": "/memory_subsystem/S00_AXI/PLRAM_MEM03",
                "offset": "0x0000001000060000",
                "range": "128K"
              }
            }
          },
          "M_AXICTRL": {
            "range": "16E",
            "width": "32",
            "segments": {
              "SEG_embedded_scheduler_hw_0_reg0": {
                "address_block": "/static_region/embedded_schedular/embedded_scheduler_hw_0/host/reg0",
                "offset": "0x0000000000180000",
                "range": "4K"
              },
              "SEG_sim_embedded_scheduler_sw_0_saxi_lite_cq_reg": {
                "address_block": "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/saxi_lite_cq/saxi_lite_cq_reg",
                "offset": "0x0000000000190000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/memory_subsystem": {
        "address_spaces": {
          "M00_AXI": {
            "range": "64G",
            "width": "32"
          },
          "M01_AXI": {
            "range": "64G",
            "width": "32"
          },
          "M02_AXI": {
            "range": "64G",
            "width": "32"
          },
          "M03_AXI": {
            "range": "64G",
            "width": "32"
          }
        }
      }
    }
  }
}