// Seed: 1477206904
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output id_6,
    output id_7
);
  assign id_6 = id_0;
  specify
    $width(negedge id_8, 1'b0);
    (id_9 => id_10) = (1  : id_9 - (id_8): 1'b0 ? 1 : 1);
    (id_11 => id_12) = 1;
    (id_13 => id_14) = (id_0  : 1 == id_5  : (1 - id_10), id_1  : (id_1 ^ 1) & id_12  : id_9 | 1);
    specparam id_15 = 1'd0 - 1;
  endspecify
endmodule
