// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Upper_inv.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Upper_inv::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Upper_inv::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<30> Upper_inv::ap_ST_fsm_state1 = "1";
const sc_lv<30> Upper_inv::ap_ST_fsm_state2 = "10";
const sc_lv<30> Upper_inv::ap_ST_fsm_state3 = "100";
const sc_lv<30> Upper_inv::ap_ST_fsm_state4 = "1000";
const sc_lv<30> Upper_inv::ap_ST_fsm_pp1_stage0 = "10000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state22 = "100000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state23 = "1000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state24 = "10000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_pp2_stage0 = "100000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_pp2_stage1 = "1000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_pp2_stage2 = "10000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_pp2_stage3 = "100000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_pp2_stage4 = "1000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state35 = "10000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state36 = "100000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state37 = "1000000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state38 = "10000000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state39 = "100000000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state40 = "1000000000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state41 = "10000000000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state42 = "100000000000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state43 = "1000000000000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state44 = "10000000000000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state45 = "100000000000000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state46 = "1000000000000000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state47 = "10000000000000000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state48 = "100000000000000000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state49 = "1000000000000000000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state50 = "10000000000000000000000000000";
const sc_lv<30> Upper_inv::ap_ST_fsm_state51 = "100000000000000000000000000000";
const bool Upper_inv::ap_const_boolean_1 = true;
const sc_lv<32> Upper_inv::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> Upper_inv::ap_const_lv32_4 = "100";
const bool Upper_inv::ap_const_boolean_0 = false;
const sc_lv<1> Upper_inv::ap_const_lv1_0 = "0";
const sc_lv<32> Upper_inv::ap_const_lv32_9 = "1001";
const sc_lv<1> Upper_inv::ap_const_lv1_1 = "1";
const sc_lv<32> Upper_inv::ap_const_lv32_E = "1110";
const sc_lv<32> Upper_inv::ap_const_lv32_1 = "1";
const sc_lv<32> Upper_inv::ap_const_lv32_6 = "110";
const sc_lv<32> Upper_inv::ap_const_lv32_7 = "111";
const sc_lv<32> Upper_inv::ap_const_lv32_8 = "1000";
const sc_lv<32> Upper_inv::ap_const_lv32_C = "1100";
const sc_lv<32> Upper_inv::ap_const_lv32_3 = "11";
const sc_lv<2> Upper_inv::ap_const_lv2_0 = "00";
const sc_lv<32> Upper_inv::ap_const_lv32_2 = "10";
const sc_lv<32> Upper_inv::ap_const_lv32_5 = "101";
const sc_lv<32> Upper_inv::ap_const_lv32_1D = "11101";
const sc_lv<32> Upper_inv::ap_const_lv32_D = "1101";
const sc_lv<32> Upper_inv::ap_const_lv32_3F800000 = "111111100000000000000000000000";
const sc_lv<2> Upper_inv::ap_const_lv2_3 = "11";
const sc_lv<2> Upper_inv::ap_const_lv2_1 = "1";
const sc_lv<5> Upper_inv::ap_const_lv5_1 = "1";
const sc_lv<5> Upper_inv::ap_const_lv5_2 = "10";
const sc_lv<32> Upper_inv::ap_const_lv32_80000000 = "10000000000000000000000000000000";

Upper_inv::Upper_inv(sc_module_name name) : sc_module(name), mVcdFile(0) {
    inverse_top_fadd_bkb_U11 = new inverse_top_fadd_bkb<1,5,32,32,32>("inverse_top_fadd_bkb_U11");
    inverse_top_fadd_bkb_U11->clk(ap_clk);
    inverse_top_fadd_bkb_U11->reset(ap_rst);
    inverse_top_fadd_bkb_U11->din0(sum_0_reg_195);
    inverse_top_fadd_bkb_U11->din1(tmp_s_reg_574);
    inverse_top_fadd_bkb_U11->ce(ap_var_for_const0);
    inverse_top_fadd_bkb_U11->dout(grp_fu_217_p2);
    inverse_top_fmul_cud_U12 = new inverse_top_fmul_cud<1,4,32,32,32>("inverse_top_fmul_cud_U12");
    inverse_top_fmul_cud_U12->clk(ap_clk);
    inverse_top_fmul_cud_U12->reset(ap_rst);
    inverse_top_fmul_cud_U12->din0(U_q0);
    inverse_top_fmul_cud_U12->din1(U_inv_q0);
    inverse_top_fmul_cud_U12->ce(ap_var_for_const0);
    inverse_top_fmul_cud_U12->dout(grp_fu_222_p2);
    inverse_top_fdiv_dEe_U13 = new inverse_top_fdiv_dEe<1,16,32,32,32>("inverse_top_fdiv_dEe_U13");
    inverse_top_fdiv_dEe_U13->clk(ap_clk);
    inverse_top_fdiv_dEe_U13->reset(ap_rst);
    inverse_top_fdiv_dEe_U13->din0(grp_fu_228_p0);
    inverse_top_fdiv_dEe_U13->din1(U_q0);
    inverse_top_fdiv_dEe_U13->ce(ap_var_for_const0);
    inverse_top_fdiv_dEe_U13->dout(grp_fu_228_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_U_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( zext_ln195_fu_321_p1 );
    sensitive << ( U_addr_1_reg_526 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( sext_ln209_fu_439_p1 );
    sensitive << ( ap_CS_fsm_state35 );

    SC_METHOD(thread_U_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_state35 );

    SC_METHOD(thread_U_inv_address0);
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( sext_ln188_fu_275_p1 );
    sensitive << ( sext_ln188_2_fu_296_p1 );
    sensitive << ( sext_ln209_1_fu_449_p1 );

    SC_METHOD(thread_U_inv_address1);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( zext_ln195_reg_497_pp1_iter15_reg );
    sensitive << ( U_inv_addr_6_reg_550 );
    sensitive << ( ap_enable_reg_pp1_iter16 );
    sensitive << ( ap_CS_fsm_state51 );
    sensitive << ( sext_ln188_1_fu_286_p1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_U_inv_ce0);
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_U_inv_ce1);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_enable_reg_pp1_iter16 );
    sensitive << ( ap_CS_fsm_state51 );

    SC_METHOD(thread_U_inv_d0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_U_inv_d1);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_enable_reg_pp1_iter16 );
    sensitive << ( ap_CS_fsm_state51 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( grp_fu_228_p2 );

    SC_METHOD(thread_U_inv_we0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln183_fu_241_p2 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_U_inv_we1);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln183_fu_241_p2 );
    sensitive << ( icmp_ln192_reg_488_pp1_iter15_reg );
    sensitive << ( ap_enable_reg_pp1_iter16 );
    sensitive << ( ap_CS_fsm_state51 );

    SC_METHOD(thread_add_ln188_1_fu_291_p2);
    sensitive << ( sub_ln188_reg_483 );

    SC_METHOD(thread_add_ln188_fu_280_p2);
    sensitive << ( sub_ln188_fu_269_p2 );

    SC_METHOD(thread_add_ln209_1_fu_444_p2);
    sensitive << ( sub_ln209_reg_545 );
    sensitive << ( trunc_ln209_fu_412_p1 );

    SC_METHOD(thread_add_ln209_fu_434_p2);
    sensitive << ( zext_ln211_1_reg_520 );
    sensitive << ( sub_ln209_1_fu_428_p2 );

    SC_METHOD(thread_add_ln211_fu_397_p2);
    sensitive << ( zext_ln211_1_reg_520 );
    sensitive << ( sub_ln209_fu_391_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state22);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state23);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state24);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state35);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state36);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state51);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_pp2_stage0);

    SC_METHOD(thread_ap_block_pp2_stage0_11001);

    SC_METHOD(thread_ap_block_pp2_stage0_subdone);

    SC_METHOD(thread_ap_block_pp2_stage1);

    SC_METHOD(thread_ap_block_pp2_stage1_11001);

    SC_METHOD(thread_ap_block_pp2_stage1_subdone);

    SC_METHOD(thread_ap_block_pp2_stage2_subdone);

    SC_METHOD(thread_ap_block_pp2_stage3_subdone);

    SC_METHOD(thread_ap_block_pp2_stage4);

    SC_METHOD(thread_ap_block_pp2_stage4_11001);

    SC_METHOD(thread_ap_block_pp2_stage4_subdone);

    SC_METHOD(thread_ap_block_state10_pp1_stage0_iter5);

    SC_METHOD(thread_ap_block_state11_pp1_stage0_iter6);

    SC_METHOD(thread_ap_block_state12_pp1_stage0_iter7);

    SC_METHOD(thread_ap_block_state13_pp1_stage0_iter8);

    SC_METHOD(thread_ap_block_state14_pp1_stage0_iter9);

    SC_METHOD(thread_ap_block_state15_pp1_stage0_iter10);

    SC_METHOD(thread_ap_block_state16_pp1_stage0_iter11);

    SC_METHOD(thread_ap_block_state17_pp1_stage0_iter12);

    SC_METHOD(thread_ap_block_state18_pp1_stage0_iter13);

    SC_METHOD(thread_ap_block_state19_pp1_stage0_iter14);

    SC_METHOD(thread_ap_block_state20_pp1_stage0_iter15);

    SC_METHOD(thread_ap_block_state21_pp1_stage0_iter16);

    SC_METHOD(thread_ap_block_state25_pp2_stage0_iter0);

    SC_METHOD(thread_ap_block_state26_pp2_stage1_iter0);

    SC_METHOD(thread_ap_block_state27_pp2_stage2_iter0);

    SC_METHOD(thread_ap_block_state28_pp2_stage3_iter0);

    SC_METHOD(thread_ap_block_state29_pp2_stage4_iter0);

    SC_METHOD(thread_ap_block_state30_pp2_stage0_iter1);

    SC_METHOD(thread_ap_block_state31_pp2_stage1_iter1);

    SC_METHOD(thread_ap_block_state32_pp2_stage2_iter1);

    SC_METHOD(thread_ap_block_state33_pp2_stage3_iter1);

    SC_METHOD(thread_ap_block_state34_pp2_stage4_iter1);

    SC_METHOD(thread_ap_block_state5_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state6_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter2);

    SC_METHOD(thread_ap_block_state8_pp1_stage0_iter3);

    SC_METHOD(thread_ap_block_state9_pp1_stage0_iter4);

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state5);
    sensitive << ( icmp_ln192_fu_301_p2 );

    SC_METHOD(thread_ap_condition_pp2_exit_iter0_state25);
    sensitive << ( icmp_ln205_fu_407_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state23 );
    sensitive << ( icmp_ln198_fu_326_p2 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_enable_pp2);
    sensitive << ( ap_idle_pp2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_enable_reg_pp1_iter5 );
    sensitive << ( ap_enable_reg_pp1_iter6 );
    sensitive << ( ap_enable_reg_pp1_iter7 );
    sensitive << ( ap_enable_reg_pp1_iter8 );
    sensitive << ( ap_enable_reg_pp1_iter9 );
    sensitive << ( ap_enable_reg_pp1_iter10 );
    sensitive << ( ap_enable_reg_pp1_iter11 );
    sensitive << ( ap_enable_reg_pp1_iter12 );
    sensitive << ( ap_enable_reg_pp1_iter13 );
    sensitive << ( ap_enable_reg_pp1_iter14 );
    sensitive << ( ap_enable_reg_pp1_iter15 );
    sensitive << ( ap_enable_reg_pp1_iter16 );

    SC_METHOD(thread_ap_idle_pp2);
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_ap_phi_mux_k_0_phi_fu_210_p4);
    sensitive << ( k_0_reg_207 );
    sensitive << ( icmp_ln205_reg_555 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( k_2_reg_579 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state23 );
    sensitive << ( icmp_ln198_fu_326_p2 );

    SC_METHOD(thread_bitcast_ln211_1_fu_470_p1);
    sensitive << ( xor_ln211_fu_464_p2 );

    SC_METHOD(thread_bitcast_ln211_fu_460_p1);
    sensitive << ( sum_0_reg_195 );

    SC_METHOD(thread_grp_fu_228_p0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_CS_fsm_state36 );
    sensitive << ( bitcast_ln211_1_fu_470_p1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_i_7_fu_247_p2);
    sensitive << ( i_0_reg_150 );

    SC_METHOD(thread_i_8_fu_332_p2);
    sensitive << ( indvars_iv_reg_172 );

    SC_METHOD(thread_i_fu_307_p2);
    sensitive << ( i1_0_reg_161 );

    SC_METHOD(thread_icmp_ln183_fu_241_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( i_0_reg_150 );

    SC_METHOD(thread_icmp_ln192_fu_301_p2);
    sensitive << ( i1_0_reg_161 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln198_fu_326_p2);
    sensitive << ( ap_CS_fsm_state23 );
    sensitive << ( indvars_iv_reg_172 );

    SC_METHOD(thread_icmp_ln200_fu_359_p2);
    sensitive << ( ap_CS_fsm_state24 );
    sensitive << ( indvars_iv_reg_172 );
    sensitive << ( k_reg_184 );

    SC_METHOD(thread_icmp_ln205_fu_407_p2);
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( zext_ln198_reg_515 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_phi_mux_k_0_phi_fu_210_p4 );

    SC_METHOD(thread_j_fu_365_p2);
    sensitive << ( k_reg_184 );

    SC_METHOD(thread_k_2_fu_454_p2);
    sensitive << ( k_0_reg_207 );

    SC_METHOD(thread_sext_ln188_1_fu_286_p1);
    sensitive << ( add_ln188_fu_280_p2 );

    SC_METHOD(thread_sext_ln188_2_fu_296_p1);
    sensitive << ( add_ln188_1_fu_291_p2 );

    SC_METHOD(thread_sext_ln188_fu_275_p1);
    sensitive << ( sub_ln188_fu_269_p2 );

    SC_METHOD(thread_sext_ln209_1_cast_fu_420_p3);
    sensitive << ( trunc_ln209_1_fu_416_p1 );

    SC_METHOD(thread_sext_ln209_1_fu_449_p1);
    sensitive << ( add_ln209_1_fu_444_p2 );

    SC_METHOD(thread_sext_ln209_fu_439_p1);
    sensitive << ( add_ln209_fu_434_p2 );

    SC_METHOD(thread_sext_ln211_fu_402_p1);
    sensitive << ( add_ln211_fu_397_p2 );

    SC_METHOD(thread_sub_ln188_fu_269_p2);
    sensitive << ( zext_ln188_1_fu_265_p1 );
    sensitive << ( zext_ln188_fu_253_p1 );

    SC_METHOD(thread_sub_ln209_1_fu_428_p2);
    sensitive << ( sext_ln209_1_cast_fu_420_p3 );
    sensitive << ( trunc_ln209_fu_412_p1 );

    SC_METHOD(thread_sub_ln209_fu_391_p2);
    sensitive << ( zext_ln209_1_fu_387_p1 );
    sensitive << ( zext_ln209_fu_375_p1 );

    SC_METHOD(thread_tmp_46_fu_257_p3);
    sensitive << ( i_0_reg_150 );

    SC_METHOD(thread_tmp_47_fu_313_p3);
    sensitive << ( i1_0_reg_161 );

    SC_METHOD(thread_tmp_48_fu_346_p3);
    sensitive << ( indvars_iv_reg_172 );

    SC_METHOD(thread_tmp_49_fu_379_p3);
    sensitive << ( k_reg_184 );

    SC_METHOD(thread_trunc_ln209_1_fu_416_p1);
    sensitive << ( ap_phi_mux_k_0_phi_fu_210_p4 );

    SC_METHOD(thread_trunc_ln209_fu_412_p1);
    sensitive << ( ap_phi_mux_k_0_phi_fu_210_p4 );

    SC_METHOD(thread_xor_ln211_fu_464_p2);
    sensitive << ( bitcast_ln211_fu_460_p1 );

    SC_METHOD(thread_zext_ln188_1_fu_265_p1);
    sensitive << ( tmp_46_fu_257_p3 );

    SC_METHOD(thread_zext_ln188_fu_253_p1);
    sensitive << ( i_0_reg_150 );

    SC_METHOD(thread_zext_ln195_fu_321_p1);
    sensitive << ( tmp_47_fu_313_p3 );

    SC_METHOD(thread_zext_ln198_fu_338_p1);
    sensitive << ( indvars_iv_reg_172 );

    SC_METHOD(thread_zext_ln200_fu_371_p1);
    sensitive << ( k_reg_184 );

    SC_METHOD(thread_zext_ln209_1_fu_387_p1);
    sensitive << ( tmp_49_fu_379_p3 );

    SC_METHOD(thread_zext_ln209_fu_375_p1);
    sensitive << ( k_reg_184 );

    SC_METHOD(thread_zext_ln211_1_fu_342_p1);
    sensitive << ( indvars_iv_reg_172 );

    SC_METHOD(thread_zext_ln211_fu_354_p1);
    sensitive << ( tmp_48_fu_346_p3 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln183_fu_241_p2 );
    sensitive << ( icmp_ln192_fu_301_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_state23 );
    sensitive << ( icmp_ln198_fu_326_p2 );
    sensitive << ( icmp_ln200_fu_359_p2 );
    sensitive << ( ap_CS_fsm_state24 );
    sensitive << ( icmp_ln205_fu_407_p2 );
    sensitive << ( ap_CS_fsm_pp2_stage4 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter15 );
    sensitive << ( ap_enable_reg_pp1_iter16 );
    sensitive << ( ap_block_pp2_stage0_subdone );
    sensitive << ( ap_block_pp2_stage4_subdone );
    sensitive << ( ap_block_pp2_stage1_subdone );
    sensitive << ( ap_block_pp2_stage2_subdone );
    sensitive << ( ap_block_pp2_stage3_subdone );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "000000000000000000000000000001";
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter7 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter8 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter9 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter10 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter11 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter12 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter13 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter14 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter15 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter16 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Upper_inv_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, U_address0, "(port)U_address0");
    sc_trace(mVcdFile, U_ce0, "(port)U_ce0");
    sc_trace(mVcdFile, U_q0, "(port)U_q0");
    sc_trace(mVcdFile, U_inv_address0, "(port)U_inv_address0");
    sc_trace(mVcdFile, U_inv_ce0, "(port)U_inv_ce0");
    sc_trace(mVcdFile, U_inv_we0, "(port)U_inv_we0");
    sc_trace(mVcdFile, U_inv_d0, "(port)U_inv_d0");
    sc_trace(mVcdFile, U_inv_q0, "(port)U_inv_q0");
    sc_trace(mVcdFile, U_inv_address1, "(port)U_inv_address1");
    sc_trace(mVcdFile, U_inv_ce1, "(port)U_inv_ce1");
    sc_trace(mVcdFile, U_inv_we1, "(port)U_inv_we1");
    sc_trace(mVcdFile, U_inv_d1, "(port)U_inv_d1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, i1_0_reg_161, "i1_0_reg_161");
    sc_trace(mVcdFile, sum_0_reg_195, "sum_0_reg_195");
    sc_trace(mVcdFile, k_0_reg_207, "k_0_reg_207");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_block_state5_pp1_stage0_iter0, "ap_block_state5_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state6_pp1_stage0_iter1, "ap_block_state6_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter2, "ap_block_state7_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state8_pp1_stage0_iter3, "ap_block_state8_pp1_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state9_pp1_stage0_iter4, "ap_block_state9_pp1_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state10_pp1_stage0_iter5, "ap_block_state10_pp1_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state11_pp1_stage0_iter6, "ap_block_state11_pp1_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state12_pp1_stage0_iter7, "ap_block_state12_pp1_stage0_iter7");
    sc_trace(mVcdFile, ap_block_state13_pp1_stage0_iter8, "ap_block_state13_pp1_stage0_iter8");
    sc_trace(mVcdFile, ap_block_state14_pp1_stage0_iter9, "ap_block_state14_pp1_stage0_iter9");
    sc_trace(mVcdFile, ap_block_state15_pp1_stage0_iter10, "ap_block_state15_pp1_stage0_iter10");
    sc_trace(mVcdFile, ap_block_state16_pp1_stage0_iter11, "ap_block_state16_pp1_stage0_iter11");
    sc_trace(mVcdFile, ap_block_state17_pp1_stage0_iter12, "ap_block_state17_pp1_stage0_iter12");
    sc_trace(mVcdFile, ap_block_state18_pp1_stage0_iter13, "ap_block_state18_pp1_stage0_iter13");
    sc_trace(mVcdFile, ap_block_state19_pp1_stage0_iter14, "ap_block_state19_pp1_stage0_iter14");
    sc_trace(mVcdFile, ap_block_state20_pp1_stage0_iter15, "ap_block_state20_pp1_stage0_iter15");
    sc_trace(mVcdFile, ap_block_state21_pp1_stage0_iter16, "ap_block_state21_pp1_stage0_iter16");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, icmp_ln192_reg_488, "icmp_ln192_reg_488");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage1, "ap_CS_fsm_pp2_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter0, "ap_enable_reg_pp2_iter0");
    sc_trace(mVcdFile, ap_block_state26_pp2_stage1_iter0, "ap_block_state26_pp2_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state31_pp2_stage1_iter1, "ap_block_state31_pp2_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp2_stage1_11001, "ap_block_pp2_stage1_11001");
    sc_trace(mVcdFile, icmp_ln205_reg_555, "icmp_ln205_reg_555");
    sc_trace(mVcdFile, ap_CS_fsm_state36, "ap_CS_fsm_state36");
    sc_trace(mVcdFile, i_7_fu_247_p2, "i_7_fu_247_p2");
    sc_trace(mVcdFile, i_7_reg_478, "i_7_reg_478");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, sub_ln188_fu_269_p2, "sub_ln188_fu_269_p2");
    sc_trace(mVcdFile, sub_ln188_reg_483, "sub_ln188_reg_483");
    sc_trace(mVcdFile, icmp_ln183_fu_241_p2, "icmp_ln183_fu_241_p2");
    sc_trace(mVcdFile, icmp_ln192_fu_301_p2, "icmp_ln192_fu_301_p2");
    sc_trace(mVcdFile, icmp_ln192_reg_488_pp1_iter1_reg, "icmp_ln192_reg_488_pp1_iter1_reg");
    sc_trace(mVcdFile, icmp_ln192_reg_488_pp1_iter2_reg, "icmp_ln192_reg_488_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln192_reg_488_pp1_iter3_reg, "icmp_ln192_reg_488_pp1_iter3_reg");
    sc_trace(mVcdFile, icmp_ln192_reg_488_pp1_iter4_reg, "icmp_ln192_reg_488_pp1_iter4_reg");
    sc_trace(mVcdFile, icmp_ln192_reg_488_pp1_iter5_reg, "icmp_ln192_reg_488_pp1_iter5_reg");
    sc_trace(mVcdFile, icmp_ln192_reg_488_pp1_iter6_reg, "icmp_ln192_reg_488_pp1_iter6_reg");
    sc_trace(mVcdFile, icmp_ln192_reg_488_pp1_iter7_reg, "icmp_ln192_reg_488_pp1_iter7_reg");
    sc_trace(mVcdFile, icmp_ln192_reg_488_pp1_iter8_reg, "icmp_ln192_reg_488_pp1_iter8_reg");
    sc_trace(mVcdFile, icmp_ln192_reg_488_pp1_iter9_reg, "icmp_ln192_reg_488_pp1_iter9_reg");
    sc_trace(mVcdFile, icmp_ln192_reg_488_pp1_iter10_reg, "icmp_ln192_reg_488_pp1_iter10_reg");
    sc_trace(mVcdFile, icmp_ln192_reg_488_pp1_iter11_reg, "icmp_ln192_reg_488_pp1_iter11_reg");
    sc_trace(mVcdFile, icmp_ln192_reg_488_pp1_iter12_reg, "icmp_ln192_reg_488_pp1_iter12_reg");
    sc_trace(mVcdFile, icmp_ln192_reg_488_pp1_iter13_reg, "icmp_ln192_reg_488_pp1_iter13_reg");
    sc_trace(mVcdFile, icmp_ln192_reg_488_pp1_iter14_reg, "icmp_ln192_reg_488_pp1_iter14_reg");
    sc_trace(mVcdFile, icmp_ln192_reg_488_pp1_iter15_reg, "icmp_ln192_reg_488_pp1_iter15_reg");
    sc_trace(mVcdFile, i_fu_307_p2, "i_fu_307_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, zext_ln195_fu_321_p1, "zext_ln195_fu_321_p1");
    sc_trace(mVcdFile, zext_ln195_reg_497, "zext_ln195_reg_497");
    sc_trace(mVcdFile, zext_ln195_reg_497_pp1_iter1_reg, "zext_ln195_reg_497_pp1_iter1_reg");
    sc_trace(mVcdFile, zext_ln195_reg_497_pp1_iter2_reg, "zext_ln195_reg_497_pp1_iter2_reg");
    sc_trace(mVcdFile, zext_ln195_reg_497_pp1_iter3_reg, "zext_ln195_reg_497_pp1_iter3_reg");
    sc_trace(mVcdFile, zext_ln195_reg_497_pp1_iter4_reg, "zext_ln195_reg_497_pp1_iter4_reg");
    sc_trace(mVcdFile, zext_ln195_reg_497_pp1_iter5_reg, "zext_ln195_reg_497_pp1_iter5_reg");
    sc_trace(mVcdFile, zext_ln195_reg_497_pp1_iter6_reg, "zext_ln195_reg_497_pp1_iter6_reg");
    sc_trace(mVcdFile, zext_ln195_reg_497_pp1_iter7_reg, "zext_ln195_reg_497_pp1_iter7_reg");
    sc_trace(mVcdFile, zext_ln195_reg_497_pp1_iter8_reg, "zext_ln195_reg_497_pp1_iter8_reg");
    sc_trace(mVcdFile, zext_ln195_reg_497_pp1_iter9_reg, "zext_ln195_reg_497_pp1_iter9_reg");
    sc_trace(mVcdFile, zext_ln195_reg_497_pp1_iter10_reg, "zext_ln195_reg_497_pp1_iter10_reg");
    sc_trace(mVcdFile, zext_ln195_reg_497_pp1_iter11_reg, "zext_ln195_reg_497_pp1_iter11_reg");
    sc_trace(mVcdFile, zext_ln195_reg_497_pp1_iter12_reg, "zext_ln195_reg_497_pp1_iter12_reg");
    sc_trace(mVcdFile, zext_ln195_reg_497_pp1_iter13_reg, "zext_ln195_reg_497_pp1_iter13_reg");
    sc_trace(mVcdFile, zext_ln195_reg_497_pp1_iter14_reg, "zext_ln195_reg_497_pp1_iter14_reg");
    sc_trace(mVcdFile, zext_ln195_reg_497_pp1_iter15_reg, "zext_ln195_reg_497_pp1_iter15_reg");
    sc_trace(mVcdFile, i_8_fu_332_p2, "i_8_fu_332_p2");
    sc_trace(mVcdFile, i_8_reg_510, "i_8_reg_510");
    sc_trace(mVcdFile, ap_CS_fsm_state23, "ap_CS_fsm_state23");
    sc_trace(mVcdFile, zext_ln198_fu_338_p1, "zext_ln198_fu_338_p1");
    sc_trace(mVcdFile, zext_ln198_reg_515, "zext_ln198_reg_515");
    sc_trace(mVcdFile, icmp_ln198_fu_326_p2, "icmp_ln198_fu_326_p2");
    sc_trace(mVcdFile, zext_ln211_1_fu_342_p1, "zext_ln211_1_fu_342_p1");
    sc_trace(mVcdFile, zext_ln211_1_reg_520, "zext_ln211_1_reg_520");
    sc_trace(mVcdFile, U_addr_1_reg_526, "U_addr_1_reg_526");
    sc_trace(mVcdFile, icmp_ln200_fu_359_p2, "icmp_ln200_fu_359_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state24, "ap_CS_fsm_state24");
    sc_trace(mVcdFile, j_fu_365_p2, "j_fu_365_p2");
    sc_trace(mVcdFile, j_reg_535, "j_reg_535");
    sc_trace(mVcdFile, zext_ln200_fu_371_p1, "zext_ln200_fu_371_p1");
    sc_trace(mVcdFile, sub_ln209_fu_391_p2, "sub_ln209_fu_391_p2");
    sc_trace(mVcdFile, sub_ln209_reg_545, "sub_ln209_reg_545");
    sc_trace(mVcdFile, U_inv_addr_6_reg_550, "U_inv_addr_6_reg_550");
    sc_trace(mVcdFile, icmp_ln205_fu_407_p2, "icmp_ln205_fu_407_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage0, "ap_CS_fsm_pp2_stage0");
    sc_trace(mVcdFile, ap_block_state25_pp2_stage0_iter0, "ap_block_state25_pp2_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state30_pp2_stage0_iter1, "ap_block_state30_pp2_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp2_stage0_11001, "ap_block_pp2_stage0_11001");
    sc_trace(mVcdFile, icmp_ln205_reg_555_pp2_iter1_reg, "icmp_ln205_reg_555_pp2_iter1_reg");
    sc_trace(mVcdFile, grp_fu_222_p2, "grp_fu_222_p2");
    sc_trace(mVcdFile, tmp_s_reg_574, "tmp_s_reg_574");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage4, "ap_CS_fsm_pp2_stage4");
    sc_trace(mVcdFile, ap_block_state29_pp2_stage4_iter0, "ap_block_state29_pp2_stage4_iter0");
    sc_trace(mVcdFile, ap_block_state34_pp2_stage4_iter1, "ap_block_state34_pp2_stage4_iter1");
    sc_trace(mVcdFile, ap_block_pp2_stage4_11001, "ap_block_pp2_stage4_11001");
    sc_trace(mVcdFile, k_2_fu_454_p2, "k_2_fu_454_p2");
    sc_trace(mVcdFile, k_2_reg_579, "k_2_reg_579");
    sc_trace(mVcdFile, grp_fu_217_p2, "grp_fu_217_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter1, "ap_enable_reg_pp2_iter1");
    sc_trace(mVcdFile, bitcast_ln211_1_fu_470_p1, "bitcast_ln211_1_fu_470_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state5, "ap_condition_pp1_exit_iter0_state5");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter3, "ap_enable_reg_pp1_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter4, "ap_enable_reg_pp1_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter5, "ap_enable_reg_pp1_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter6, "ap_enable_reg_pp1_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter7, "ap_enable_reg_pp1_iter7");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter8, "ap_enable_reg_pp1_iter8");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter9, "ap_enable_reg_pp1_iter9");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter10, "ap_enable_reg_pp1_iter10");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter11, "ap_enable_reg_pp1_iter11");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter12, "ap_enable_reg_pp1_iter12");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter13, "ap_enable_reg_pp1_iter13");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter14, "ap_enable_reg_pp1_iter14");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter15, "ap_enable_reg_pp1_iter15");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter16, "ap_enable_reg_pp1_iter16");
    sc_trace(mVcdFile, ap_block_pp2_stage0_subdone, "ap_block_pp2_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp2_exit_iter0_state25, "ap_condition_pp2_exit_iter0_state25");
    sc_trace(mVcdFile, ap_block_pp2_stage4_subdone, "ap_block_pp2_stage4_subdone");
    sc_trace(mVcdFile, i_0_reg_150, "i_0_reg_150");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, indvars_iv_reg_172, "indvars_iv_reg_172");
    sc_trace(mVcdFile, ap_CS_fsm_state22, "ap_CS_fsm_state22");
    sc_trace(mVcdFile, k_reg_184, "k_reg_184");
    sc_trace(mVcdFile, ap_CS_fsm_state51, "ap_CS_fsm_state51");
    sc_trace(mVcdFile, ap_phi_mux_k_0_phi_fu_210_p4, "ap_phi_mux_k_0_phi_fu_210_p4");
    sc_trace(mVcdFile, ap_block_pp2_stage0, "ap_block_pp2_stage0");
    sc_trace(mVcdFile, sext_ln188_fu_275_p1, "sext_ln188_fu_275_p1");
    sc_trace(mVcdFile, sext_ln188_1_fu_286_p1, "sext_ln188_1_fu_286_p1");
    sc_trace(mVcdFile, sext_ln188_2_fu_296_p1, "sext_ln188_2_fu_296_p1");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, zext_ln211_fu_354_p1, "zext_ln211_fu_354_p1");
    sc_trace(mVcdFile, sext_ln211_fu_402_p1, "sext_ln211_fu_402_p1");
    sc_trace(mVcdFile, sext_ln209_fu_439_p1, "sext_ln209_fu_439_p1");
    sc_trace(mVcdFile, sext_ln209_1_fu_449_p1, "sext_ln209_1_fu_449_p1");
    sc_trace(mVcdFile, grp_fu_228_p2, "grp_fu_228_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state35, "ap_CS_fsm_state35");
    sc_trace(mVcdFile, ap_block_pp2_stage1, "ap_block_pp2_stage1");
    sc_trace(mVcdFile, grp_fu_228_p0, "grp_fu_228_p0");
    sc_trace(mVcdFile, tmp_46_fu_257_p3, "tmp_46_fu_257_p3");
    sc_trace(mVcdFile, zext_ln188_1_fu_265_p1, "zext_ln188_1_fu_265_p1");
    sc_trace(mVcdFile, zext_ln188_fu_253_p1, "zext_ln188_fu_253_p1");
    sc_trace(mVcdFile, add_ln188_fu_280_p2, "add_ln188_fu_280_p2");
    sc_trace(mVcdFile, add_ln188_1_fu_291_p2, "add_ln188_1_fu_291_p2");
    sc_trace(mVcdFile, tmp_47_fu_313_p3, "tmp_47_fu_313_p3");
    sc_trace(mVcdFile, tmp_48_fu_346_p3, "tmp_48_fu_346_p3");
    sc_trace(mVcdFile, tmp_49_fu_379_p3, "tmp_49_fu_379_p3");
    sc_trace(mVcdFile, zext_ln209_1_fu_387_p1, "zext_ln209_1_fu_387_p1");
    sc_trace(mVcdFile, zext_ln209_fu_375_p1, "zext_ln209_fu_375_p1");
    sc_trace(mVcdFile, add_ln211_fu_397_p2, "add_ln211_fu_397_p2");
    sc_trace(mVcdFile, trunc_ln209_1_fu_416_p1, "trunc_ln209_1_fu_416_p1");
    sc_trace(mVcdFile, sext_ln209_1_cast_fu_420_p3, "sext_ln209_1_cast_fu_420_p3");
    sc_trace(mVcdFile, trunc_ln209_fu_412_p1, "trunc_ln209_fu_412_p1");
    sc_trace(mVcdFile, sub_ln209_1_fu_428_p2, "sub_ln209_1_fu_428_p2");
    sc_trace(mVcdFile, add_ln209_fu_434_p2, "add_ln209_fu_434_p2");
    sc_trace(mVcdFile, add_ln209_1_fu_444_p2, "add_ln209_1_fu_444_p2");
    sc_trace(mVcdFile, ap_block_pp2_stage4, "ap_block_pp2_stage4");
    sc_trace(mVcdFile, bitcast_ln211_fu_460_p1, "bitcast_ln211_fu_460_p1");
    sc_trace(mVcdFile, xor_ln211_fu_464_p2, "xor_ln211_fu_464_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp2_stage1_subdone, "ap_block_pp2_stage1_subdone");
    sc_trace(mVcdFile, ap_block_state27_pp2_stage2_iter0, "ap_block_state27_pp2_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state32_pp2_stage2_iter1, "ap_block_state32_pp2_stage2_iter1");
    sc_trace(mVcdFile, ap_block_pp2_stage2_subdone, "ap_block_pp2_stage2_subdone");
    sc_trace(mVcdFile, ap_block_state28_pp2_stage3_iter0, "ap_block_state28_pp2_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state33_pp2_stage3_iter1, "ap_block_state33_pp2_stage3_iter1");
    sc_trace(mVcdFile, ap_block_pp2_stage3_subdone, "ap_block_pp2_stage3_subdone");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, ap_idle_pp2, "ap_idle_pp2");
    sc_trace(mVcdFile, ap_enable_pp2, "ap_enable_pp2");
#endif

    }
}

Upper_inv::~Upper_inv() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete inverse_top_fadd_bkb_U11;
    delete inverse_top_fmul_cud_U12;
    delete inverse_top_fdiv_dEe_U13;
}

void Upper_inv::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void Upper_inv::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state5.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state5.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state5.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter10 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter10 = ap_enable_reg_pp1_iter9.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter11 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter11 = ap_enable_reg_pp1_iter10.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter12 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter12 = ap_enable_reg_pp1_iter11.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter13 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter13 = ap_enable_reg_pp1_iter12.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter14 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter14 = ap_enable_reg_pp1_iter13.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter15 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter15 = ap_enable_reg_pp1_iter14.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter16 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter16 = ap_enable_reg_pp1_iter15.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
            ap_enable_reg_pp1_iter16 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter3 = ap_enable_reg_pp1_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter4 = ap_enable_reg_pp1_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter5 = ap_enable_reg_pp1_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter6 = ap_enable_reg_pp1_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter7 = ap_enable_reg_pp1_iter6.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter8 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter8 = ap_enable_reg_pp1_iter7.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter9 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter9 = ap_enable_reg_pp1_iter8.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state25.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state24.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln200_fu_359_p2.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage4_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp2_iter1 = ap_enable_reg_pp2_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state24.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln200_fu_359_p2.read()))) {
            ap_enable_reg_pp2_iter1 = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        i1_0_reg_161 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln192_fu_301_p2.read()))) {
        i1_0_reg_161 = i_fu_307_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        i_0_reg_150 = i_7_reg_478.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_0_reg_150 = ap_const_lv2_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state22.read())) {
        indvars_iv_reg_172 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state24.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln200_fu_359_p2.read()))) {
        indvars_iv_reg_172 = i_8_reg_510.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln205_reg_555.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()))) {
        k_0_reg_207 = k_2_reg_579.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state24.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln200_fu_359_p2.read()))) {
        k_0_reg_207 = zext_ln200_fu_371_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state51.read())) {
        k_reg_184 = j_reg_535.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state23.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln198_fu_326_p2.read()))) {
        k_reg_184 = ap_const_lv2_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage4_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln205_reg_555_pp2_iter1_reg.read()))) {
        sum_0_reg_195 = grp_fu_217_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state24.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln200_fu_359_p2.read()))) {
        sum_0_reg_195 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state23.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln198_fu_326_p2.read()))) {
        U_addr_1_reg_526 =  (sc_lv<4>) (zext_ln211_fu_354_p1.read());
        zext_ln198_reg_515 = zext_ln198_fu_338_p1.read();
        zext_ln211_1_reg_520 = zext_ln211_1_fu_342_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state24.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln200_fu_359_p2.read()))) {
        U_inv_addr_6_reg_550 =  (sc_lv<4>) (sext_ln211_fu_402_p1.read());
        sub_ln209_reg_545 = sub_ln209_fu_391_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        i_7_reg_478 = i_7_fu_247_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state23.read())) {
        i_8_reg_510 = i_8_fu_332_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln192_reg_488 = icmp_ln192_fu_301_p2.read();
        icmp_ln192_reg_488_pp1_iter1_reg = icmp_ln192_reg_488.read();
        zext_ln195_reg_497_pp1_iter1_reg = zext_ln195_reg_497.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln192_reg_488_pp1_iter10_reg = icmp_ln192_reg_488_pp1_iter9_reg.read();
        icmp_ln192_reg_488_pp1_iter11_reg = icmp_ln192_reg_488_pp1_iter10_reg.read();
        icmp_ln192_reg_488_pp1_iter12_reg = icmp_ln192_reg_488_pp1_iter11_reg.read();
        icmp_ln192_reg_488_pp1_iter13_reg = icmp_ln192_reg_488_pp1_iter12_reg.read();
        icmp_ln192_reg_488_pp1_iter14_reg = icmp_ln192_reg_488_pp1_iter13_reg.read();
        icmp_ln192_reg_488_pp1_iter15_reg = icmp_ln192_reg_488_pp1_iter14_reg.read();
        icmp_ln192_reg_488_pp1_iter2_reg = icmp_ln192_reg_488_pp1_iter1_reg.read();
        icmp_ln192_reg_488_pp1_iter3_reg = icmp_ln192_reg_488_pp1_iter2_reg.read();
        icmp_ln192_reg_488_pp1_iter4_reg = icmp_ln192_reg_488_pp1_iter3_reg.read();
        icmp_ln192_reg_488_pp1_iter5_reg = icmp_ln192_reg_488_pp1_iter4_reg.read();
        icmp_ln192_reg_488_pp1_iter6_reg = icmp_ln192_reg_488_pp1_iter5_reg.read();
        icmp_ln192_reg_488_pp1_iter7_reg = icmp_ln192_reg_488_pp1_iter6_reg.read();
        icmp_ln192_reg_488_pp1_iter8_reg = icmp_ln192_reg_488_pp1_iter7_reg.read();
        icmp_ln192_reg_488_pp1_iter9_reg = icmp_ln192_reg_488_pp1_iter8_reg.read();
        zext_ln195_reg_497_pp1_iter10_reg = zext_ln195_reg_497_pp1_iter9_reg.read();
        zext_ln195_reg_497_pp1_iter11_reg = zext_ln195_reg_497_pp1_iter10_reg.read();
        zext_ln195_reg_497_pp1_iter12_reg = zext_ln195_reg_497_pp1_iter11_reg.read();
        zext_ln195_reg_497_pp1_iter13_reg = zext_ln195_reg_497_pp1_iter12_reg.read();
        zext_ln195_reg_497_pp1_iter14_reg = zext_ln195_reg_497_pp1_iter13_reg.read();
        zext_ln195_reg_497_pp1_iter15_reg = zext_ln195_reg_497_pp1_iter14_reg.read();
        zext_ln195_reg_497_pp1_iter2_reg = zext_ln195_reg_497_pp1_iter1_reg.read();
        zext_ln195_reg_497_pp1_iter3_reg = zext_ln195_reg_497_pp1_iter2_reg.read();
        zext_ln195_reg_497_pp1_iter4_reg = zext_ln195_reg_497_pp1_iter3_reg.read();
        zext_ln195_reg_497_pp1_iter5_reg = zext_ln195_reg_497_pp1_iter4_reg.read();
        zext_ln195_reg_497_pp1_iter6_reg = zext_ln195_reg_497_pp1_iter5_reg.read();
        zext_ln195_reg_497_pp1_iter7_reg = zext_ln195_reg_497_pp1_iter6_reg.read();
        zext_ln195_reg_497_pp1_iter8_reg = zext_ln195_reg_497_pp1_iter7_reg.read();
        zext_ln195_reg_497_pp1_iter9_reg = zext_ln195_reg_497_pp1_iter8_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln205_reg_555 = icmp_ln205_fu_407_p2.read();
        icmp_ln205_reg_555_pp2_iter1_reg = icmp_ln205_reg_555.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state24.read())) {
        j_reg_535 = j_fu_365_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(icmp_ln205_reg_555.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage4_11001.read(), ap_const_boolean_0))) {
        k_2_reg_579 = k_2_fu_454_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln183_fu_241_p2.read()))) {
        sub_ln188_reg_483 = sub_ln188_fu_269_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln205_reg_555.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage4_11001.read(), ap_const_boolean_0))) {
        tmp_s_reg_574 = grp_fu_222_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln192_fu_301_p2.read()))) {
        zext_ln195_reg_497 = zext_ln195_fu_321_p1.read();
    }
}

void Upper_inv::thread_U_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state35.read())) {
        U_address0 = U_addr_1_reg_526.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        U_address0 =  (sc_lv<4>) (sext_ln209_fu_439_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        U_address0 =  (sc_lv<4>) (zext_ln195_fu_321_p1.read());
    } else {
        U_address0 = "XXXX";
    }
}

void Upper_inv::thread_U_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0)) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state35.read()))) {
        U_ce0 = ap_const_logic_1;
    } else {
        U_ce0 = ap_const_logic_0;
    }
}

void Upper_inv::thread_U_inv_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        U_inv_address0 =  (sc_lv<4>) (sext_ln209_1_fu_449_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        U_inv_address0 =  (sc_lv<4>) (sext_ln188_2_fu_296_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        U_inv_address0 =  (sc_lv<4>) (sext_ln188_fu_275_p1.read());
    } else {
        U_inv_address0 = "XXXX";
    }
}

void Upper_inv::thread_U_inv_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state51.read())) {
        U_inv_address1 = U_inv_addr_6_reg_550.read();
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter16.read()))) {
        U_inv_address1 =  (sc_lv<4>) (zext_ln195_reg_497_pp1_iter15_reg.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        U_inv_address1 =  (sc_lv<4>) (sext_ln188_1_fu_286_p1.read());
    } else {
        U_inv_address1 = "XXXX";
    }
}

void Upper_inv::thread_U_inv_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0)))) {
        U_inv_ce0 = ap_const_logic_1;
    } else {
        U_inv_ce0 = ap_const_logic_0;
    }
}

void Upper_inv::thread_U_inv_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state51.read()) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter16.read())))) {
        U_inv_ce1 = ap_const_logic_1;
    } else {
        U_inv_ce1 = ap_const_logic_0;
    }
}

void Upper_inv::thread_U_inv_d0() {
    U_inv_d0 = ap_const_lv32_0;
}

void Upper_inv::thread_U_inv_d1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state51.read()) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter16.read())))) {
        U_inv_d1 = grp_fu_228_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        U_inv_d1 = ap_const_lv32_0;
    } else {
        U_inv_d1 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void Upper_inv::thread_U_inv_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln183_fu_241_p2.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()))) {
        U_inv_we0 = ap_const_logic_1;
    } else {
        U_inv_we0 = ap_const_logic_0;
    }
}

void Upper_inv::thread_U_inv_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln183_fu_241_p2.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state51.read()) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter16.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln192_reg_488_pp1_iter15_reg.read())))) {
        U_inv_we1 = ap_const_logic_1;
    } else {
        U_inv_we1 = ap_const_logic_0;
    }
}

void Upper_inv::thread_add_ln188_1_fu_291_p2() {
    add_ln188_1_fu_291_p2 = (!sub_ln188_reg_483.read().is_01() || !ap_const_lv5_2.is_01())? sc_lv<5>(): (sc_bigint<5>(sub_ln188_reg_483.read()) + sc_biguint<5>(ap_const_lv5_2));
}

void Upper_inv::thread_add_ln188_fu_280_p2() {
    add_ln188_fu_280_p2 = (!sub_ln188_fu_269_p2.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_bigint<5>(sub_ln188_fu_269_p2.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void Upper_inv::thread_add_ln209_1_fu_444_p2() {
    add_ln209_1_fu_444_p2 = (!trunc_ln209_fu_412_p1.read().is_01() || !sub_ln209_reg_545.read().is_01())? sc_lv<5>(): (sc_biguint<5>(trunc_ln209_fu_412_p1.read()) + sc_biguint<5>(sub_ln209_reg_545.read()));
}

void Upper_inv::thread_add_ln209_fu_434_p2() {
    add_ln209_fu_434_p2 = (!zext_ln211_1_reg_520.read().is_01() || !sub_ln209_1_fu_428_p2.read().is_01())? sc_lv<5>(): (sc_biguint<5>(zext_ln211_1_reg_520.read()) + sc_biguint<5>(sub_ln209_1_fu_428_p2.read()));
}

void Upper_inv::thread_add_ln211_fu_397_p2() {
    add_ln211_fu_397_p2 = (!sub_ln209_fu_391_p2.read().is_01() || !zext_ln211_1_reg_520.read().is_01())? sc_lv<5>(): (sc_biguint<5>(sub_ln209_fu_391_p2.read()) + sc_biguint<5>(zext_ln211_1_reg_520.read()));
}

void Upper_inv::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[4];
}

void Upper_inv::thread_ap_CS_fsm_pp2_stage0() {
    ap_CS_fsm_pp2_stage0 = ap_CS_fsm.read()[8];
}

void Upper_inv::thread_ap_CS_fsm_pp2_stage1() {
    ap_CS_fsm_pp2_stage1 = ap_CS_fsm.read()[9];
}

void Upper_inv::thread_ap_CS_fsm_pp2_stage4() {
    ap_CS_fsm_pp2_stage4 = ap_CS_fsm.read()[12];
}

void Upper_inv::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Upper_inv::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void Upper_inv::thread_ap_CS_fsm_state22() {
    ap_CS_fsm_state22 = ap_CS_fsm.read()[5];
}

void Upper_inv::thread_ap_CS_fsm_state23() {
    ap_CS_fsm_state23 = ap_CS_fsm.read()[6];
}

void Upper_inv::thread_ap_CS_fsm_state24() {
    ap_CS_fsm_state24 = ap_CS_fsm.read()[7];
}

void Upper_inv::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void Upper_inv::thread_ap_CS_fsm_state35() {
    ap_CS_fsm_state35 = ap_CS_fsm.read()[13];
}

void Upper_inv::thread_ap_CS_fsm_state36() {
    ap_CS_fsm_state36 = ap_CS_fsm.read()[14];
}

void Upper_inv::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void Upper_inv::thread_ap_CS_fsm_state51() {
    ap_CS_fsm_state51 = ap_CS_fsm.read()[29];
}

void Upper_inv::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_pp2_stage0() {
    ap_block_pp2_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_pp2_stage0_11001() {
    ap_block_pp2_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_pp2_stage0_subdone() {
    ap_block_pp2_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_pp2_stage1() {
    ap_block_pp2_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_pp2_stage1_11001() {
    ap_block_pp2_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_pp2_stage1_subdone() {
    ap_block_pp2_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_pp2_stage2_subdone() {
    ap_block_pp2_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_pp2_stage3_subdone() {
    ap_block_pp2_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_pp2_stage4() {
    ap_block_pp2_stage4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_pp2_stage4_11001() {
    ap_block_pp2_stage4_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_pp2_stage4_subdone() {
    ap_block_pp2_stage4_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state10_pp1_stage0_iter5() {
    ap_block_state10_pp1_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state11_pp1_stage0_iter6() {
    ap_block_state11_pp1_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state12_pp1_stage0_iter7() {
    ap_block_state12_pp1_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state13_pp1_stage0_iter8() {
    ap_block_state13_pp1_stage0_iter8 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state14_pp1_stage0_iter9() {
    ap_block_state14_pp1_stage0_iter9 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state15_pp1_stage0_iter10() {
    ap_block_state15_pp1_stage0_iter10 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state16_pp1_stage0_iter11() {
    ap_block_state16_pp1_stage0_iter11 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state17_pp1_stage0_iter12() {
    ap_block_state17_pp1_stage0_iter12 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state18_pp1_stage0_iter13() {
    ap_block_state18_pp1_stage0_iter13 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state19_pp1_stage0_iter14() {
    ap_block_state19_pp1_stage0_iter14 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state20_pp1_stage0_iter15() {
    ap_block_state20_pp1_stage0_iter15 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state21_pp1_stage0_iter16() {
    ap_block_state21_pp1_stage0_iter16 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state25_pp2_stage0_iter0() {
    ap_block_state25_pp2_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state26_pp2_stage1_iter0() {
    ap_block_state26_pp2_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state27_pp2_stage2_iter0() {
    ap_block_state27_pp2_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state28_pp2_stage3_iter0() {
    ap_block_state28_pp2_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state29_pp2_stage4_iter0() {
    ap_block_state29_pp2_stage4_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state30_pp2_stage0_iter1() {
    ap_block_state30_pp2_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state31_pp2_stage1_iter1() {
    ap_block_state31_pp2_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state32_pp2_stage2_iter1() {
    ap_block_state32_pp2_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state33_pp2_stage3_iter1() {
    ap_block_state33_pp2_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state34_pp2_stage4_iter1() {
    ap_block_state34_pp2_stage4_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state5_pp1_stage0_iter0() {
    ap_block_state5_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state6_pp1_stage0_iter1() {
    ap_block_state6_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state7_pp1_stage0_iter2() {
    ap_block_state7_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state8_pp1_stage0_iter3() {
    ap_block_state8_pp1_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_block_state9_pp1_stage0_iter4() {
    ap_block_state9_pp1_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Upper_inv::thread_ap_condition_pp1_exit_iter0_state5() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln192_fu_301_p2.read())) {
        ap_condition_pp1_exit_iter0_state5 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state5 = ap_const_logic_0;
    }
}

void Upper_inv::thread_ap_condition_pp2_exit_iter0_state25() {
    if (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln205_fu_407_p2.read())) {
        ap_condition_pp2_exit_iter0_state25 = ap_const_logic_1;
    } else {
        ap_condition_pp2_exit_iter0_state25 = ap_const_logic_0;
    }
}

void Upper_inv::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state23.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln198_fu_326_p2.read())))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void Upper_inv::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void Upper_inv::thread_ap_enable_pp2() {
    ap_enable_pp2 = (ap_idle_pp2.read() ^ ap_const_logic_1);
}

void Upper_inv::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Upper_inv::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter9.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter10.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter11.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter12.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter13.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter14.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter15.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter16.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void Upper_inv::thread_ap_idle_pp2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter1.read()))) {
        ap_idle_pp2 = ap_const_logic_1;
    } else {
        ap_idle_pp2 = ap_const_logic_0;
    }
}

void Upper_inv::thread_ap_phi_mux_k_0_phi_fu_210_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln205_reg_555.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_k_0_phi_fu_210_p4 = k_2_reg_579.read();
    } else {
        ap_phi_mux_k_0_phi_fu_210_p4 = k_0_reg_207.read();
    }
}

void Upper_inv::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state23.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln198_fu_326_p2.read()))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void Upper_inv::thread_bitcast_ln211_1_fu_470_p1() {
    bitcast_ln211_1_fu_470_p1 = xor_ln211_fu_464_p2.read();
}

void Upper_inv::thread_bitcast_ln211_fu_460_p1() {
    bitcast_ln211_fu_460_p1 = sum_0_reg_195.read();
}

void Upper_inv::thread_grp_fu_228_p0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state36.read())) {
        grp_fu_228_p0 = bitcast_ln211_1_fu_470_p1.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        grp_fu_228_p0 = ap_const_lv32_3F800000;
    } else {
        grp_fu_228_p0 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void Upper_inv::thread_i_7_fu_247_p2() {
    i_7_fu_247_p2 = (!i_0_reg_150.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(i_0_reg_150.read()) + sc_biguint<2>(ap_const_lv2_1));
}

void Upper_inv::thread_i_8_fu_332_p2() {
    i_8_fu_332_p2 = (!indvars_iv_reg_172.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(indvars_iv_reg_172.read()) + sc_biguint<2>(ap_const_lv2_1));
}

void Upper_inv::thread_i_fu_307_p2() {
    i_fu_307_p2 = (!i1_0_reg_161.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(i1_0_reg_161.read()) + sc_biguint<2>(ap_const_lv2_1));
}

void Upper_inv::thread_icmp_ln183_fu_241_p2() {
    icmp_ln183_fu_241_p2 = (!i_0_reg_150.read().is_01() || !ap_const_lv2_3.is_01())? sc_lv<1>(): sc_lv<1>(i_0_reg_150.read() == ap_const_lv2_3);
}

void Upper_inv::thread_icmp_ln192_fu_301_p2() {
    icmp_ln192_fu_301_p2 = (!i1_0_reg_161.read().is_01() || !ap_const_lv2_3.is_01())? sc_lv<1>(): sc_lv<1>(i1_0_reg_161.read() == ap_const_lv2_3);
}

void Upper_inv::thread_icmp_ln198_fu_326_p2() {
    icmp_ln198_fu_326_p2 = (!indvars_iv_reg_172.read().is_01() || !ap_const_lv2_3.is_01())? sc_lv<1>(): sc_lv<1>(indvars_iv_reg_172.read() == ap_const_lv2_3);
}

void Upper_inv::thread_icmp_ln200_fu_359_p2() {
    icmp_ln200_fu_359_p2 = (!k_reg_184.read().is_01() || !indvars_iv_reg_172.read().is_01())? sc_lv<1>(): sc_lv<1>(k_reg_184.read() == indvars_iv_reg_172.read());
}

void Upper_inv::thread_icmp_ln205_fu_407_p2() {
    icmp_ln205_fu_407_p2 = (!ap_phi_mux_k_0_phi_fu_210_p4.read().is_01() || !zext_ln198_reg_515.read().is_01())? sc_lv<1>(): (sc_bigint<32>(ap_phi_mux_k_0_phi_fu_210_p4.read()) < sc_bigint<32>(zext_ln198_reg_515.read()));
}

void Upper_inv::thread_j_fu_365_p2() {
    j_fu_365_p2 = (!k_reg_184.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(k_reg_184.read()) + sc_biguint<2>(ap_const_lv2_1));
}

void Upper_inv::thread_k_2_fu_454_p2() {
    k_2_fu_454_p2 = (!ap_const_lv32_1.is_01() || !k_0_reg_207.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_1) + sc_biguint<32>(k_0_reg_207.read()));
}

void Upper_inv::thread_sext_ln188_1_fu_286_p1() {
    sext_ln188_1_fu_286_p1 = esl_sext<64,5>(add_ln188_fu_280_p2.read());
}

void Upper_inv::thread_sext_ln188_2_fu_296_p1() {
    sext_ln188_2_fu_296_p1 = esl_sext<64,5>(add_ln188_1_fu_291_p2.read());
}

void Upper_inv::thread_sext_ln188_fu_275_p1() {
    sext_ln188_fu_275_p1 = esl_sext<64,5>(sub_ln188_fu_269_p2.read());
}

void Upper_inv::thread_sext_ln209_1_cast_fu_420_p3() {
    sext_ln209_1_cast_fu_420_p3 = esl_concat<3,2>(trunc_ln209_1_fu_416_p1.read(), ap_const_lv2_0);
}

void Upper_inv::thread_sext_ln209_1_fu_449_p1() {
    sext_ln209_1_fu_449_p1 = esl_sext<64,5>(add_ln209_1_fu_444_p2.read());
}

void Upper_inv::thread_sext_ln209_fu_439_p1() {
    sext_ln209_fu_439_p1 = esl_sext<64,5>(add_ln209_fu_434_p2.read());
}

void Upper_inv::thread_sext_ln211_fu_402_p1() {
    sext_ln211_fu_402_p1 = esl_sext<64,5>(add_ln211_fu_397_p2.read());
}

void Upper_inv::thread_sub_ln188_fu_269_p2() {
    sub_ln188_fu_269_p2 = (!zext_ln188_1_fu_265_p1.read().is_01() || !zext_ln188_fu_253_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(zext_ln188_1_fu_265_p1.read()) - sc_biguint<5>(zext_ln188_fu_253_p1.read()));
}

void Upper_inv::thread_sub_ln209_1_fu_428_p2() {
    sub_ln209_1_fu_428_p2 = (!sext_ln209_1_cast_fu_420_p3.read().is_01() || !trunc_ln209_fu_412_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(sext_ln209_1_cast_fu_420_p3.read()) - sc_biguint<5>(trunc_ln209_fu_412_p1.read()));
}

void Upper_inv::thread_sub_ln209_fu_391_p2() {
    sub_ln209_fu_391_p2 = (!zext_ln209_1_fu_387_p1.read().is_01() || !zext_ln209_fu_375_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(zext_ln209_1_fu_387_p1.read()) - sc_biguint<5>(zext_ln209_fu_375_p1.read()));
}

void Upper_inv::thread_tmp_46_fu_257_p3() {
    tmp_46_fu_257_p3 = esl_concat<2,2>(i_0_reg_150.read(), ap_const_lv2_0);
}

void Upper_inv::thread_tmp_47_fu_313_p3() {
    tmp_47_fu_313_p3 = esl_concat<2,2>(i1_0_reg_161.read(), ap_const_lv2_0);
}

void Upper_inv::thread_tmp_48_fu_346_p3() {
    tmp_48_fu_346_p3 = esl_concat<2,2>(indvars_iv_reg_172.read(), ap_const_lv2_0);
}

void Upper_inv::thread_tmp_49_fu_379_p3() {
    tmp_49_fu_379_p3 = esl_concat<2,2>(k_reg_184.read(), ap_const_lv2_0);
}

void Upper_inv::thread_trunc_ln209_1_fu_416_p1() {
    trunc_ln209_1_fu_416_p1 = ap_phi_mux_k_0_phi_fu_210_p4.read().range(3-1, 0);
}

void Upper_inv::thread_trunc_ln209_fu_412_p1() {
    trunc_ln209_fu_412_p1 = ap_phi_mux_k_0_phi_fu_210_p4.read().range(5-1, 0);
}

void Upper_inv::thread_xor_ln211_fu_464_p2() {
    xor_ln211_fu_464_p2 = (bitcast_ln211_fu_460_p1.read() ^ ap_const_lv32_80000000);
}

void Upper_inv::thread_zext_ln188_1_fu_265_p1() {
    zext_ln188_1_fu_265_p1 = esl_zext<5,4>(tmp_46_fu_257_p3.read());
}

void Upper_inv::thread_zext_ln188_fu_253_p1() {
    zext_ln188_fu_253_p1 = esl_zext<5,2>(i_0_reg_150.read());
}

void Upper_inv::thread_zext_ln195_fu_321_p1() {
    zext_ln195_fu_321_p1 = esl_zext<64,4>(tmp_47_fu_313_p3.read());
}

void Upper_inv::thread_zext_ln198_fu_338_p1() {
    zext_ln198_fu_338_p1 = esl_zext<32,2>(indvars_iv_reg_172.read());
}

void Upper_inv::thread_zext_ln200_fu_371_p1() {
    zext_ln200_fu_371_p1 = esl_zext<32,2>(k_reg_184.read());
}

void Upper_inv::thread_zext_ln209_1_fu_387_p1() {
    zext_ln209_1_fu_387_p1 = esl_zext<5,4>(tmp_49_fu_379_p3.read());
}

void Upper_inv::thread_zext_ln209_fu_375_p1() {
    zext_ln209_fu_375_p1 = esl_zext<5,2>(k_reg_184.read());
}

void Upper_inv::thread_zext_ln211_1_fu_342_p1() {
    zext_ln211_1_fu_342_p1 = esl_zext<5,2>(indvars_iv_reg_172.read());
}

void Upper_inv::thread_zext_ln211_fu_354_p1() {
    zext_ln211_fu_354_p1 = esl_zext<64,4>(tmp_48_fu_346_p3.read());
}

void Upper_inv::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln183_fu_241_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state4;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 16 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter16.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter15.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln192_fu_301_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter16.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter15.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln192_fu_301_p2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state22;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state23;
            break;
        case 64 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state23.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln198_fu_326_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state24;
            }
            break;
        case 128 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state24.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln200_fu_359_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state23;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            }
            break;
        case 256 : 
            if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln205_fu_407_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln205_fu_407_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state35;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            }
            break;
        case 512 : 
            if (esl_seteq<1,1,1>(ap_block_pp2_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            }
            break;
        case 1024 : 
            if (esl_seteq<1,1,1>(ap_block_pp2_stage2_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            }
            break;
        case 2048 : 
            if (esl_seteq<1,1,1>(ap_block_pp2_stage3_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            }
            break;
        case 4096 : 
            if ((esl_seteq<1,1,1>(ap_block_pp2_stage4_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage4.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage4_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter0.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage4.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage4_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state35;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            }
            break;
        case 8192 : 
            ap_NS_fsm = ap_ST_fsm_state36;
            break;
        case 16384 : 
            ap_NS_fsm = ap_ST_fsm_state37;
            break;
        case 32768 : 
            ap_NS_fsm = ap_ST_fsm_state38;
            break;
        case 65536 : 
            ap_NS_fsm = ap_ST_fsm_state39;
            break;
        case 131072 : 
            ap_NS_fsm = ap_ST_fsm_state40;
            break;
        case 262144 : 
            ap_NS_fsm = ap_ST_fsm_state41;
            break;
        case 524288 : 
            ap_NS_fsm = ap_ST_fsm_state42;
            break;
        case 1048576 : 
            ap_NS_fsm = ap_ST_fsm_state43;
            break;
        case 2097152 : 
            ap_NS_fsm = ap_ST_fsm_state44;
            break;
        case 4194304 : 
            ap_NS_fsm = ap_ST_fsm_state45;
            break;
        case 8388608 : 
            ap_NS_fsm = ap_ST_fsm_state46;
            break;
        case 16777216 : 
            ap_NS_fsm = ap_ST_fsm_state47;
            break;
        case 33554432 : 
            ap_NS_fsm = ap_ST_fsm_state48;
            break;
        case 67108864 : 
            ap_NS_fsm = ap_ST_fsm_state49;
            break;
        case 134217728 : 
            ap_NS_fsm = ap_ST_fsm_state50;
            break;
        case 268435456 : 
            ap_NS_fsm = ap_ST_fsm_state51;
            break;
        case 536870912 : 
            ap_NS_fsm = ap_ST_fsm_state24;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<30>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
            break;
    }
}

}

