****************************************
Report : qor
Design : fifo1_sram
Version: P-2019.03-SP1-VAL
Date   : Mon Jun 15 23:35:40 2020
****************************************
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 470 nets, 0 global routed, 8 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 468, routed nets = 8, across physical hierarchy nets = 0, parasitics cached nets = 468, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 156. (TIM-112)
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_slow'
Timing Path Group  'wclk'
----------------------------------------
Levels of Logic:                     14
Critical Path Length:              4.95
Critical Path Slack:               0.70
Critical Path Clk Period:          6.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'rclk'
----------------------------------------
Levels of Logic:                     14
Critical Path Length:              2.40
Critical Path Slack:               0.36
Critical Path Clk Period:          3.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              5
Hierarchical Port Count:            207
Leaf Cell Count:                    397
Buf/Inv Cell Count:                 122
Buf Cell Count:                      82
Inv Cell Count:                      40
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           293
Sequential Cell Count:              104
Macro Count:                          8
----------------------------------------


Area
----------------------------------------
Combinational Area:           300912.12
Noncombinational Area:           835.12
Buf/Inv Area:                    501.43
Total Buffer Area:               446.02
Total Inverter Area:              55.40
Macro/Black Box Area:          69436.17
Net Area:                             0
Net XLength:                       0.00
Net YLength:                       0.00
----------------------------------------
Cell Area (netlist):                         371183.41
Cell Area (netlist and physical only):       372883.64
Net Length:                        0.00


Design Rules
----------------------------------------
Total Number of Nets:               534
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
