{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 11:33:36 2017 " "Info: Processing started: Sat Apr 08 11:33:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb " "Info: Found entity 1: rgb" {  } { { "rgb.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/rgb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Info: Found entity 1: top_tb" {  } { { "top_tb.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top_tb.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_dds.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_dds " "Info: Found entity 1: vga_dds" {  } { { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_rom256.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sine_rom256.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_rom256 " "Info: Found entity 1: sine_rom256" {  } { { "sine_rom256.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/sine_rom256.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_rom256.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file square_rom256.v" { { "Info" "ISGN_ENTITY_NAME" "1 square_rom256 " "Info: Found entity 1: square_rom256" {  } { { "square_rom256.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/square_rom256.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dds_controller.v(18) " "Warning (10268): Verilog HDL information at dds_controller.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dds_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_controller " "Info: Found entity 1: dds_controller" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram800_wave.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram800_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram800_wave " "Info: Found entity 1: ram800_wave" {  } { { "ram800_wave.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/ram800_wave.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Info: Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "top.v" "pll" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/pll.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/pll.v" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Info: Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info: Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/pll.v" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jitter_key.v 1 1 " "Warning: Using design file jitter_key.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jitter_key " "Info: Found entity 1: jitter_key" {  } { { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jitter_key jitter_key:k1 " "Info: Elaborating entity \"jitter_key\" for hierarchy \"jitter_key:k1\"" {  } { { "top.v" "k1" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 jitter_key.v(57) " "Warning (10230): Verilog HDL assignment warning at jitter_key.v(57): truncated value with size 32 to match size of target (20)" {  } { { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_rom256 sine_rom256:sine_rom256_inst " "Info: Elaborating entity \"sine_rom256\" for hierarchy \"sine_rom256:sine_rom256_inst\"" {  } { { "top.v" "sine_rom256_inst" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\"" {  } { { "sine_rom256.v" "altsyncram_component" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/sine_rom256.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\"" {  } { { "sine_rom256.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/sine_rom256.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine_rom256.mif " "Info: Parameter \"init_file\" = \"sine_rom256.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sine_rom256.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/sine_rom256.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4681.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4681 " "Info: Found entity 1: altsyncram_4681" {  } { { "db/altsyncram_4681.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/db/altsyncram_4681.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4681 sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated " "Info: Elaborating entity \"altsyncram_4681\" for hierarchy \"sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_rom256 square_rom256:square_rom256_inst " "Info: Elaborating entity \"square_rom256\" for hierarchy \"square_rom256:square_rom256_inst\"" {  } { { "top.v" "square_rom256_inst" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram square_rom256:square_rom256_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\"" {  } { { "square_rom256.v" "altsyncram_component" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/square_rom256.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "square_rom256:square_rom256_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\"" {  } { { "square_rom256.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/square_rom256.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "square_rom256:square_rom256_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file square_rom256.mif " "Info: Parameter \"init_file\" = \"square_rom256.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "square_rom256.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/square_rom256.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6d81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6d81 " "Info: Found entity 1: altsyncram_6d81" {  } { { "db/altsyncram_6d81.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/db/altsyncram_6d81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6d81 square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated " "Info: Elaborating entity \"altsyncram_6d81\" for hierarchy \"square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_controller dds_controller:ctrl " "Info: Elaborating entity \"dds_controller\" for hierarchy \"dds_controller:ctrl\"" {  } { { "top.v" "ctrl" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dds_controller.v(22) " "Warning (10230): Verilog HDL assignment warning at dds_controller.v(22): truncated value with size 32 to match size of target (8)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dds_controller.v(49) " "Warning (10230): Verilog HDL assignment warning at dds_controller.v(49): truncated value with size 32 to match size of target (8)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dds_controller.v(61) " "Warning (10270): Verilog HDL Case Statement warning at dds_controller.v(61): incomplete case statement has no default case item" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_wave dds_controller.v(61) " "Warning (10240): Verilog HDL Always Construct warning at dds_controller.v(61): inferring latch(es) for variable \"o_wave\", which holds its previous value in one or more paths through the always construct" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dds_controller.v(83) " "Warning (10230): Verilog HDL assignment warning at dds_controller.v(83): truncated value with size 32 to match size of target (8)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dds_controller.v(95) " "Warning (10270): Verilog HDL Case Statement warning at dds_controller.v(95): incomplete case statement has no default case item" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "freq dds_controller.v(95) " "Warning (10240): Verilog HDL Always Construct warning at dds_controller.v(95): inferring latch(es) for variable \"freq\", which holds its previous value in one or more paths through the always construct" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[0\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[0\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[1\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[1\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[2\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[2\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[3\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[3\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[4\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[4\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[5\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[5\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[6\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[6\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[7\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[7\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[8\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[8\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[9\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[9\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[10\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[10\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[11\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[11\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[12\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[12\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[13\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[13\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[14\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[14\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[15\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[15\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[16\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[16\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[17\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[17\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[18\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[18\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[19\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[19\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[20\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[20\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[21\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[21\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[22\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[22\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[23\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[23\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[24\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[24\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[25\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[25\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[26\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[26\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[27\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[27\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[28\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[28\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[29\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[29\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[30\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[30\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[31\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[31\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wave\[0\] dds_controller.v(61) " "Info (10041): Inferred latch for \"o_wave\[0\]\" at dds_controller.v(61)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wave\[1\] dds_controller.v(61) " "Info (10041): Inferred latch for \"o_wave\[1\]\" at dds_controller.v(61)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wave\[2\] dds_controller.v(61) " "Info (10041): Inferred latch for \"o_wave\[2\]\" at dds_controller.v(61)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wave\[3\] dds_controller.v(61) " "Info (10041): Inferred latch for \"o_wave\[3\]\" at dds_controller.v(61)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wave\[4\] dds_controller.v(61) " "Info (10041): Inferred latch for \"o_wave\[4\]\" at dds_controller.v(61)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wave\[5\] dds_controller.v(61) " "Info (10041): Inferred latch for \"o_wave\[5\]\" at dds_controller.v(61)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wave\[6\] dds_controller.v(61) " "Info (10041): Inferred latch for \"o_wave\[6\]\" at dds_controller.v(61)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wave\[7\] dds_controller.v(61) " "Info (10041): Inferred latch for \"o_wave\[7\]\" at dds_controller.v(61)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_dds vga_dds:vga_dds " "Info: Elaborating entity \"vga_dds\" for hierarchy \"vga_dds:vga_dds\"" {  } { { "top.v" "vga_dds" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_dds.v(32) " "Warning (10230): Verilog HDL assignment warning at vga_dds.v(32): truncated value with size 32 to match size of target (10)" {  } { { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram800_wave vga_dds:vga_dds\|ram800_wave:ram800_wave " "Info: Elaborating entity \"ram800_wave\" for hierarchy \"vga_dds:vga_dds\|ram800_wave:ram800_wave\"" {  } { { "vga_dds.v" "ram800_wave" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component\"" {  } { { "ram800_wave.v" "altsyncram_component" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/ram800_wave.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component\"" {  } { { "ram800_wave.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/ram800_wave.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 800 " "Info: Parameter \"numwords_a\" = \"800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram800_wave.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/ram800_wave.v" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ksa1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ksa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ksa1 " "Info: Found entity 1: altsyncram_ksa1" {  } { { "db/altsyncram_ksa1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/db/altsyncram_ksa1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ksa1 vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component\|altsyncram_ksa1:auto_generated " "Info: Elaborating entity \"altsyncram_ksa1\" for hierarchy \"vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component\|altsyncram_ksa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb rgb:rgb " "Info: Elaborating entity \"rgb\" for hierarchy \"rgb:rgb\"" {  } { { "top.v" "rgb" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component\|altsyncram_ksa1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component\|altsyncram_ksa1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ksa1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/db/altsyncram_ksa1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "ram800_wave.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/ram800_wave.v" 78 0 0 } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 30 0 0 } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_6d81.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/db/altsyncram_6d81.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "square_rom256.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/square_rom256.v" 74 0 0 } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_4681.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/db/altsyncram_4681.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "sine_rom256.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/sine_rom256.v" 74 0 0 } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dds_controller:ctrl\|freq\[11\] dds_controller:ctrl\|freq\[22\] " "Info: Duplicate LATCH primitive \"dds_controller:ctrl\|freq\[11\]\" merged with LATCH primitive \"dds_controller:ctrl\|freq\[22\]\"" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dds_controller:ctrl\|freq\[8\] dds_controller:ctrl\|freq\[22\] " "Info: Duplicate LATCH primitive \"dds_controller:ctrl\|freq\[8\]\" merged with LATCH primitive \"dds_controller:ctrl\|freq\[22\]\"" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dds_controller:ctrl\|freq\[12\] dds_controller:ctrl\|freq\[21\] " "Info: Duplicate LATCH primitive \"dds_controller:ctrl\|freq\[12\]\" merged with LATCH primitive \"dds_controller:ctrl\|freq\[21\]\"" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dds_controller:ctrl\|freq\[7\] dds_controller:ctrl\|freq\[17\] " "Info: Duplicate LATCH primitive \"dds_controller:ctrl\|freq\[7\]\" merged with LATCH primitive \"dds_controller:ctrl\|freq\[17\]\"" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dds_controller:ctrl\|freq\[5\] dds_controller:ctrl\|freq\[15\] " "Info: Duplicate LATCH primitive \"dds_controller:ctrl\|freq\[5\]\" merged with LATCH primitive \"dds_controller:ctrl\|freq\[15\]\"" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dds_controller:ctrl\|freq\[3\] dds_controller:ctrl\|freq\[9\] " "Info: Duplicate LATCH primitive \"dds_controller:ctrl\|freq\[3\]\" merged with LATCH primitive \"dds_controller:ctrl\|freq\[9\]\"" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|o_wave\[1\] " "Warning: Latch dds_controller:ctrl\|o_wave\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|wave_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|wave_cnt\[0\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|o_wave\[2\] " "Warning: Latch dds_controller:ctrl\|o_wave\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|wave_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|wave_cnt\[0\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|o_wave\[3\] " "Warning: Latch dds_controller:ctrl\|o_wave\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|wave_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|wave_cnt\[0\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|o_wave\[4\] " "Warning: Latch dds_controller:ctrl\|o_wave\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|wave_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|wave_cnt\[0\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|o_wave\[5\] " "Warning: Latch dds_controller:ctrl\|o_wave\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|wave_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|wave_cnt\[0\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|o_wave\[6\] " "Warning: Latch dds_controller:ctrl\|o_wave\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|wave_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|wave_cnt\[0\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|o_wave\[7\] " "Warning: Latch dds_controller:ctrl\|o_wave\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|wave_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|wave_cnt\[0\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[24\] " "Warning: Latch dds_controller:ctrl\|freq\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[23\] " "Warning: Latch dds_controller:ctrl\|freq\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[22\] " "Warning: Latch dds_controller:ctrl\|freq\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[21\] " "Warning: Latch dds_controller:ctrl\|freq\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[20\] " "Warning: Latch dds_controller:ctrl\|freq\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[4\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[18\] " "Warning: Latch dds_controller:ctrl\|freq\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[17\] " "Warning: Latch dds_controller:ctrl\|freq\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[15\] " "Warning: Latch dds_controller:ctrl\|freq\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[4\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[14\] " "Warning: Latch dds_controller:ctrl\|freq\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[13\] " "Warning: Latch dds_controller:ctrl\|freq\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[10\] " "Warning: Latch dds_controller:ctrl\|freq\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[4\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[9\] " "Warning: Latch dds_controller:ctrl\|freq\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[2\] " "Warning: Latch dds_controller:ctrl\|freq\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[25\] " "Warning: Latch dds_controller:ctrl\|freq\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[4\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 75 -1 0 } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 13 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_BLANK VCC " "Warning (13410): Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" is stuck at GND" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga " "Warning: Ignored assignments for entity \"vga\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity vga -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity vga -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ZXOPEN2017/DE2/class/vga_dds/vga.map.smsg " "Info: Generated suppressed messages file D:/ZXOPEN2017/DE2/class/vga_dds/vga.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "404 " "Info: Implemented 404 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "343 " "Info: Implemented 343 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "21 " "Info: Implemented 21 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 11:33:39 2017 " "Info: Processing ended: Sat Apr 08 11:33:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
