INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/uart_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_1/project_1.srcs/sources_1/new/uart_data_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_data_tb
