
---------- Begin Simulation Statistics ----------
final_tick                               158146741250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1969                       # Simulator instruction rate (inst/s)
host_mem_usage                               25099728                       # Number of bytes of host memory used
host_op_rate                                     2019                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 67294.22                       # Real time elapsed on the host
host_tick_rate                                 743166                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   132495209                       # Number of instructions simulated
sim_ops                                     135866668                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050011                       # Number of seconds simulated
sim_ticks                                 50010791250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.139232                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  260120                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               346184                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4423                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23113                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            326820                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42424                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52177                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9753                       # Number of indirect misses.
system.cpu.branchPred.lookups                  595974                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  104481                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6683                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3336290                       # Number of instructions committed
system.cpu.committedOps                       3701139                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.671443                       # CPI: cycles per instruction
system.cpu.discardedOps                         69223                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1913673                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            826934                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           371461                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7615063                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.272372                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4408                       # number of quiesce instructions executed
system.cpu.numCycles                         12248999                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4408                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2222338     60.04%     60.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14334      0.39%     60.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                 896613     24.23%     84.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite                567854     15.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3701139                       # Class of committed instruction
system.cpu.quiesceCycles                     67768267                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4633936                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          344                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13811                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1953792                       # Transaction distribution
system.membus.trans_dist::ReadResp            1958821                       # Transaction distribution
system.membus.trans_dist::WriteReq            1064033                       # Transaction distribution
system.membus.trans_dist::WriteResp           1064029                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4058                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2767                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1950                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1951                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            477                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4552                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         1276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        71500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       108946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5946208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5946208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6056430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        30528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        30528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        24320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35876                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       651584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98804                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       810584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    190277208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    190277208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               191118320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3030316                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000121                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011019                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3029948     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     368      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3030316                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7875273430                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            90042000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             2252218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17669497                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           86274190                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11920936008                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            2390250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931312                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4914139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982828                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931312                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4914139                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4914139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4914139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9828279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2179717                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2179703                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4066451                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4066451                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        40360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        71500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       299272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       348424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       151552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11792642                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11976962                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     12492322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        31196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        63425                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4787316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5573748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2424832                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    188681964                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    191631084                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    198830444                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        21182348500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             42.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         13692661                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          730                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  17111694052                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10610168000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1867776                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       344064                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13104372                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     10483497                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5896967                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7862623                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     37347459                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7862623                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5896967                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13759590                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13104372                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     10483497                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13759590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13759590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     51107050                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       983040                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       697344                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5896967                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13759590                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19656558                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5896967                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027562                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7924530                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5896967                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19656558                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2027562                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27581087                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1949307                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1949307                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1023799                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1023794                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       125060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5804143                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5946207                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4000884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    185732556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    190277208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3706110                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3706110    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3706110                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8568813930                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         17.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10770265000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    100046264                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2359296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2424832                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104830392                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2373104                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2428020                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4801124                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     25011566                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        73728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        75776                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25161070                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       593276                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        75908                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       669184                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2000493523                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     47175738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48486175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2096155437                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47451839                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48549922                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     96001760                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2047945362                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     95725660                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48486175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2192157198                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    166854668                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     62722208                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    229904556                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     92930048                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    125960204                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    218890252                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     41713667                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1960069                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     43683976                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     23232512                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3936259                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27168771                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2620874                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3336373287                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1254173478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931312                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4597098951                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1858199914                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2518660490                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4376860404                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2620874                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5194573201                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3772833968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931312                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8973959355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        30528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        24320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        54848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        30528                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        30528                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          477                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          380                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          857                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       610428                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       486295                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1096723                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       610428                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       610428                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       610428                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       486295                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1096723                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1641588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    123011084                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         391808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          125145880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       259712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2359296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     62721472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        65782848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        25666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1922051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1955429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4058                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        36864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       980023                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1027857                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     32824676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2459690817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7834469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2502377524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5193119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     47175738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1254158761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7862623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1315373070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5193119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     80000414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3713849578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7862623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2027562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7834469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3817750594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     62530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2900726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000313643500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3379                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3380                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3496346                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1092800                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1955429                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1027857                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1955429                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1027857                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1444                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            122214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            122078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            122159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            122084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            122310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            122093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            122133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            122190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            122169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           122056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           122051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           122056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           122166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           122088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           122043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             64228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             64376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             64254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             64238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             64292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             64226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             64232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            64197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            64202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            64267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            64210                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65625259280                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9769925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            116917365530                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33585.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59835.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5505                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1821990                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  955442                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1955420                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1027857                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1696386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   68996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   10116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 167905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 161122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  75846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   7287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  16723                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       204404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.626817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   849.208165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.600241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5574      2.73%      2.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5838      2.86%      5.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3113      1.52%      7.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3188      1.56%      8.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3268      1.60%     10.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3519      1.72%     11.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2454      1.20%     13.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3521      1.72%     14.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       173929     85.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       204404                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     578.104438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1026.803814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2394     70.83%     70.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      0.15%     70.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.06%     71.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.15%     71.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            5      0.15%     71.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.12%     71.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.06%     71.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.18%     71.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          289      8.55%     80.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.09%     80.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.15%     80.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.09%     80.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.06%     80.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.06%     80.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     80.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            6      0.18%     80.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          461     13.64%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.06%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            3      0.09%     94.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           84      2.49%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            7      0.21%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.03%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.03%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.03%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            2      0.06%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.03%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           79      2.34%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3380                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     304.171057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     55.367027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    453.181739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2327     68.87%     68.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            27      0.80%     69.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            24      0.71%     70.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           10      0.30%     70.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           11      0.33%     71.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.18%     71.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.09%     71.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      0.21%     71.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.03%     71.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.15%     71.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.09%     71.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.03%     71.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.06%     71.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     71.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     71.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     71.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     71.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.03%     71.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     72.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.03%     72.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.03%     72.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            3      0.09%     72.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.03%     72.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           43      1.27%     73.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          895     26.49%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1376-1407            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1664-1695            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3379                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              125055040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   92416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                65782272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               125145880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             65782848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2500.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1315.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2502.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1315.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50010838875                       # Total gap between requests
system.mem_ctrls.avgGap                      16763.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1641588                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    122924812                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       385664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       260416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2359296                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     62720192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 32824675.614385526627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2457965749.542105197906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027562.401344729820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7711615.640554377809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5207196.156889439560                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 47175738.296282209456                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1254133166.709295034409                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7862623.049380367622                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982827.881172545953                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        25666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1922051                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4058                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        36864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       980023                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2136713320                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 114280745730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    229176370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    270730110                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  60662810020                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31383543570                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 921064995205                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   7482406360                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1143458200                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     83250.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59457.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    144136.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44222.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14948942.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    851333.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    939840.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1217839.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1488877.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         100866431.924992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         70399837.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3553872056.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1428467045.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     962121700.124950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     273380732.400011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6867887750.250237                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        137.328116                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13879355700                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33428617550                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8816                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4408                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9609605.518376                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2587598.643059                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4408    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        22250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16384375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4408                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    115787600125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42359141125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1254524                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1254524                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1254524                       # number of overall hits
system.cpu.icache.overall_hits::total         1254524                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          477                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            477                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          477                       # number of overall misses
system.cpu.icache.overall_misses::total           477                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     20656875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     20656875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     20656875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     20656875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1255001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1255001                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1255001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1255001                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000380                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000380                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000380                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000380                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43305.817610                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43305.817610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43305.817610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43305.817610                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          477                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          477                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          477                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          477                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19919500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19919500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19919500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19919500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000380                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000380                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000380                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000380                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41759.958071                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41759.958071                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41759.958071                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41759.958071                       # average overall mshr miss latency
system.cpu.icache.replacements                    322                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1254524                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1254524                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          477                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           477                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     20656875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     20656875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1255001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1255001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000380                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000380                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43305.817610                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43305.817610                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          477                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          477                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19919500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19919500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41759.958071                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41759.958071                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           430.805078                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4013642                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               322                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12464.726708                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   430.805078                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.841416                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.841416                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2510479                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2510479                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1421195                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1421195                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1421195                       # number of overall hits
system.cpu.dcache.overall_hits::total         1421195                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8242                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8242                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8242                       # number of overall misses
system.cpu.dcache.overall_misses::total          8242                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    615293250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    615293250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    615293250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    615293250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1429437                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1429437                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1429437                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1429437                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005766                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005766                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005766                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005766                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74653.391167                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74653.391167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74653.391167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74653.391167                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4058                       # number of writebacks
system.cpu.dcache.writebacks::total              4058                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1740                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1740                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1740                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1740                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6502                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6502                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6502                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6502                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44719                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44719                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    487805500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    487805500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    487805500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    487805500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     97459000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97459000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004549                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004549                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004549                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004549                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75023.915718                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75023.915718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75023.915718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75023.915718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2179.364476                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2179.364476                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6503                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       897784                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          897784                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    353168875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    353168875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       902351                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       902351                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77330.605430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77330.605430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4485                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4485                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    345248125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    345248125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     97459000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     97459000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005045                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005045                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75845.370167                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75845.370167                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21729.988852                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21729.988852                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       523411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         523411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    262124375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    262124375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       527086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       527086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71326.360544                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71326.360544                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1725                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1725                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1950                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1950                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40234                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40234                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    142557375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    142557375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73106.346154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73106.346154                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              662789                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6503                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.920498                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5724251                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5724251                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158146741250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               158148935000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1969                       # Simulator instruction rate (inst/s)
host_mem_usage                               25099728                       # Number of bytes of host memory used
host_op_rate                                     2019                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 67294.29                       # Real time elapsed on the host
host_tick_rate                                 743198                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   132496989                       # Number of instructions simulated
sim_ops                                     135868866                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050013                       # Number of seconds simulated
sim_ticks                                 50012985000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.127899                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  260219                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               346368                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4423                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23132                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            326866                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42424                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52177                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9753                       # Number of indirect misses.
system.cpu.branchPred.lookups                  596262                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  104569                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6683                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3338070                       # Number of instructions committed
system.cpu.committedOps                       3703337                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.670537                       # CPI: cycles per instruction
system.cpu.discardedOps                         69272                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1914781                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            827382                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           371636                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7616403                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.272440                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4408                       # number of quiesce instructions executed
system.cpu.numCycles                         12252509                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4408                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2223617     60.04%     60.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14335      0.39%     60.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                 897111     24.22%     84.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite                568273     15.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3703337                       # Class of committed instruction
system.cpu.quiesceCycles                     67768267                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4636106                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          344                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6858                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13827                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1953792                       # Transaction distribution
system.membus.trans_dist::ReadResp            1958829                       # Transaction distribution
system.membus.trans_dist::WriteReq            1064396                       # Transaction distribution
system.membus.trans_dist::WriteResp           1064393                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4061                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2772                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1950                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1951                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            478                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4559                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         1279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        71500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       108967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5946935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5946935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6057181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        30592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        30592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        24384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35876                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       652160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        98804                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       811224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    190300440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    190300440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               191142256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3030687                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000122                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011034                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3030318     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     369      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3030687                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7877117805                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            90042000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             2255843                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17669497                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           86312815                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11921322758                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            2395250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982785                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4913924                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982785                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931139                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4913924                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4913924                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4913924                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9827848                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2180449                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2180434                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4066451                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4066451                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        40360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        71500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       299272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       348424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       151552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11794105                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11978425                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     12493785                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        31196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        63425                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        98804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4787316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5573748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2424832                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    188705356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    191654476                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    198853836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        21184541500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             42.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         13694489                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          730                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  17113067016                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10612361000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1867776                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       344064                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13103797                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     10483038                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5896709                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7862278                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     37345821                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7862278                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5896709                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13758987                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13103797                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     10483038                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13758987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13758987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     51104808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       983040                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       697344                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5896709                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13758987                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19655695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5896709                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027473                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7924182                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5896709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19655695                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2027473                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27579878                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1949307                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1949307                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1024162                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1024158                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       125060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5804870                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5946934                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4000884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    185755788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    190300440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3706816                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3706816    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3706816                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8570974805                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         17.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10770629000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    100050632                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2359296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2424832                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104834760                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2373196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2428020                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4801216                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     25012658                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        73728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        75776                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25162162                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       593299                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        75908                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       669207                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2000493112                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     47173669                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48484049                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2096150830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47451597                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48547792                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95999389                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2047944709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     95721461                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48484049                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2192150219                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    166854668                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     62745632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    229927980                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     92930048                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    125960204                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    218890252                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     41713667                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1960801                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     43684708                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     23232512                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3936259                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27168771                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      2620759                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3336226942                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1254586824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4597365664                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1858118407                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2518550013                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4376668419                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      2620759                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5194345349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3773136836                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8974034083                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        30592                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        24384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        54976                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        30592                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        30592                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          478                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          381                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          859                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       611681                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       487553                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1099235                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       611681                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       611681                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       611681                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       487553                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1099235                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1641588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    123011084                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         392192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          125146264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       259904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2359296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     62744704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        65806272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        25666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1922051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1955435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4061                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        36864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       980386                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1028223                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     32823236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2459582926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7841803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2502275439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5196730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     47173669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1254568269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7862278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1315783731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5196730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     79996905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3714151195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7862278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2027473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7841803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3818059170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     62530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2901089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000313643500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3385                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3386                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3496368                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1093161                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1955435                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1028223                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1955435                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1028223                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1444                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            122217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            122078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            122160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            122084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            122310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            122094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            122133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            122191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            122169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           122056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           122051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           122056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           122166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           122088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           122043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             64229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             64379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             64270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             64270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             64324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             64258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             64264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            64229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            64224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            64283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            64210                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65625699905                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9769955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            116917963655                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33585.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59835.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5505                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1821992                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  955761                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1955426                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1028223                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1696386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   68996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   10116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 167911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 161129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  75857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   7287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  16723                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       204438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.585498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   849.110731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.665955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5582      2.73%      2.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5841      2.86%      5.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3113      1.52%      7.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3190      1.56%      8.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3268      1.60%     10.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3519      1.72%     11.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2454      1.20%     13.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3521      1.72%     14.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       173950     85.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       204438                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     577.081807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1026.180562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2400     70.88%     70.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      0.15%     71.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.06%     71.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.15%     71.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            5      0.15%     71.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.12%     71.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.06%     71.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.18%     71.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          289      8.54%     80.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.09%     80.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.15%     80.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.09%     80.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.06%     80.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.06%     80.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     80.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            6      0.18%     80.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          461     13.61%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%     94.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.06%     94.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            3      0.09%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           84      2.48%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            7      0.21%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.03%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.03%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.03%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            2      0.06%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.03%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           79      2.33%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3386                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     303.722895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     55.335824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    452.907703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2330     68.83%     68.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            28      0.83%     69.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            25      0.74%     70.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           10      0.30%     70.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           12      0.35%     71.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.18%     71.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.09%     71.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      0.21%     71.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.03%     71.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.15%     71.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.09%     71.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.03%     71.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.06%     71.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     71.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     71.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     71.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     71.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.03%     72.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     72.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.03%     72.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.03%     72.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            3      0.09%     72.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.03%     72.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           43      1.27%     73.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          895     26.44%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1376-1407            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1664-1695            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3385                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              125055424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   92416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                65804288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               125146264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             65806272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2500.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1315.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2502.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1315.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50013032000                       # Total gap between requests
system.mem_ctrls.avgGap                      16762.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1641588                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    122924812                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       386048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       260608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2359296                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     62742016                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 32823235.805661268532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2457857934.294463634491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027473.465141102672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7718955.387285921723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5210806.753486119211                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 47173668.998161174357                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1254514522.578486204147                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7862278.166360195726                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982784.770795024466                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        25666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1922051                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4061                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        36864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       980386                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2136713320                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 114280745730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    229176370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    271328235                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  60664894020                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31383543570                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 921139216705                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   7482406360                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1143458200                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     83250.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59457.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    144136.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44276.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14938412.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    851333.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    939567.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1217839.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1488877.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         100880741.249992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         70412579.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3553882968.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1428952068                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478817110.799897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     962185085.474950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     273381064.200011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6868511618.475238                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        137.334567                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13879355700                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705452750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33430788550                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8816                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4408                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9609605.518376                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2587598.643059                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4408    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        22250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16384375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4408                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    115789793875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42359141125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1255105                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1255105                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1255105                       # number of overall hits
system.cpu.icache.overall_hits::total         1255105                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          478                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            478                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          478                       # number of overall misses
system.cpu.icache.overall_misses::total           478                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     20700000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     20700000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     20700000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     20700000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1255583                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1255583                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1255583                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1255583                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000381                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000381                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000381                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000381                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43305.439331                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43305.439331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43305.439331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43305.439331                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          478                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          478                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          478                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          478                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19960875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19960875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19960875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19960875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000381                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000381                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000381                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000381                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41759.152720                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41759.152720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41759.152720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41759.152720                       # average overall mshr miss latency
system.cpu.icache.replacements                    323                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1255105                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1255105                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          478                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           478                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     20700000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     20700000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1255583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1255583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000381                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000381                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43305.439331                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43305.439331                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19960875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19960875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000381                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000381                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41759.152720                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41759.152720                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           430.805174                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32838709                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               756                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          43437.445767                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   430.805174                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.841416                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.841416                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2511644                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2511644                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1422122                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1422122                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1422122                       # number of overall hits
system.cpu.dcache.overall_hits::total         1422122                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8249                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8249                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8249                       # number of overall misses
system.cpu.dcache.overall_misses::total          8249                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    616138875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    616138875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    616138875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    616138875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1430371                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1430371                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1430371                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1430371                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005767                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005767                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005767                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005767                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74692.553643                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74692.553643                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74692.553643                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74692.553643                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4061                       # number of writebacks
system.cpu.dcache.writebacks::total              4061                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1740                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1740                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1740                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1740                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6509                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6509                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44719                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44719                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    488641375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    488641375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    488641375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    488641375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     97459000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97459000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004551                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004551                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004551                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004551                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75071.650791                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75071.650791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75071.650791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75071.650791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2179.364476                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2179.364476                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6510                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       898292                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          898292                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    354014500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    354014500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       902866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       902866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77397.135986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77397.135986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4559                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4559                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4485                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4485                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    346084000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    346084000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     97459000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     97459000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75912.261461                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75912.261461                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21729.988852                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21729.988852                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       523830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         523830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    262124375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    262124375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       527505                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       527505                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006967                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006967                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71326.360544                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71326.360544                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1725                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1725                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1950                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1950                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40234                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40234                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    142557375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    142557375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73106.346154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73106.346154                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1445131                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7022                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            205.800484                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5727994                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5727994                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158148935000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
