{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553310621368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553310621373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 20:10:21 2019 " "Processing started: Fri Mar 22 20:10:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553310621373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310621373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xlr8_top -c xlr8_16MHz " "Command: quartus_map --read_settings_files=on --write_settings_files=off xlr8_top -c xlr8_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310621373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553310621901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553310621901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8core/extras/quartus/xlr8_atmega328clone_16mhz.qxp 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8core/extras/quartus/xlr8_atmega328clone_16mhz.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_atmega328clone " "Found entity 1: xlr8_atmega328clone" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310629415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_osc " "Found entity 1: int_osc" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310629418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310629421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/ip/pll16/pll16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/ip/pll16/pll16.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll16 " "Found entity 1: pll16" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310629426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2p16384x16 " "Found entity 1: ram2p16384x16" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310629430 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "xlr8_alorium_top.v(423) " "Verilog HDL warning at xlr8_alorium_top.v(423): extended using \"x\" or \"z\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 423 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1553310629434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_alorium_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_alorium_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_alorium_top " "Found entity 1: xlr8_alorium_top" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310629436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8build/extras/rtl/openxlr8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8build/extras/rtl/openxlr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 openxlr8 " "Found entity 1: openxlr8" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310629441 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library_package.vhd " "Can't analyze file -- file ../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library_package.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553310629444 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd " "Can't analyze file -- file ../../../XLR8Float/extras/rtl/xlr8_float/xlr8_float_add1/dspba_library.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553310629447 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../XLR8Servo/extras/rtl/xlr8_servo.v " "Can't analyze file -- file ../../../XLR8Servo/extras/rtl/xlr8_servo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553310629449 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../XLR8NeoPixel/extras/rtl/xlr8_neopixel.v " "Can't analyze file -- file ../../../XLR8NeoPixel/extras/rtl/xlr8_neopixel.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553310629451 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../XLR8Quadrature/extras/rtl/xlr8_quadrature.v " "Can't analyze file -- file ../../../XLR8Quadrature/extras/rtl/xlr8_quadrature.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553310629454 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../XLR8PID/extras/rtl/xlr8_pid.v " "Can't analyze file -- file ../../../XLR8PID/extras/rtl/xlr8_pid.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553310629456 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alorium_lfsr.v(200) " "Verilog HDL information at alorium_lfsr.v(200): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 200 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553310629458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8build/extras/rtl/alorium_lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8build/extras/rtl/alorium_lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alorium_lfsr " "Found entity 1: alorium_lfsr" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310629460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8build/extras/rtl/xlr8_lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8build/extras/rtl/xlr8_lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_lfsr " "Found entity 1: xlr8_lfsr" {  } { { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310629463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/arduino/libraries/xlr8build/extras/rtl/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/arduino/libraries/xlr8build/extras/rtl/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../rtl/debouncer.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/debouncer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310629466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "feedback alorium_lfsr.v(53) " "Verilog HDL Implicit Net warning at alorium_lfsr.v(53): created implicit net for \"feedback\"" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629467 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "openxlr8 openxlr8.v(156) " "Verilog HDL Parameter Declaration warning at openxlr8.v(156): Parameter Declaration in module \"openxlr8\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 156 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1553310629469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xlr8_alorium_top " "Elaborating entity \"xlr8_alorium_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553310629584 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_clocks.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_clocks.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_clocks " "Found entity 1: xlr8_clocks" {  } { { "xlr8_clocks.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629601 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553310629601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_clocks xlr8_clocks:clocks_inst " "Elaborating entity \"xlr8_clocks\" for hierarchy \"xlr8_clocks:clocks_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "clocks_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 xlr8_clocks.v(215) " "Verilog HDL assignment warning at xlr8_clocks.v(215): truncated value with size 32 to match size of target (4)" {  } { { "xlr8_clocks.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310629605 "|xlr8_alorium_top|xlr8_clocks:clocks_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 xlr8_clocks.v(304) " "Verilog HDL assignment warning at xlr8_clocks.v(304): truncated value with size 32 to match size of target (6)" {  } { { "xlr8_clocks.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310629605 "|xlr8_alorium_top|xlr8_clocks:clocks_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkx1 xlr8_clocks.v(54) " "Output port \"clkx1\" at xlr8_clocks.v(54) has no driver" {  } { { "xlr8_clocks.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553310629605 "|xlr8_alorium_top|xlr8_clocks:clocks_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll16 xlr8_clocks:clocks_inst\|pll16:pll_inst " "Elaborating entity \"pll16\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\"" {  } { { "xlr8_clocks.v" "pll_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "altpll_component" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 8 " "Parameter \"clk0_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 1953 " "Parameter \"clk2_phase_shift\" = \"1953\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 2 " "Parameter \"clk4_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 1953 " "Parameter \"clk4_phase_shift\" = \"1953\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 62500 " "Parameter \"inclk0_input_frequency\" = \"62500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll16 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629657 ""}  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553310629657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll16_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll16_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll16_altpll " "Found entity 1: pll16_altpll" {  } { { "db/pll16_altpll.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310629699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll16_altpll xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated " "Elaborating entity \"pll16_altpll\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_osc xlr8_clocks:clocks_inst\|int_osc:int_osc_inst " "Elaborating entity \"int_osc\" for hierarchy \"xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\"" {  } { { "xlr8_clocks.v" "int_osc_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_int_osc xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0 " "Elaborating entity \"altera_int_osc\" for hierarchy \"xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0\"" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" "int_osc_0" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629713 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/synch.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/synch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 synch " "Found entity 1: synch" {  } { { "synch.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/synch.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629727 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553310629727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synch xlr8_clocks:clocks_inst\|synch:lock_sync " "Elaborating entity \"synch\" for hierarchy \"xlr8_clocks:clocks_inst\|synch:lock_sync\"" {  } { { "xlr8_clocks.v" "lock_sync" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629730 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_xb_pinmux.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_xb_pinmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_xb_pinmux " "Found entity 1: xlr8_xb_pinmux" {  } { { "xlr8_xb_pinmux.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_xb_pinmux.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553310629748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_xb_pinmux xlr8_xb_pinmux:xb_pinmux_inst " "Elaborating entity \"xlr8_xb_pinmux\" for hierarchy \"xlr8_xb_pinmux:xb_pinmux_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "xb_pinmux_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629750 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_irq.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_irq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_irq " "Found entity 1: xlr8_irq" {  } { { "xlr8_irq.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629766 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553310629766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_irq xlr8_irq:xlr8_irq_inst " "Elaborating entity \"xlr8_irq\" for hierarchy \"xlr8_irq:xlr8_irq_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "xlr8_irq_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xack_re xlr8_irq.v(83) " "Verilog HDL or VHDL warning at xlr8_irq.v(83): object \"xack_re\" assigned a value but never read" {  } { { "xlr8_irq.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553310629769 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 xlr8_irq.v(131) " "Verilog HDL assignment warning at xlr8_irq.v(131): truncated value with size 8 to match size of target (2)" {  } { { "xlr8_irq.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310629770 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 xlr8_irq.v(133) " "Verilog HDL assignment warning at xlr8_irq.v(133): truncated value with size 8 to match size of target (2)" {  } { { "xlr8_irq.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310629770 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 xlr8_irq.v(134) " "Verilog HDL assignment warning at xlr8_irq.v(134): truncated value with size 8 to match size of target (2)" {  } { { "xlr8_irq.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310629770 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 xlr8_irq.v(135) " "Verilog HDL assignment warning at xlr8_irq.v(135): truncated value with size 8 to match size of target (2)" {  } { { "xlr8_irq.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310629770 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_iomux328.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_iomux328.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_iomux328 " "Found entity 1: xlr8_iomux328" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553310629786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_iomux328 xlr8_iomux328:iomux328_inst " "Elaborating entity \"xlr8_iomux328\" for hierarchy \"xlr8_iomux328:iomux328_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "iomux328_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629789 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_iomux328.v(418) " "Verilog HDL or VHDL warning at xlr8_iomux328.v(418): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553310629791 "|xlr8_alorium_top|xlr8_iomux328:iomux328_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_d_mem.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_d_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_d_mem " "Found entity 1: xlr8_d_mem" {  } { { "xlr8_d_mem.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629805 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553310629805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_d_mem xlr8_d_mem:d_mem_inst " "Elaborating entity \"xlr8_d_mem\" for hierarchy \"xlr8_d_mem:d_mem_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "d_mem_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629808 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_d_mem.v(100) " "Verilog HDL or VHDL warning at xlr8_d_mem.v(100): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_d_mem.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553310629809 "|xlr8_alorium_top|xlr8_d_mem:d_mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Elaborating entity \"altsyncram\" for hierarchy \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\"" {  } { { "xlr8_d_mem.v" "altsyncram_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Elaborated megafunction instantiation \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\"" {  } { { "xlr8_d_mem.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Instantiated megafunction \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629860 ""}  } { { "xlr8_d_mem.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553310629860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s4h1 " "Found entity 1: altsyncram_s4h1" {  } { { "db/altsyncram_s4h1.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_s4h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310629900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s4h1 xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\|altsyncram_s4h1:auto_generated " "Elaborating entity \"altsyncram_s4h1\" for hierarchy \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\|altsyncram_s4h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629902 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_p_mem.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_p_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_p_mem " "Found entity 1: xlr8_p_mem" {  } { { "xlr8_p_mem.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629925 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553310629925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_p_mem xlr8_p_mem:p_mem_inst " "Elaborating entity \"xlr8_p_mem\" for hierarchy \"xlr8_p_mem:p_mem_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "p_mem_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629930 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_p_mem.v(52) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(52): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553310629931 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_rd_addr xlr8_p_mem.v(66) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(66): object \"core_rd_addr\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553310629931 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rw_addr xlr8_p_mem.v(67) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(67): object \"rw_addr\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553310629931 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2p16384x16 xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst " "Elaborating entity \"ram2p16384x16\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\"" {  } { { "xlr8_p_mem.v" "ram16k.ram2p16384x16_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "altsyncram_component" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553310629950 ""}  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553310629950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4hh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4hh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4hh2 " "Found entity 1: altsyncram_4hh2" {  } { { "db/altsyncram_4hh2.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310629995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310629995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4hh2 xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated " "Elaborating entity \"altsyncram_4hh2\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310629996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310630034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310630034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_97a:decode2 " "Elaborating entity \"decode_97a\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_97a:decode2\"" {  } { { "db/altsyncram_4hh2.tdf" "decode2" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310630036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/decode_2j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310630080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310630080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2j9 xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_2j9:rden_decode_a " "Elaborating entity \"decode_2j9\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_2j9:rden_decode_a\"" {  } { { "db/altsyncram_4hh2.tdf" "rden_decode_a" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310630081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_83b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_83b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_83b " "Found entity 1: mux_83b" {  } { { "db/mux_83b.tdf" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/mux_83b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310630122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310630122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_83b xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|mux_83b:mux4 " "Elaborating entity \"mux_83b\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|mux_83b:mux4\"" {  } { { "db/altsyncram_4hh2.tdf" "mux4" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310630124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_atmega328clone xlr8_atmega328clone:uc_top_wrp_vlog_inst " "Elaborating entity \"xlr8_atmega328clone\" for hierarchy \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "uc_top_wrp_vlog_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310630136 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_gpio.v 1 1 " "Using design file /users/user/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_gpio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_gpio " "Found entity 1: xlr8_gpio" {  } { { "xlr8_gpio.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_gpio.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553310630249 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553310630249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_gpio xlr8_gpio:gpio_inst " "Elaborating entity \"xlr8_gpio\" for hierarchy \"xlr8_gpio:gpio_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "gpio_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310630253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openxlr8 openxlr8:xb_openxlr8_inst " "Elaborating entity \"openxlr8\" for hierarchy \"openxlr8:xb_openxlr8_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "xb_openxlr8_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310630257 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddoe\[0\]\[19..14\] 0 openxlr8.v(167) " "Net \"xbs_ddoe\[0\]\[19..14\]\" at openxlr8.v(167) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553310630258 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddoe\[0\]\[4..3\] 0 openxlr8.v(167) " "Net \"xbs_ddoe\[0\]\[4..3\]\" at openxlr8.v(167) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553310630258 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddoe\[0\]\[1..0\] 0 openxlr8.v(167) " "Net \"xbs_ddoe\[0\]\[1..0\]\" at openxlr8.v(167) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553310630258 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddov\[0\]\[19..14\] 0 openxlr8.v(168) " "Net \"xbs_ddov\[0\]\[19..14\]\" at openxlr8.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553310630258 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddov\[0\]\[4..3\] 0 openxlr8.v(168) " "Net \"xbs_ddov\[0\]\[4..3\]\" at openxlr8.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553310630258 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddov\[0\]\[1..0\] 0 openxlr8.v(168) " "Net \"xbs_ddov\[0\]\[1..0\]\" at openxlr8.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553310630258 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvoe\[0\]\[19..14\] 0 openxlr8.v(169) " "Net \"xbs_pvoe\[0\]\[19..14\]\" at openxlr8.v(169) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 169 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553310630258 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvoe\[0\]\[4..3\] 0 openxlr8.v(169) " "Net \"xbs_pvoe\[0\]\[4..3\]\" at openxlr8.v(169) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 169 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553310630258 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvoe\[0\]\[1..0\] 0 openxlr8.v(169) " "Net \"xbs_pvoe\[0\]\[1..0\]\" at openxlr8.v(169) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 169 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553310630258 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvov\[0\]\[19..14\] 0 openxlr8.v(170) " "Net \"xbs_pvov\[0\]\[19..14\]\" at openxlr8.v(170) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 170 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553310630258 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvov\[0\]\[4..3\] 0 openxlr8.v(170) " "Net \"xbs_pvov\[0\]\[4..3\]\" at openxlr8.v(170) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 170 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553310630258 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvov\[0\]\[1..0\] 0 openxlr8.v(170) " "Net \"xbs_pvov\[0\]\[1..0\]\" at openxlr8.v(170) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 170 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553310630258 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_lfsr openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst " "Elaborating entity \"xlr8_lfsr\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\"" {  } { { "../rtl/openxlr8.v" "lfsr_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310630261 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_we xlr8_lfsr.v(72) " "Verilog HDL or VHDL warning at xlr8_lfsr.v(72): object \"data_we\" assigned a value but never read" {  } { { "../rtl/xlr8_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553310630262 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alorium_lfsr openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst " "Elaborating entity \"alorium_lfsr\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\"" {  } { { "../rtl/xlr8_lfsr.v" "lfsr_inst" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310630264 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "feedback alorium_lfsr.v(53) " "Verilog HDL or VHDL warning at alorium_lfsr.v(53): object \"feedback\" assigned a value but never read" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553310630266 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alorium_lfsr.v(109) " "Verilog HDL assignment warning at alorium_lfsr.v(109): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310630266 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alorium_lfsr.v(123) " "Verilog HDL assignment warning at alorium_lfsr.v(123): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310630266 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alorium_lfsr.v(137) " "Verilog HDL assignment warning at alorium_lfsr.v(137): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310630266 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alorium_lfsr.v(151) " "Verilog HDL assignment warning at alorium_lfsr.v(151): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310630266 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alorium_lfsr.v(165) " "Verilog HDL assignment warning at alorium_lfsr.v(165): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310630266 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 alorium_lfsr.v(216) " "Verilog HDL assignment warning at alorium_lfsr.v(216): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310630266 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 alorium_lfsr.v(217) " "Verilog HDL assignment warning at alorium_lfsr.v(217): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310630266 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alorium_lfsr.v(220) " "Verilog HDL assignment warning at alorium_lfsr.v(220): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310630266 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 alorium_lfsr.v(227) " "Verilog HDL assignment warning at alorium_lfsr.v(227): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310630266 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alorium_lfsr.v(255) " "Verilog HDL assignment warning at alorium_lfsr.v(255): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310630266 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alorium_lfsr.v(267) " "Verilog HDL assignment warning at alorium_lfsr.v(267): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310630266 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 alorium_lfsr.v(272) " "Verilog HDL assignment warning at alorium_lfsr.v(272): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553310630266 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|debouncer:f1 " "Elaborating entity \"debouncer\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|debouncer:f1\"" {  } { { "../rtl/alorium_lfsr.v" "f1" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310630268 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1553310630562 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1553310631059 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT9 " "Inserted always-enabled tri-state buffer between \"JT9\" and its non-tri-state driver." {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 103 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1553310631074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT6 " "Inserted always-enabled tri-state buffer between \"JT6\" and its non-tri-state driver." {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 105 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1553310631074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT5 " "Inserted always-enabled tri-state buffer between \"JT5\" and its non-tri-state driver." {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 106 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1553310631074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT1 " "Inserted always-enabled tri-state buffer between \"JT1\" and its non-tri-state driver." {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1553310631074 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1553310631074 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D13 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D13\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1553310631075 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D12 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D12\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1553310631075 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D11 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D11\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1553310631075 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D10 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D10\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1553310631075 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D9 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D9\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1553310631075 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D8 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D8\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1553310631075 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1553310631075 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portd_pads\[7\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portd_pads\[7\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310631160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portd_pads\[6\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portd_pads\[6\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310631160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portd_pads\[5\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portd_pads\[5\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310631160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portd_pads\[2\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portd_pads\[2\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310631160 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1553310631160 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portb_pads\[5\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portb_pads\[5\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310631160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portb_pads\[4\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portb_pads\[4\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310631160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portb_pads\[3\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portb_pads\[3\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310631160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portb_pads\[2\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portb_pads\[2\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310631160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portb_pads\[1\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portb_pads\[1\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310631160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portb_pads\[0\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portb_pads\[0\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310631160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT9~synth " "Node \"JT9~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310631160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT7~synth " "Node \"JT7~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310631160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT6~synth " "Node \"JT6~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310631160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT5~synth " "Node \"JT5~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310631160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT3~synth " "Node \"JT3~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310631160 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT1~synth " "Node \"JT1~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310631160 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553310631160 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310631267 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553310631705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/output_files/xlr8_16MHz.map.smsg " "Generated suppressed messages file C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/output_files/xlr8_16MHz.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310631774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553310632108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553310632108 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "48 " "Optimize away 48 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_interconnect:avr_interconnect_inst\|ind_irq_ack\[22\] " "Node: \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_interconnect:avr_interconnect_inst\|ind_irq_ack\[22\]\"" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310632180 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_interconnect:avr_interconnect_inst\|ind_irq_ack\[23\] " "Node: \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_interconnect:avr_interconnect_inst\|ind_irq_ack\[23\]\"" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310632180 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|msts_dbusout\[5\] " "Node: \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|msts_dbusout\[5\]\"" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310632180 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1553310632180 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll16_altpll.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 110 0 0 } } { "xlr8_clocks.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 193 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 386 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1553310632186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7219 " "Implemented 7219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553310632437 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553310632437 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1553310632437 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7080 " "Implemented 7080 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553310632437 ""} { "Info" "ICUT_CUT_TM_RAMS" "84 " "Implemented 84 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1553310632437 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1553310632437 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1553310632437 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1553310632437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553310632437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553310632484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 20:10:32 2019 " "Processing ended: Fri Mar 22 20:10:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553310632484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553310632484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553310632484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553310632484 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1553310633646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553310633650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 20:10:33 2019 " "Processing started: Fri Mar 22 20:10:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553310633650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1553310633650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_16MHz " "Command: quartus_fit --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1553310633650 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1553310633764 ""}
{ "Info" "0" "" "Project  = xlr8_top" {  } {  } 0 0 "Project  = xlr8_top" 0 0 "Fitter" 0 0 1553310633765 ""}
{ "Info" "0" "" "Revision = xlr8_16MHz" {  } {  } 0 0 "Revision = xlr8_16MHz" 0 0 "Fitter" 0 0 1553310633765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1553310633910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1553310633911 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "xlr8_16MHz 10M08SAU169C8G " "Selected device 10M08SAU169C8G for design \"xlr8_16MHz\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553310633953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553310633984 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553310633984 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[0\] 1 8 0 0 " "Implementing clock multiplication of 1, clock division of 8, and phase shift of 0 degrees (0 ps) for xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll16_altpll.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1553310634028 ""}  } { { "db/pll16_altpll.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1553310634028 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553310634123 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1553310634131 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1553310634421 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553310634436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553310634436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169C8G " "Device 10M16SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553310634436 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1553310634436 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_JTAGEN~ E5 " "Pin ~ALTERA_JTAGEN~ is reserved at location E5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_JTAGEN~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553310634452 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553310634452 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553310634452 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553310634452 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553310634452 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1553310634452 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1553310634452 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1553310634452 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1553310634452 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1553310634452 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ D1 " "Pin ~ALTERA_ADC1IN1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553310634453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ C2 " "Pin ~ALTERA_ADC1IN2~ is reserved at location C2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553310634453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ E3 " "Pin ~ALTERA_ADC1IN3~ is reserved at location E3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553310634453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ E4 " "Pin ~ALTERA_ADC1IN4~ is reserved at location E4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553310634453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ C1 " "Pin ~ALTERA_ADC1IN5~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553310634453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ B1 " "Pin ~ALTERA_ADC1IN6~ is reserved at location B1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553310634453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ F1 " "Pin ~ALTERA_ADC1IN7~ is reserved at location F1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553310634453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ E1 " "Pin ~ALTERA_ADC1IN8~ is reserved at location E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553310634453 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1553310634453 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1553310634456 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1553310634542 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "xlr8_alorium_top " "Entity xlr8_alorium_top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553310635605 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1553310635605 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1553310635605 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc " "Reading SDC File: '../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1553310635626 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1553310635630 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1553310635699 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/xlr8_top.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/xlr8_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1553310635701 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock " "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1553310635703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1553310635703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1553310635703 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1553310635703 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1553310635704 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1553310635707 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "../../../XLR8Build/extras/quartus/xlr8_top.sdc " "Synopsys Design Constraints File file not found: '../../../XLR8Build/extras/quartus/xlr8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1553310635714 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk " "Node: openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|startup openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk " "Register openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|startup is being clocked by openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553310635732 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553310635732 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|us_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553310635736 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1553310635736 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1553310635783 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1553310635783 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1553310635787 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553310635787 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553310635787 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500     clk_scki " "  62.500     clk_scki" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553310635787 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500  clk_virtual " "  62.500  clk_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553310635787 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500        Clock " "  62.500        Clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553310635787 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 500.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553310635787 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.620  int_osc_clk " "   8.620  int_osc_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553310635787 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 181.818 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " " 181.818 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553310635787 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000 undefined_altera_flash_read_state_clock " " 125.000 undefined_altera_flash_read_state_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553310635787 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1553310635787 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node Clock~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553310636243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|SD_1 " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|SD_1" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JT1~output " "Destination node JT1~output" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 7467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_reg" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_write_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_write_reg" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_drclk~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_drclk~0" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 7468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1553310636243 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553310636243 ""}  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553310636243 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553310636244 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553310636244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk  " "Automatically promoted node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553310636244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk~0 " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk~0" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636244 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553310636244 ""}  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553310636244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|clk_scki_buffer  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|clk_scki_buffer " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553310636244 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 5786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553310636244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0\|wire_clkout  " "Automatically promoted node xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0\|wire_clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553310636244 ""}  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553310636244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553310636244 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553310636244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|nrst_cp2  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|nrst_cp2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553310636244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|rst_ss_n " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|rst_ss_n" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd_rst_gen:u_rst_gen\|rst_sckd_n~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd_rst_gen:u_rst_gen\|rst_sckd_n~0" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|startup " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|startup" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|sw_val_rdy " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|sw_val_rdy" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|time_to_wait\[7\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|time_to_wait\[7\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|time_to_wait\[6\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|time_to_wait\[6\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|time_to_wait\[5\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|time_to_wait\[5\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|time_to_wait\[4\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|time_to_wait\[4\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|time_to_wait\[3\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|time_to_wait\[3\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|time_to_wait\[2\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|time_to_wait\[2\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1553310636244 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553310636244 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 4458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553310636244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|RstDelayB  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|RstDelayB " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553310636245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|next_state.STATE_SAME~2 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|next_state.STATE_SAME~2" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 9805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~30 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~30" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 9806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~31 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~31" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 9807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~33 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~33" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 9809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~34 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~34" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 9810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~35 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~35" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 9811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|write_operation~1 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|write_operation~1" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 9836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|comb~2 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|comb~2" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 9837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~39 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~39" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~40 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~40" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1553310636245 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553310636245 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 4446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553310636245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd_rst_gen:u_rst_gen\|rst_sckd_n~0  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd_rst_gen:u_rst_gen\|rst_sckd_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553310636246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd:u_sckd\|rst_cpha1_fall_n~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd:u_sckd\|rst_cpha1_fall_n~0" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd:u_sckd\|rst_cpha1_rise_n~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd:u_sckd\|rst_cpha1_rise_n~0" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd:u_sckd\|rst_cpha0_rise_n~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd:u_sckd\|rst_cpha0_rise_n~0" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd:u_sckd\|rst_cpha0_fall_n~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd:u_sckd\|rst_cpha0_fall_n~0" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553310636246 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553310636246 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553310636246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd:u_sckd\|rst_cpha0_fall_n~0  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd:u_sckd\|rst_cpha0_fall_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553310636246 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553310636246 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1553310636908 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1553310637066 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553310637072 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553310637072 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553310637081 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553310637093 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1553310637104 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1553310637407 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Embedded multiplier block " "Packed 18 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1553310637414 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1553310637414 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553310637587 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1553310637602 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1553310638347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1553310638504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553310640199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1553310640248 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1553310648080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553310648080 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1553310649152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1553310649299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1553310653659 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1553310653659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1553310656464 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1553310656464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553310656468 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.83 " "Total time spent on timing analysis during the Fitter is 5.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1553310656735 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553310656775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553310658741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553310658744 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553310661143 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1553310661348 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553310663034 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1553310663315 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "50 MAX 10 " "50 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL 3.3 V Schmitt Trigger M13 " "Pin SCL uses I/O standard 3.3 V Schmitt Trigger at M13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SCL } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA 3.3 V Schmitt Trigger M12 " "Pin SDA uses I/O standard 3.3 V Schmitt Trigger at M12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D13 3.3-V LVTTL M11 " "Pin D13 uses I/O standard 3.3-V LVTTL at M11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D13 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D13" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D12 3.3-V LVTTL L11 " "Pin D12 uses I/O standard 3.3-V LVTTL at L11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D12" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D11 3.3-V LVTTL N10 " "Pin D11 uses I/O standard 3.3-V LVTTL at N10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D11" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D10 3.3-V LVTTL N9 " "Pin D10 uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D10" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D9 3.3-V LVTTL M9 " "Pin D9 uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D9" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D8 3.3-V LVTTL M8 " "Pin D8 uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D7 3.3-V LVTTL N7 " "Pin D7 uses I/O standard 3.3-V LVTTL at N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D6 3.3-V LVTTL N8 " "Pin D6 uses I/O standard 3.3-V LVTTL at N8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5 3.3-V LVTTL M7 " "Pin D5 uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D4 3.3-V LVTTL N6 " "Pin D4 uses I/O standard 3.3-V LVTTL at N6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D4" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D3 3.3-V LVTTL N5 " "Pin D3 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D2 3.3-V LVTTL N4 " "Pin D2 uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX 3.3-V LVTTL M5 " "Pin TX uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TX } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX 3.3-V LVTTL M4 " "Pin RX uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RX } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A5 3.3-V LVTTL A4 " "Pin A5 uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A4 3.3-V LVTTL B3 " "Pin A4 uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A4 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A4" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A3 3.3-V LVTTL B6 " "Pin A3 uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A2 3.3-V LVTTL A7 " "Pin A2 uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A1 3.3-V LVTTL A8 " "Pin A1 uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A0 3.3-V LVTTL A10 " "Pin A0 uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A0" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[0\] 3.3-V LVTTL A11 " "Pin DIG_IO_OE\[0\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[0\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[1\] 3.3-V LVTTL A9 " "Pin DIG_IO_OE\[1\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[1\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[2\] 3.3-V LVTTL A6 " "Pin DIG_IO_OE\[2\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[2\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[3\] 3.3-V LVTTL B5 " "Pin DIG_IO_OE\[3\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[3\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[4\] 3.3-V LVTTL B4 " "Pin DIG_IO_OE\[4\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[4\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[5\] 3.3-V LVTTL A3 " "Pin DIG_IO_OE\[5\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[5\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC7 3.3 V Schmitt Trigger D11 " "Pin SOIC7 uses I/O standard 3.3 V Schmitt Trigger at D11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC6 3.3 V Schmitt Trigger D12 " "Pin SOIC6 uses I/O standard 3.3 V Schmitt Trigger at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC5 3.3 V Schmitt Trigger E13 " "Pin SOIC5 uses I/O standard 3.3 V Schmitt Trigger at E13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC3 3.3 V Schmitt Trigger C11 " "Pin SOIC3 uses I/O standard 3.3 V Schmitt Trigger at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC2 3.3 V Schmitt Trigger B13 " "Pin SOIC2 uses I/O standard 3.3 V Schmitt Trigger at B13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC1 3.3 V Schmitt Trigger C12 " "Pin SOIC1 uses I/O standard 3.3 V Schmitt Trigger at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT9 3.3 V Schmitt Trigger F5 " "Pin JT9 uses I/O standard 3.3 V Schmitt Trigger at F5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT9" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT7 3.3 V Schmitt Trigger L5 " "Pin JT7 uses I/O standard 3.3 V Schmitt Trigger at L5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT6 3.3 V Schmitt Trigger L4 " "Pin JT6 uses I/O standard 3.3 V Schmitt Trigger at L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT5 3.3 V Schmitt Trigger G1 " "Pin JT5 uses I/O standard 3.3 V Schmitt Trigger at G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT3 3.3 V Schmitt Trigger F6 " "Pin JT3 uses I/O standard 3.3 V Schmitt Trigger at F6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT1 3.3 V Schmitt Trigger G2 " "Pin JT1 uses I/O standard 3.3 V Schmitt Trigger at G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clock 3.3-V LVTTL H6 " "Pin Clock uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Clock } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET_N 3.3 V Schmitt Trigger B9 " "Pin RESET_N uses I/O standard 3.3 V Schmitt Trigger at B9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_N" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN1~ 3.3-V LVTTL D1 " "Pin ~ALTERA_ADC1IN1~ uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN2~ 3.3-V LVTTL C2 " "Pin ~ALTERA_ADC1IN2~ uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN3~ 3.3-V LVTTL E3 " "Pin ~ALTERA_ADC1IN3~ uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN4~ 3.3-V LVTTL E4 " "Pin ~ALTERA_ADC1IN4~ uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN5~ 3.3-V LVTTL C1 " "Pin ~ALTERA_ADC1IN5~ uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN6~ 3.3-V LVTTL B1 " "Pin ~ALTERA_ADC1IN6~ uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN7~ 3.3-V LVTTL F1 " "Pin ~ALTERA_ADC1IN7~ uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN8~ 3.3-V LVTTL E1 " "Pin ~ALTERA_ADC1IN8~ uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553310663424 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1553310663424 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A2 " "Pin A2 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1553310663426 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A1 " "Pin A1 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1553310663426 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A0 " "Pin A0 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A0" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1553310663426 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DIG_IO_OE\[0\] " "Pin DIG_IO_OE\[0\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[0\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1553310663426 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DIG_IO_OE\[1\] " "Pin DIG_IO_OE\[1\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[1\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1553310663426 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DIG_IO_OE\[2\] " "Pin DIG_IO_OE\[2\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[2\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1553310663426 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DIG_IO_OE\[3\] " "Pin DIG_IO_OE\[3\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[3\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1553310663426 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DIG_IO_OE\[4\] " "Pin DIG_IO_OE\[4\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[4\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1553310663426 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DIG_IO_OE\[5\] " "Pin DIG_IO_OE\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[5\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1553310663426 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "28 " "Following 28 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D13 a permanently enabled " "Pin D13 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D13 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D13" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D12 a permanently enabled " "Pin D12 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D12 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D12" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D11 a permanently enabled " "Pin D11 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D11 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D11" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D10 a permanently enabled " "Pin D10 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D10" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D9 a permanently enabled " "Pin D9 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D9" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D8 a permanently enabled " "Pin D8 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D8 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D8" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D7 a permanently disabled " "Pin D7 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D6 a permanently disabled " "Pin D6 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D5 a permanently disabled " "Pin D5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D2 a permanently disabled " "Pin D2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[0\] a permanently disabled " "Pin DIG_IO_OE\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[0\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[1\] a permanently disabled " "Pin DIG_IO_OE\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[1\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[2\] a permanently disabled " "Pin DIG_IO_OE\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[2\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[3\] a permanently disabled " "Pin DIG_IO_OE\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[3\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[4\] a permanently disabled " "Pin DIG_IO_OE\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[4\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[5\] a permanently disabled " "Pin DIG_IO_OE\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DIG_IO_OE[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[5\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC7 a permanently disabled " "Pin SOIC7 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC6 a permanently disabled " "Pin SOIC6 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC5 a permanently disabled " "Pin SOIC5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC3 a permanently disabled " "Pin SOIC3 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC2 a permanently disabled " "Pin SOIC2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC1 a permanently disabled " "Pin SOIC1 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SOIC1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SOIC1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT9 a permanently enabled " "Pin JT9 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT9 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT9" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT7 a permanently enabled " "Pin JT7 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT7 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT6 a permanently enabled " "Pin JT6 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT6 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT5 a permanently enabled " "Pin JT5 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT5 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT3 a permanently enabled " "Pin JT3 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT3 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT1 a permanently enabled " "Pin JT1 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { JT1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JT1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/User/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553310663427 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1553310663427 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/output_files/xlr8_16MHz.fit.smsg " "Generated suppressed messages file C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/output_files/xlr8_16MHz.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1553310663739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5697 " "Peak virtual memory: 5697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553310665000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 20:11:05 2019 " "Processing ended: Fri Mar 22 20:11:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553310665000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553310665000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553310665000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553310665000 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1553310666009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553310666013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 20:11:05 2019 " "Processing started: Fri Mar 22 20:11:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553310666013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1553310666013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_16MHz " "Command: quartus_asm --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1553310666013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1553310666376 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1553310666834 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1553310666871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553310667059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 20:11:07 2019 " "Processing ended: Fri Mar 22 20:11:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553310667059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553310667059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553310667059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1553310667059 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1553310668023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553310668027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 20:11:07 2019 " "Processing started: Fri Mar 22 20:11:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553310668027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1553310668027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_16MHz " "Command: quartus_pow --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1553310668027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1553310668375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1553310668386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1553310668386 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "xlr8_alorium_top " "Entity xlr8_alorium_top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553310668985 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1553310668985 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1553310668985 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc " "Reading SDC File: '../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1553310669005 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1553310669010 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1553310669075 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/xlr8_top.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/xlr8_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1553310669077 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock " "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1553310669079 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1553310669079 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1553310669079 ""}  } {  } 0 332110 "%1!s!" 0 0 "Power Analyzer" 0 -1 1553310669079 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1553310669080 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Power Analyzer" 0 0 1553310669084 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "../../../XLR8Build/extras/quartus/xlr8_top.sdc " "Synopsys Design Constraints File file not found: '../../../XLR8Build/extras/quartus/xlr8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1553310669091 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk " "Node: openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|startup openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk " "Register openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|startup is being clocked by openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553310669108 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1553310669108 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|us_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553310669114 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1553310669114 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1553310669156 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Power Analyzer" 0 -1 1553310669156 ""}
{ "Warning" "WPUTIL_PUTIL_MULTIPLE_CLK_DOMAINS_FOUND_MAX_FREQ" "" "Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains" { { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_xb_pinmux:xb_pinmux_inst\|xb_pvov\[8\] " "Using fastest of multiple clock domains found for node \"xlr8_xb_pinmux:xb_pinmux_inst\|xb_pvov\[8\]\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector72~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector72~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector72~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector72~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector72~2 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector72~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector89~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector89~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector89~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector89~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_seq_read_ardin\[10\]~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_seq_read_ardin\[10\]~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector90~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector90~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector90~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector90~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector93~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector93~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector94~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector94~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector92~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector92~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector91~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector91~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector88~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector88~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector88~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector88~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector76~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector76~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|pc_int_fl_set~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|pc_int_fl_set~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|WideOr0~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|WideOr0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|WideOr0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|WideOr0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_timer1:tcnt1_inst\|icr_presync_trig~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_timer1:tcnt1_inst\|icr_presync_trig~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector95~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector95~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector96~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector96~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector97~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector97~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector98~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector98~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector99~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector99~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector100~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector100~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector101~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector101~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector102~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector102~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector103~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector103~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector67~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector67~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_timer1:tcnt1_inst\|icr_noise_canceled~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_timer1:tcnt1_inst\|icr_noise_canceled~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector68~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector68~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector68~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector68~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "D8 " "Using fastest of multiple clock domains found for node \"D8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg~feeder " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg~feeder\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|read_state.READ_STATE_DUMMY~feeder " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|read_state.READ_STATE_DUMMY~feeder\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553310669230 ""}  } {  } 0 222014 "Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains" 0 0 "Power Analyzer" 0 -1 1553310669230 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1553310669231 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1553310669409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1553310669519 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1553310672001 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "2.103 millions of transitions / sec " "Average toggle rate for this design is 2.103 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1553310673189 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "252.17 mW " "Total thermal power estimate for the design is 252.17 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1553310673427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 43 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553310673672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 20:11:13 2019 " "Processing ended: Fri Mar 22 20:11:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553310673672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553310673672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553310673672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1553310673672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1553310674797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553310674801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 20:11:14 2019 " "Processing started: Fri Mar 22 20:11:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553310674801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1553310674801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta xlr8_top -c xlr8_16MHz " "Command: quartus_sta xlr8_top -c xlr8_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1553310674801 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1553310674909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1553310675339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1553310675339 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310675368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310675369 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "xlr8_alorium_top " "Entity xlr8_alorium_top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1553310675750 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1553310675750 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1553310675750 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc " "Reading SDC File: '../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1553310675770 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1553310675778 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1553310675849 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/xlr8_top.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/xlr8_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1553310675854 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock " "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1553310675857 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1553310675857 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1553310675857 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553310675857 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1553310675859 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Timing Analyzer" 0 0 1553310675861 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "../../../XLR8Build/extras/quartus/xlr8_top.sdc " "Synopsys Design Constraints File file not found: '../../../XLR8Build/extras/quartus/xlr8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1553310675868 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk " "Node: openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|startup openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk " "Register openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|startup is being clocked by openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553310675890 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553310675890 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|us_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553310675898 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1553310675898 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553310675924 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1553310675924 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1553310675927 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1553310675938 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1553310675984 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1553310676013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.605 " "Worst-case setup slack is -2.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.605             -14.160 Clock  " "   -2.605             -14.160 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.590               0.000 clk_virtual  " "    1.590               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.195               0.000 clk_scki  " "    2.195               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.642               0.000 int_osc_clk  " "    5.642               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310676017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.256 " "Worst-case hold slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 Clock  " "    0.256               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk_scki  " "    0.362               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 int_osc_clk  " "    0.691               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.887               0.000 clk_virtual  " "   56.887               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310676047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 25.701 " "Worst-case recovery slack is 25.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.701               0.000 Clock  " "   25.701               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310676060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.009 " "Worst-case removal slack is 1.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.009               0.000 Clock  " "    1.009               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310676071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.087 " "Worst-case minimum pulse width slack is 4.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.087               0.000 int_osc_clk  " "    4.087               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.988               0.000 Clock  " "   28.988               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.979               0.000 clk_scki  " "   30.979               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.688               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.688               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.780               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.780               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310676077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310676077 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310676098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310676098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310676098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310676098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310676098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 69.935 ns " "Worst Case Available Settling Time: 69.935 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310676098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310676098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310676098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310676098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310676098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310676098 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553310676098 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1553310676105 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1553310676139 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1553310678640 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk " "Node: openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|startup openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk " "Register openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|startup is being clocked by openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553310678984 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553310678984 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|us_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553310678989 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1553310678989 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553310678990 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1553310678990 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1553310679055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.527 " "Worst-case setup slack is -2.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.527             -13.829 Clock  " "   -2.527             -13.829 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.242               0.000 clk_virtual  " "    2.242               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.775               0.000 clk_scki  " "    2.775               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.903               0.000 int_osc_clk  " "    5.903               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310679060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.216 " "Worst-case hold slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 Clock  " "    0.216               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 clk_scki  " "    0.324               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 int_osc_clk  " "    0.652               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.368               0.000 clk_virtual  " "   56.368               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310679086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 26.007 " "Worst-case recovery slack is 26.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.007               0.000 Clock  " "   26.007               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310679104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.927 " "Worst-case removal slack is 0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 Clock  " "    0.927               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310679115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.072 " "Worst-case minimum pulse width slack is 4.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.072               0.000 int_osc_clk  " "    4.072               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.789               0.000 Clock  " "   28.789               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.975               0.000 clk_scki  " "   30.975               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.677               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.677               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.884               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.884               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310679122 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 70.974 ns " "Worst Case Available Settling Time: 70.974 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679141 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553310679141 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1553310679146 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk " "Node: openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|startup openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk " "Register openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|startup is being clocked by openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|us_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553310679405 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553310679405 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|us_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1553310679410 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1553310679410 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553310679411 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1553310679411 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1553310679433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.378 " "Worst-case setup slack is -1.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.378              -6.543 Clock  " "   -1.378              -6.543 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.221               0.000 clk_virtual  " "    6.221               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.032               0.000 clk_scki  " "    7.032               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.483               0.000 int_osc_clk  " "    7.483               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310679446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.465 " "Worst-case hold slack is -0.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465              -1.334 Clock  " "   -0.465              -1.334 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk_scki  " "    0.151               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 int_osc_clk  " "    0.235               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.332               0.000 clk_virtual  " "   53.332               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310679472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.861 " "Worst-case recovery slack is 28.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.861               0.000 Clock  " "   28.861               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310679482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.416 " "Worst-case removal slack is 0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 Clock  " "    0.416               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310679494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.059 " "Worst-case minimum pulse width slack is 4.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.059               0.000 int_osc_clk  " "    4.059               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.652               0.000 Clock  " "   28.652               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.990               0.000 clk_scki  " "   30.990               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.687               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.687               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.903               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.903               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553310679501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553310679501 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 83.088 ns " "Worst Case Available Settling Time: 83.088 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1553310679519 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553310679519 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1553310680218 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1553310680219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553310680313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 20:11:20 2019 " "Processing ended: Fri Mar 22 20:11:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553310680313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553310680313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553310680313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1553310680313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1553310681270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553310681274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 20:11:21 2019 " "Processing started: Fri Mar 22 20:11:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553310681274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1553310681274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_16MHz " "Command: quartus_eda --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1553310681274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1553310681879 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1553310681998 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "xlr8_16MHz.vo C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/simulation/modelsim/ simulation " "Generated file xlr8_16MHz.vo in folder \"C:/Users/User/Documents/Arduino/libraries/XLR8Build/extras/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553310683128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553310683314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 20:11:23 2019 " "Processing ended: Fri Mar 22 20:11:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553310683314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553310683314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553310683314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1553310683314 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 160 s " "Quartus Prime Full Compilation was successful. 0 errors, 160 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1553310683968 ""}
