-- arria10_scu4_lvds_ibuf.vhd

-- Generated using ACDS version 18.1 625

library IEEE;
library arria10_scu4_lvds_ibuf_altera_gpio_181;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use arria10_scu4_lvds_ibuf_altera_gpio_181.arria10_scu4_lvds_ibuf_pkg.all;

entity arria10_scu4_lvds_ibuf is
	port (
		dout     : out std_logic_vector(0 downto 0);                    --     dout.export
		pad_in   : in  std_logic_vector(0 downto 0) := (others => '0'); --   pad_in.export
		pad_in_b : in  std_logic_vector(0 downto 0) := (others => '0')  -- pad_in_b.export
	);
end entity arria10_scu4_lvds_ibuf;

architecture rtl of arria10_scu4_lvds_ibuf is
begin

	gpio_0 : component arria10_scu4_lvds_ibuf_altera_gpio_181.arria10_scu4_lvds_ibuf_pkg.arria10_scu4_lvds_ibuf_altera_gpio_181_zbulp3i
		port map (
			dout     => dout,     --     dout.export
			pad_in   => pad_in,   --   pad_in.export
			pad_in_b => pad_in_b  -- pad_in_b.export
		);

end architecture rtl; -- of arria10_scu4_lvds_ibuf
