
*** Running vivado
    with args -log HDMI_bd_divideur_select_outp_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_bd_divideur_select_outp_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source HDMI_bd_divideur_select_outp_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 260.277 ; gain = 37.293
Command: synth_design -top HDMI_bd_divideur_select_outp_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 411.207 ; gain = 101.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_divideur_select_outp_0_1' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_0_1/synth/HDMI_bd_divideur_select_outp_0_1.vhd:63]
INFO: [Synth 8-3491] module 'divideur_select_output' declared at 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:34' bound to instance 'U0' of component 'divideur_select_output' [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_0_1/synth/HDMI_bd_divideur_select_outp_0_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'divideur_select_output' [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'divideur_select_output' (1#1) [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'HDMI_bd_divideur_select_outp_0_1' (2#1) [d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_0_1/synth/HDMI_bd_divideur_select_outp_0_1.vhd:63]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[39]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[38]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[37]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[36]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[35]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[34]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[33]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[32]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[31]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[30]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[29]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[28]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[15]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[14]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[13]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[12]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[11]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[10]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[9]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[8]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[7]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[6]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[5]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[4]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[3]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[2]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[1]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 466.410 ; gain = 156.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 466.410 ; gain = 156.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 466.410 ; gain = 156.594
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 728.512 ; gain = 1.613
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 728.512 ; gain = 418.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 728.512 ; gain = 418.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 728.512 ; gain = 418.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 728.512 ; gain = 418.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design HDMI_bd_divideur_select_outp_0_1 has an empty top module
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[39]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[38]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[37]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[36]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[35]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[34]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[33]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[32]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[31]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[30]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[29]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[28]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[15]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[14]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[13]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[12]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[11]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[10]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[9]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[8]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[7]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[6]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[5]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[4]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[3]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[2]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[1]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:54 . Memory (MB): peak = 728.512 ; gain = 418.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:01:08 . Memory (MB): peak = 792.617 ; gain = 482.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:01:08 . Memory (MB): peak = 792.617 ; gain = 482.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:01:08 . Memory (MB): peak = 792.617 ; gain = 482.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:01:09 . Memory (MB): peak = 793.750 ; gain = 483.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:01:09 . Memory (MB): peak = 793.750 ; gain = 483.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:01:09 . Memory (MB): peak = 793.750 ; gain = 483.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:01:09 . Memory (MB): peak = 793.750 ; gain = 483.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:01:09 . Memory (MB): peak = 793.750 ; gain = 483.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:01:09 . Memory (MB): peak = 793.750 ; gain = 483.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:01:09 . Memory (MB): peak = 793.750 ; gain = 483.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 793.750 ; gain = 221.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:01:09 . Memory (MB): peak = 793.750 ; gain = 483.934
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:11 . Memory (MB): peak = 818.664 ; gain = 521.734
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_divideur_select_outp_0_1_synth_1/HDMI_bd_divideur_select_outp_0_1.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_divideur_select_outp_0_1_synth_1/HDMI_bd_divideur_select_outp_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDMI_bd_divideur_select_outp_0_1_utilization_synth.rpt -pb HDMI_bd_divideur_select_outp_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 818.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec  1 17:36:37 2018...

*** Running vivado
    with args -log HDMI_bd_divideur_select_outp_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_bd_divideur_select_outp_0_1.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source HDMI_bd_divideur_select_outp_0_1.tcl -notrace
Command: synth_design -top HDMI_bd_divideur_select_outp_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 391.375 ; gain = 101.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_divideur_select_outp_0_1' [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_0_1_1/synth/HDMI_bd_divideur_select_outp_0_1.vhd:63]
INFO: [Synth 8-3491] module 'divideur_select_output' declared at 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:34' bound to instance 'U0' of component 'divideur_select_output' [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_0_1_1/synth/HDMI_bd_divideur_select_outp_0_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'divideur_select_output' [C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'divideur_select_output' (1#1) [C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'HDMI_bd_divideur_select_outp_0_1' (2#1) [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_0_1_1/synth/HDMI_bd_divideur_select_outp_0_1.vhd:63]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[39]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[38]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[37]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[36]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[35]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[34]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[33]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[32]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[31]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[30]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[29]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[28]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[15]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[14]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[13]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[12]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[11]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[10]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[9]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[8]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[7]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[6]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[5]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[4]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[3]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[2]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[1]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 446.359 ; gain = 156.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 446.359 ; gain = 156.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 446.359 ; gain = 156.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 708.160 ; gain = 1.113
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 708.160 ; gain = 418.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 708.160 ; gain = 418.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 708.160 ; gain = 418.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 708.160 ; gain = 418.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design HDMI_bd_divideur_select_outp_0_1 has an empty top module
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[39]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[38]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[37]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[36]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[35]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[34]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[33]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[32]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[31]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[30]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[29]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[28]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[15]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[14]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[13]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[12]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[11]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[10]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[9]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[8]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[7]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[6]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[5]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[4]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[3]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[2]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[1]
WARNING: [Synth 8-3331] design HDMI_bd_divideur_select_outp_0_1 has unconnected port Entree[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 708.160 ; gain = 418.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 774.105 ; gain = 484.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 774.105 ; gain = 484.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 774.105 ; gain = 484.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 775.496 ; gain = 485.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 775.496 ; gain = 485.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 775.496 ; gain = 485.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 775.496 ; gain = 485.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 775.496 ; gain = 485.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 775.496 ; gain = 485.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 775.496 ; gain = 485.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 775.496 ; gain = 224.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 775.496 ; gain = 485.957
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 800.539 ; gain = 524.066
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_divideur_select_outp_0_1_synth_1/HDMI_bd_divideur_select_outp_0_1.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_divideur_select_outp_0_1_synth_1/HDMI_bd_divideur_select_outp_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDMI_bd_divideur_select_outp_0_1_utilization_synth.rpt -pb HDMI_bd_divideur_select_outp_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 800.828 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 09:42:31 2018...
