INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_CLASS/20240517_uart/20240517_uart.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module buadrate_generator
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_CLASS/20240517_uart/20240517_uart.srcs/sim_1/new/tb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_CLASS/20240517_uart/20240517_uart.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
