

================================================================
== Synthesis Summary Report of 'top_kernel'
================================================================
+ General Information: 
    * Date:           Thu Jan 29 14:28:05 2026
    * Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
    * Project:        project_1
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |                 Modules                 | Issue|      |       Latency       | Iteration|         | Trip |          |         |         |           |           |     |
    |                 & Loops                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ top_kernel                             |     -|  0.02|    79234|  7.923e+05|         -|    79235|     -|        no|  22 (5%)|   7 (1%)|  4000 (2%)|  4104 (5%)|    -|
    | o VITIS_LOOP_11_1                       |     -|  7.30|    45824|  4.582e+05|       179|        -|   256|        no|        -|        -|          -|          -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_15_2  |     -|  3.91|       66|    660.000|         -|       65|     -|    rewind|        -|        -|   34 (~0%)|  214 (~0%)|    -|
    |   o VITIS_LOOP_15_2                     |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|        -|          -|          -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_24_3  |     -|  2.44|      109|  1.090e+03|         -|       65|     -|    rewind|        -|        -|  3705 (2%)|  2894 (4%)|    -|
    |   o VITIS_LOOP_24_3                     |     -|  7.30|      107|  1.070e+03|        45|        1|    64|       yes|        -|        -|          -|          -|    -|
    | o VITIS_LOOP_31_4                       |     -|  7.30|    33408|  3.341e+05|       522|        -|    64|        no|        -|        -|          -|          -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_35_5  |     -|  3.91|      258|  2.580e+03|         -|      257|     -|    rewind|        -|        -|   36 (~0%)|  197 (~0%)|    -|
    |   o VITIS_LOOP_35_5                     |     -|  7.30|      256|  2.560e+03|         2|        1|   256|       yes|        -|        -|          -|          -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_44_6  |     -|  0.02|      259|  2.590e+03|         -|      257|     -|    rewind|        -|  2 (~0%)|  114 (~0%)|  265 (~0%)|    -|
    |   o VITIS_LOOP_44_6                     |     -|  7.30|      257|  2.570e+03|         3|        1|   256|       yes|        -|        -|          -|          -|    -|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+-----------+----------+
| Port       | Direction | Bitwidth |
+------------+-----------+----------+
| A_address0 | out       | 14       |
| A_q0       | in        | 24       |
| C_address0 | out       | 14       |
| C_d0       | out       | 24       |
+------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------------------+
| Argument | Direction | Datatype                            |
+----------+-----------+-------------------------------------+
| A        | in        | ap_fixed<24, 8, AP_RND, AP_SAT, 0>* |
| C        | out       | ap_fixed<24, 8, AP_RND, AP_SAT, 0>* |
+----------+-----------+-------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| C        | C_address0   | port    | offset   |
| C        | C_ce0        | port    |          |
| C        | C_we0        | port    |          |
| C        | C_d0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+---------------+--------+----------+---------+
| Name                                   | DSP | Pragma | Variable      | Op     | Impl     | Latency |
+----------------------------------------+-----+--------+---------------+--------+----------+---------+
| + top_kernel                           | 7   |        |               |        |          |         |
|   icmp_ln11_fu_171_p2                  |     |        | icmp_ln11     | seteq  | auto     | 0       |
|   add_ln11_fu_177_p2                   |     |        | add_ln11      | add    | fabric   | 0       |
|   add_ln21_fu_213_p2                   |     |        | add_ln21      | add    | fabric   | 0       |
|   xor_ln21_fu_239_p2                   |     |        | xor_ln21      | xor    | auto     | 0       |
|   and_ln21_fu_245_p2                   |     |        | and_ln21      | and    | auto     | 0       |
|   xor_ln21_1_fu_251_p2                 |     |        | xor_ln21_1    | xor    | auto     | 0       |
|   select_ln21_fu_257_p3                |     |        | select_ln21   | select | auto_sel | 0       |
|   denom_1_fu_265_p3                    |     |        | denom_1       | select | auto_sel | 0       |
|   icmp_ln31_fu_277_p2                  |     |        | icmp_ln31     | seteq  | auto     | 0       |
|   add_ln31_fu_283_p2                   |     |        | add_ln31      | add    | fabric   | 0       |
|   mul_40s_42ns_81_1_1_U19              | 5   |        | mul_ln41      | mul    | auto     | 0       |
|   sub_ln41_fu_315_p2                   |     |        | sub_ln41      | sub    | fabric   | 0       |
|   select_ln41_1_fu_359_p3              |     |        | select_ln41_1 | select | auto_sel | 0       |
|   sub_ln41_1_fu_371_p2                 |     |        | sub_ln41_1    | sub    | fabric   | 0       |
|   scale_fu_377_p3                      |     |        | scale         | select | auto_sel | 0       |
|   or_ln41_fu_415_p2                    |     |        | or_ln41       | or     | auto     | 0       |
|   xor_ln41_fu_420_p2                   |     |        | xor_ln41      | xor    | auto     | 0       |
|   and_ln41_fu_426_p2                   |     |        | and_ln41      | and    | auto     | 0       |
|   and_ln41_2_fu_432_p2                 |     |        | and_ln41_2    | and    | auto     | 0       |
|   xor_ln41_1_fu_437_p2                 |     |        | xor_ln41_1    | xor    | auto     | 0       |
|   and_ln41_1_fu_443_p2                 |     |        | and_ln41_1    | and    | auto     | 0       |
|   select_ln41_fu_449_p3                |     |        | select_ln41   | select | auto_sel | 0       |
|   or_ln41_1_fu_457_p2                  |     |        | or_ln41_1     | or     | auto     | 0       |
|   scale_1_fu_463_p3                    |     |        | scale_1       | select | auto_sel | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_15_2 | 0   |        |               |        |          |         |
|    icmp_ln15_fu_103_p2                 |     |        | icmp_ln15     | seteq  | auto     | 0       |
|    add_ln15_fu_109_p2                  |     |        | add_ln15      | add    | fabric   | 0       |
|    add_ln17_2_fu_119_p2                |     |        | add_ln17_2    | add    | fabric   | 0       |
|    add_ln17_fu_146_p2                  |     |        | add_ln17      | add    | fabric   | 0       |
|    add_ln17_1_fu_152_p2                |     |        | add_ln17_1    | add    | fabric   | 0       |
|    xor_ln17_fu_174_p2                  |     |        | xor_ln17      | xor    | auto     | 0       |
|    and_ln17_fu_180_p2                  |     |        | and_ln17      | and    | auto     | 0       |
|    xor_ln17_1_fu_186_p2                |     |        | xor_ln17_1    | xor    | auto     | 0       |
|    select_ln17_fu_192_p3               |     |        | select_ln17   | select | auto_sel | 0       |
|    select_ln17_1_fu_200_p3             |     |        | select_ln17_1 | select | auto_sel | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_24_3 | 0   |        |               |        |          |         |
|    icmp_ln24_fu_118_p2                 |     |        | icmp_ln24     | seteq  | auto     | 0       |
|    add_ln24_fu_124_p2                  |     |        | add_ln24      | add    | fabric   | 0       |
|    add_ln26_fu_134_p2                  |     |        | add_ln26      | add    | fabric   | 0       |
|    sdiv_40ns_24s_40_44_1_U4            |     |        | sdiv_ln26     | sdiv   | auto     | 43      |
|    icmp_ln26_fu_193_p2                 |     |        | icmp_ln26     | setne  | auto     | 0       |
|    icmp_ln26_1_fu_199_p2               |     |        | icmp_ln26_1   | setne  | auto     | 0       |
|    or_ln26_fu_205_p2                   |     |        | or_ln26       | or     | auto     | 0       |
|    xor_ln26_fu_211_p2                  |     |        | xor_ln26      | xor    | auto     | 0       |
|    and_ln26_fu_217_p2                  |     |        | and_ln26      | and    | auto     | 0       |
|    xor_ln26_1_fu_223_p2                |     |        | xor_ln26_1    | xor    | auto     | 0       |
|    or_ln26_1_fu_229_p2                 |     |        | or_ln26_1     | or     | auto     | 0       |
|    and_ln26_1_fu_235_p2                |     |        | and_ln26_1    | and    | auto     | 0       |
|    select_ln26_fu_241_p3               |     |        | select_ln26   | select | auto_sel | 0       |
|    or_ln26_2_fu_249_p2                 |     |        | or_ln26_2     | or     | auto     | 0       |
|    select_ln26_1_fu_255_p3             |     |        | select_ln26_1 | select | auto_sel | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_35_5 | 0   |        |               |        |          |         |
|    icmp_ln35_fu_99_p2                  |     |        | icmp_ln35     | seteq  | auto     | 0       |
|    add_ln35_fu_105_p2                  |     |        | add_ln35      | add    | fabric   | 0       |
|    add_ln37_fu_144_p2                  |     |        | add_ln37      | add    | fabric   | 0       |
|    add_ln37_1_fu_150_p2                |     |        | add_ln37_1    | add    | fabric   | 0       |
|    xor_ln37_fu_172_p2                  |     |        | xor_ln37      | xor    | auto     | 0       |
|    and_ln37_fu_178_p2                  |     |        | and_ln37      | and    | auto     | 0       |
|    xor_ln37_1_fu_184_p2                |     |        | xor_ln37_1    | xor    | auto     | 0       |
|    select_ln37_fu_190_p3               |     |        | select_ln37   | select | auto_sel | 0       |
|    select_ln37_1_fu_198_p3             |     |        | select_ln37_1 | select | auto_sel | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_44_6 | 2   |        |               |        |          |         |
|    icmp_ln44_fu_138_p2                 |     |        | icmp_ln44     | seteq  | auto     | 0       |
|    add_ln44_fu_144_p2                  |     |        | add_ln44      | add    | fabric   | 0       |
|    mul_24s_24s_48_1_1_U13              | 2   |        | mul_ln46      | mul    | auto     | 0       |
|    add_ln46_fu_215_p2                  |     |        | add_ln46      | add    | fabric   | 0       |
|    xor_ln46_fu_229_p2                  |     |        | xor_ln46      | xor    | auto     | 0       |
|    and_ln46_fu_235_p2                  |     |        | and_ln46      | and    | auto     | 0       |
|    icmp_ln46_fu_257_p2                 |     |        | icmp_ln46     | seteq  | auto     | 0       |
|    icmp_ln46_1_fu_271_p2               |     |        | icmp_ln46_1   | seteq  | auto     | 0       |
|    icmp_ln46_2_fu_277_p2               |     |        | icmp_ln46_2   | seteq  | auto     | 0       |
|    select_ln46_fu_283_p3               |     |        | select_ln46   | select | auto_sel | 0       |
|    xor_ln46_1_fu_291_p2                |     |        | xor_ln46_1    | xor    | auto     | 0       |
|    and_ln46_1_fu_297_p2                |     |        | and_ln46_1    | and    | auto     | 0       |
|    select_ln46_1_fu_303_p3             |     |        | select_ln46_1 | select | auto_sel | 0       |
|    and_ln46_2_fu_311_p2                |     |        | and_ln46_2    | and    | auto     | 0       |
|    xor_ln46_2_fu_317_p2                |     |        | xor_ln46_2    | xor    | auto     | 0       |
|    or_ln46_fu_323_p2                   |     |        | or_ln46       | or     | auto     | 0       |
|    xor_ln46_3_fu_329_p2                |     |        | xor_ln46_3    | xor    | auto     | 0       |
|    and_ln46_3_fu_335_p2                |     |        | and_ln46_3    | and    | auto     | 0       |
|    and_ln46_4_fu_341_p2                |     |        | and_ln46_4    | and    | auto     | 0       |
|    or_ln46_2_fu_347_p2                 |     |        | or_ln46_2     | or     | auto     | 0       |
|    xor_ln46_4_fu_353_p2                |     |        | xor_ln46_4    | xor    | auto     | 0       |
|    and_ln46_5_fu_359_p2                |     |        | and_ln46_5    | and    | auto     | 0       |
|    select_ln46_2_fu_365_p3             |     |        | select_ln46_2 | select | auto_sel | 0       |
|    or_ln46_1_fu_373_p2                 |     |        | or_ln46_1     | or     | auto     | 0       |
|    select_ln46_3_fu_379_p3             |     |        | select_ln46_3 | select | auto_sel | 0       |
+----------------------------------------+-----+--------+---------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+--------------+--------+------+------+------+--------+----------+------+---------+------------------+
| Name         | Usage  | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|              |        |      |      |      |        |          |      |         | Banks            |
+--------------+--------+------+------+------+--------+----------+------+---------+------------------+
| + top_kernel |        |      | 22   | 0    |        |          |      |         |                  |
|   tmp_U      | ram_1p |      | 22   |      |        | tmp      | auto | 1       | 24, 16384, 1     |
+--------------+--------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+--------------------------+
| Type     | Options | Location                 |
+----------+---------+--------------------------+
| PIPELINE | ii=1    | top.cpp:16 in top_kernel |
| PIPELINE | ii=1    | top.cpp:25 in top_kernel |
| PIPELINE | ii=1    | top.cpp:36 in top_kernel |
| PIPELINE | ii=1    | top.cpp:45 in top_kernel |
+----------+---------+--------------------------+


