$date
	Sun Feb 20 18:03:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench $end
$var wire 4 ! out [3:0] $end
$var reg 2 " a [1:0] $end
$scope module DUT $end
$var wire 2 # a [1:0] $end
$var wire 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#1000
b10 !
b10 $
b1 "
b1 #
#2000
b100 !
b100 $
b10 "
b10 #
#3000
b1000 !
b1000 $
b11 "
b11 #
