// Seed: 1581129765
module module_0 (
    input supply0 id_0
);
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output uwire id_2,
    output tri id_3,
    output tri0 id_4,
    input uwire id_5,
    input wor id_6,
    output logic id_7,
    output wor id_8,
    input tri1 id_9,
    input supply0 id_10,
    input uwire id_11,
    input supply0 id_12,
    output tri1 id_13,
    input supply0 id_14,
    input tri id_15
);
  final begin : LABEL_0
    id_7 = 1;
  end
  and primCall (id_3, id_11, id_10, id_1);
  assign id_3 = id_9;
  module_0 modCall_1 (id_6);
endmodule
