Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  3 19:32:30 2020
| Host         : DESKTOP-4E9RQGN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file conv_3x3_strm_timing_summary_routed.rpt -rpx conv_3x3_strm_timing_summary_routed.rpx -warn_on_violation
| Design       : conv_3x3_strm
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.334        0.000                      0                  675        0.113        0.000                      0                  675        3.500        0.000                       0                   286  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.334        0.000                      0                  675        0.113        0.000                      0                  675        3.500        0.000                       0                   286  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 brmerge_demorgan_i_2_reg_1072_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            result_2_2_reg_1082_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 2.583ns (45.763%)  route 3.061ns (54.237%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.973     0.973    ap_clk
    SLICE_X11Y32         FDRE                                         r  brmerge_demorgan_i_2_reg_1072_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  brmerge_demorgan_i_2_reg_1072_reg[0]/Q
                         net (fo=30, routed)          1.390     2.782    brmerge_demorgan_i_2_reg_1072
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.299     3.081 r  result_2_2_reg_1082[7]_i_14/O
                         net (fo=1, routed)           0.000     3.081    result_2_2_reg_1082[7]_i_14_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.333 r  result_2_2_reg_1082_reg[7]_i_10/O[0]
                         net (fo=2, routed)           0.619     3.952    result_2_2_reg_1082_reg[7]_i_10_n_7
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.289     4.241 r  result_2_2_reg_1082[3]_i_4/O
                         net (fo=2, routed)           1.052     5.293    result_2_2_reg_1082[3]_i_4_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.326     5.619 r  result_2_2_reg_1082[3]_i_7/O
                         net (fo=1, routed)           0.000     5.619    result_2_2_reg_1082[3]_i_7_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.169 r  result_2_2_reg_1082_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.169    result_2_2_reg_1082_reg[3]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  result_2_2_reg_1082_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.283    result_2_2_reg_1082_reg[7]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.617 r  result_2_2_reg_1082_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.617    result_2_2_fu_778_p2[9]
    SLICE_X2Y34          FDRE                                         r  result_2_2_reg_1082_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.924     8.924    ap_clk
    SLICE_X2Y34          FDRE                                         r  result_2_2_reg_1082_reg[9]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.062     8.951    result_2_2_reg_1082_reg[9]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.617    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 2.578ns (53.338%)  route 2.255ns (46.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.973     0.973    line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ap_clk
    RAMB18_X0Y10         RAMB18E1                                     r  line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg/DOBDO[1]
                         net (fo=3, routed)           1.675     5.102    line_buf_1_U/conv_3x3_strm_linbkb_ram_U/line_buf_1_q1[1]
    SLICE_X6Y28          LUT4 (Prop_lut4_I3_O)        0.124     5.226 r  line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg_i_25/O
                         net (fo=1, routed)           0.581     5.806    line_buf_0_U/conv_3x3_strm_linbkb_ram_U/DIADI[1]
    RAMB18_X0Y12         RAMB18E1                                     r  line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.924     8.924    line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.152    line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -5.806    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 brmerge_demorgan_i_2_reg_1072_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            result_2_2_reg_1082_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 2.488ns (44.835%)  route 3.061ns (55.165%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.973     0.973    ap_clk
    SLICE_X11Y32         FDRE                                         r  brmerge_demorgan_i_2_reg_1072_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  brmerge_demorgan_i_2_reg_1072_reg[0]/Q
                         net (fo=30, routed)          1.390     2.782    brmerge_demorgan_i_2_reg_1072
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.299     3.081 r  result_2_2_reg_1082[7]_i_14/O
                         net (fo=1, routed)           0.000     3.081    result_2_2_reg_1082[7]_i_14_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.333 r  result_2_2_reg_1082_reg[7]_i_10/O[0]
                         net (fo=2, routed)           0.619     3.952    result_2_2_reg_1082_reg[7]_i_10_n_7
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.289     4.241 r  result_2_2_reg_1082[3]_i_4/O
                         net (fo=2, routed)           1.052     5.293    result_2_2_reg_1082[3]_i_4_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.326     5.619 r  result_2_2_reg_1082[3]_i_7/O
                         net (fo=1, routed)           0.000     5.619    result_2_2_reg_1082[3]_i_7_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.169 r  result_2_2_reg_1082_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.169    result_2_2_reg_1082_reg[3]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  result_2_2_reg_1082_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.283    result_2_2_reg_1082_reg[7]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.522 r  result_2_2_reg_1082_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.522    result_2_2_fu_778_p2[10]
    SLICE_X2Y34          FDRE                                         r  result_2_2_reg_1082_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.924     8.924    ap_clk
    SLICE_X2Y34          FDRE                                         r  result_2_2_reg_1082_reg[10]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.062     8.951    result_2_2_reg_1082_reg[10]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 brmerge_demorgan_i_2_reg_1072_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            result_2_2_reg_1082_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.472ns (44.675%)  route 3.061ns (55.325%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.973     0.973    ap_clk
    SLICE_X11Y32         FDRE                                         r  brmerge_demorgan_i_2_reg_1072_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  brmerge_demorgan_i_2_reg_1072_reg[0]/Q
                         net (fo=30, routed)          1.390     2.782    brmerge_demorgan_i_2_reg_1072
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.299     3.081 r  result_2_2_reg_1082[7]_i_14/O
                         net (fo=1, routed)           0.000     3.081    result_2_2_reg_1082[7]_i_14_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.333 r  result_2_2_reg_1082_reg[7]_i_10/O[0]
                         net (fo=2, routed)           0.619     3.952    result_2_2_reg_1082_reg[7]_i_10_n_7
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.289     4.241 r  result_2_2_reg_1082[3]_i_4/O
                         net (fo=2, routed)           1.052     5.293    result_2_2_reg_1082[3]_i_4_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.326     5.619 r  result_2_2_reg_1082[3]_i_7/O
                         net (fo=1, routed)           0.000     5.619    result_2_2_reg_1082[3]_i_7_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.169 r  result_2_2_reg_1082_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.169    result_2_2_reg_1082_reg[3]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  result_2_2_reg_1082_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.283    result_2_2_reg_1082_reg[7]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.506 r  result_2_2_reg_1082_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.506    result_2_2_fu_778_p2[8]
    SLICE_X2Y34          FDRE                                         r  result_2_2_reg_1082_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.924     8.924    ap_clk
    SLICE_X2Y34          FDRE                                         r  result_2_2_reg_1082_reg[8]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.062     8.951    result_2_2_reg_1082_reg[8]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 brmerge_demorgan_i_2_reg_1072_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            result_2_2_reg_1082_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 2.469ns (44.645%)  route 3.061ns (55.355%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.973     0.973    ap_clk
    SLICE_X11Y32         FDRE                                         r  brmerge_demorgan_i_2_reg_1072_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  brmerge_demorgan_i_2_reg_1072_reg[0]/Q
                         net (fo=30, routed)          1.390     2.782    brmerge_demorgan_i_2_reg_1072
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.299     3.081 r  result_2_2_reg_1082[7]_i_14/O
                         net (fo=1, routed)           0.000     3.081    result_2_2_reg_1082[7]_i_14_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.333 r  result_2_2_reg_1082_reg[7]_i_10/O[0]
                         net (fo=2, routed)           0.619     3.952    result_2_2_reg_1082_reg[7]_i_10_n_7
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.289     4.241 r  result_2_2_reg_1082[3]_i_4/O
                         net (fo=2, routed)           1.052     5.293    result_2_2_reg_1082[3]_i_4_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.326     5.619 r  result_2_2_reg_1082[3]_i_7/O
                         net (fo=1, routed)           0.000     5.619    result_2_2_reg_1082[3]_i_7_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.169 r  result_2_2_reg_1082_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.169    result_2_2_reg_1082_reg[3]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.503 r  result_2_2_reg_1082_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.503    result_2_2_fu_778_p2[5]
    SLICE_X2Y33          FDRE                                         r  result_2_2_reg_1082_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.924     8.924    ap_clk
    SLICE_X2Y33          FDRE                                         r  result_2_2_reg_1082_reg[5]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)        0.062     8.951    result_2_2_reg_1082_reg[5]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.503    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 brmerge_demorgan_i_2_reg_1072_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            result_2_2_reg_1082_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 2.448ns (44.434%)  route 3.061ns (55.566%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.973     0.973    ap_clk
    SLICE_X11Y32         FDRE                                         r  brmerge_demorgan_i_2_reg_1072_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  brmerge_demorgan_i_2_reg_1072_reg[0]/Q
                         net (fo=30, routed)          1.390     2.782    brmerge_demorgan_i_2_reg_1072
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.299     3.081 r  result_2_2_reg_1082[7]_i_14/O
                         net (fo=1, routed)           0.000     3.081    result_2_2_reg_1082[7]_i_14_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.333 r  result_2_2_reg_1082_reg[7]_i_10/O[0]
                         net (fo=2, routed)           0.619     3.952    result_2_2_reg_1082_reg[7]_i_10_n_7
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.289     4.241 r  result_2_2_reg_1082[3]_i_4/O
                         net (fo=2, routed)           1.052     5.293    result_2_2_reg_1082[3]_i_4_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.326     5.619 r  result_2_2_reg_1082[3]_i_7/O
                         net (fo=1, routed)           0.000     5.619    result_2_2_reg_1082[3]_i_7_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.169 r  result_2_2_reg_1082_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.169    result_2_2_reg_1082_reg[3]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.482 r  result_2_2_reg_1082_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.482    result_2_2_fu_778_p2[7]
    SLICE_X2Y33          FDRE                                         r  result_2_2_reg_1082_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.924     8.924    ap_clk
    SLICE_X2Y33          FDRE                                         r  result_2_2_reg_1082_reg[7]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)        0.062     8.951    result_2_2_reg_1082_reg[7]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 2.578ns (54.847%)  route 2.122ns (45.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.973     0.973    line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ap_clk
    RAMB18_X0Y10         RAMB18E1                                     r  line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     3.427 r  line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg/DOBDO[0]
                         net (fo=3, routed)           1.309     4.736    line_buf_1_U/conv_3x3_strm_linbkb_ram_U/line_buf_1_q1[0]
    SLICE_X6Y29          LUT4 (Prop_lut4_I3_O)        0.124     4.860 r  line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg_i_26/O
                         net (fo=1, routed)           0.813     5.673    line_buf_0_U/conv_3x3_strm_linbkb_ram_U/DIADI[0]
    RAMB18_X0Y12         RAMB18E1                                     r  line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.924     8.924    line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737     8.152    line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -5.673    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.495ns  (required time - arrival time)
  Source:                 line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 2.578ns (55.040%)  route 2.106ns (44.960%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.973     0.973    line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ap_clk
    RAMB18_X0Y10         RAMB18E1                                     r  line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     3.427 r  line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg/DOBDO[3]
                         net (fo=3, routed)           1.515     4.942    line_buf_1_U/conv_3x3_strm_linbkb_ram_U/line_buf_1_q1[3]
    SLICE_X6Y28          LUT4 (Prop_lut4_I3_O)        0.124     5.066 r  line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg_i_23/O
                         net (fo=1, routed)           0.591     5.657    line_buf_0_U/conv_3x3_strm_linbkb_ram_U/DIADI[3]
    RAMB18_X0Y12         RAMB18E1                                     r  line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.924     8.924    line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ap_clk
    RAMB18_X0Y12         RAMB18E1                                     r  line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737     8.152    line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 brmerge_demorgan_i_2_reg_1072_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            result_2_2_reg_1082_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 2.374ns (43.677%)  route 3.061ns (56.322%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.973     0.973    ap_clk
    SLICE_X11Y32         FDRE                                         r  brmerge_demorgan_i_2_reg_1072_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  brmerge_demorgan_i_2_reg_1072_reg[0]/Q
                         net (fo=30, routed)          1.390     2.782    brmerge_demorgan_i_2_reg_1072
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.299     3.081 r  result_2_2_reg_1082[7]_i_14/O
                         net (fo=1, routed)           0.000     3.081    result_2_2_reg_1082[7]_i_14_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.333 r  result_2_2_reg_1082_reg[7]_i_10/O[0]
                         net (fo=2, routed)           0.619     3.952    result_2_2_reg_1082_reg[7]_i_10_n_7
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.289     4.241 r  result_2_2_reg_1082[3]_i_4/O
                         net (fo=2, routed)           1.052     5.293    result_2_2_reg_1082[3]_i_4_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.326     5.619 r  result_2_2_reg_1082[3]_i_7/O
                         net (fo=1, routed)           0.000     5.619    result_2_2_reg_1082[3]_i_7_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.169 r  result_2_2_reg_1082_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.169    result_2_2_reg_1082_reg[3]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.408 r  result_2_2_reg_1082_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.408    result_2_2_fu_778_p2[6]
    SLICE_X2Y33          FDRE                                         r  result_2_2_reg_1082_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.924     8.924    ap_clk
    SLICE_X2Y33          FDRE                                         r  result_2_2_reg_1082_reg[6]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)        0.062     8.951    result_2_2_reg_1082_reg[6]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 brmerge_demorgan_i_2_reg_1072_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            result_2_2_reg_1082_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 2.358ns (43.511%)  route 3.061ns (56.489%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.973     0.973    ap_clk
    SLICE_X11Y32         FDRE                                         r  brmerge_demorgan_i_2_reg_1072_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  brmerge_demorgan_i_2_reg_1072_reg[0]/Q
                         net (fo=30, routed)          1.390     2.782    brmerge_demorgan_i_2_reg_1072
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.299     3.081 r  result_2_2_reg_1082[7]_i_14/O
                         net (fo=1, routed)           0.000     3.081    result_2_2_reg_1082[7]_i_14_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.333 r  result_2_2_reg_1082_reg[7]_i_10/O[0]
                         net (fo=2, routed)           0.619     3.952    result_2_2_reg_1082_reg[7]_i_10_n_7
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.289     4.241 r  result_2_2_reg_1082[3]_i_4/O
                         net (fo=2, routed)           1.052     5.293    result_2_2_reg_1082[3]_i_4_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.326     5.619 r  result_2_2_reg_1082[3]_i_7/O
                         net (fo=1, routed)           0.000     5.619    result_2_2_reg_1082[3]_i_7_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.169 r  result_2_2_reg_1082_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.169    result_2_2_reg_1082_reg[3]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.392 r  result_2_2_reg_1082_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.392    result_2_2_fu_778_p2[4]
    SLICE_X2Y33          FDRE                                         r  result_2_2_reg_1082_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.924     8.924    ap_clk
    SLICE_X2Y33          FDRE                                         r  result_2_2_reg_1082_reg[4]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)        0.062     8.951    result_2_2_reg_1082_reg[4]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                  2.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 window_1_1_1_fu_138_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            window_1_0_fu_142_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.410     0.410    ap_clk
    SLICE_X7Y29          FDRE                                         r  window_1_1_1_fu_138_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  window_1_1_1_fu_138_reg[5]/Q
                         net (fo=2, routed)           0.068     0.619    line_buf_0_U/conv_3x3_strm_linbkb_ram_U/window_1_1_1_fu_138_reg[7][5]
    SLICE_X6Y29          LUT6 (Prop_lut6_I4_O)        0.045     0.664 r  line_buf_0_U/conv_3x3_strm_linbkb_ram_U/window_1_0_fu_142[5]_i_1/O
                         net (fo=1, routed)           0.000     0.664    line_buf_0_U_n_12
    SLICE_X6Y29          FDRE                                         r  window_1_0_fu_142_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.432     0.432    ap_clk
    SLICE_X6Y29          FDRE                                         r  window_1_0_fu_142_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.120     0.552    window_1_0_fu_142_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 y_assign_reg_287_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rev_reg_987_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.017%)  route 0.092ns (32.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.410     0.410    ap_clk
    SLICE_X13Y33         FDRE                                         r  y_assign_reg_287_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  y_assign_reg_287_reg[8]/Q
                         net (fo=5, routed)           0.092     0.643    y_assign_reg_287[8]
    SLICE_X12Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.688 r  rev_reg_987[0]_i_1/O
                         net (fo=1, routed)           0.000     0.688    rev_reg_987[0]_i_1_n_0
    SLICE_X12Y33         FDRE                                         r  rev_reg_987_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.432     0.432    ap_clk
    SLICE_X12Y33         FDRE                                         r  rev_reg_987_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y33         FDRE (Hold_fdre_C_D)         0.120     0.552    rev_reg_987_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 line_buf_0_addr_3_reg_1044_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_reg_pp2_iter1_line_buf_1_addr_3_reg_1050_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.410     0.410    ap_clk
    SLICE_X13Y29         FDRE                                         r  line_buf_0_addr_3_reg_1044_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  line_buf_0_addr_3_reg_1044_reg[4]/Q
                         net (fo=2, routed)           0.108     0.660    line_buf_1_addr_3_reg_1050[4]
    SLICE_X11Y28         FDRE                                         r  ap_reg_pp2_iter1_line_buf_1_addr_3_reg_1050_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.432     0.432    ap_clk
    SLICE_X11Y28         FDRE                                         r  ap_reg_pp2_iter1_line_buf_1_addr_3_reg_1050_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.070     0.502    ap_reg_pp2_iter1_line_buf_1_addr_3_reg_1050_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 window_1_0_fu_142_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            window_1_0_1_fu_146_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.410     0.410    ap_clk
    SLICE_X7Y29          FDRE                                         r  window_1_0_fu_142_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  window_1_0_fu_142_reg[3]/Q
                         net (fo=1, routed)           0.116     0.667    window_1_0_fu_142[3]
    SLICE_X7Y30          FDRE                                         r  window_1_0_1_fu_146_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.432     0.432    ap_clk
    SLICE_X7Y30          FDRE                                         r  window_1_0_1_fu_146_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.072     0.504    window_1_0_1_fu_146_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 window_0_0_fu_130_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            window_0_0_1_fu_134_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.410     0.410    ap_clk
    SLICE_X9Y30          FDRE                                         r  window_0_0_fu_130_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128     0.538 r  window_0_0_fu_130_reg[5]/Q
                         net (fo=1, routed)           0.053     0.592    window_0_0_fu_130[5]
    SLICE_X9Y30          FDRE                                         r  window_0_0_1_fu_134_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.432     0.432    ap_clk
    SLICE_X9Y30          FDRE                                         r  window_0_0_1_fu_134_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)        -0.007     0.425    window_0_0_1_fu_134_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 y_assign_mid2_reg_1018_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            y_assign_reg_287_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.410     0.410    ap_clk
    SLICE_X14Y32         FDRE                                         r  y_assign_mid2_reg_1018_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  y_assign_mid2_reg_1018_reg[4]/Q
                         net (fo=2, routed)           0.129     0.680    y_assign_mid2_reg_1018[4]
    SLICE_X15Y32         FDRE                                         r  y_assign_reg_287_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.432     0.432    ap_clk
    SLICE_X15Y32         FDRE                                         r  y_assign_reg_287_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y32         FDRE (Hold_fdre_C_D)         0.066     0.498    y_assign_reg_287_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 window_0_1_fu_126_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            window_0_0_fu_130_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.410     0.410    ap_clk
    SLICE_X9Y31          FDRE                                         r  window_0_1_fu_126_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  window_0_1_fu_126_reg[0]/Q
                         net (fo=3, routed)           0.135     0.686    window_0_1_fu_126[0]
    SLICE_X9Y32          FDRE                                         r  window_0_0_fu_130_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.432     0.432    ap_clk
    SLICE_X9Y32          FDRE                                         r  window_0_0_fu_130_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.072     0.504    window_0_0_fu_130_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 x_2_reg_897_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            x1_reg_264_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.075%)  route 0.135ns (48.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.410     0.410    ap_clk
    SLICE_X7Y26          FDRE                                         r  x_2_reg_897_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x_2_reg_897_reg[3]/Q
                         net (fo=5, routed)           0.135     0.686    x_2_reg_897_reg__0[3]
    SLICE_X9Y25          FDRE                                         r  x1_reg_264_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.432     0.432    ap_clk
    SLICE_X9Y25          FDRE                                         r  x1_reg_264_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.070     0.502    x1_reg_264_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 x_1_reg_888_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            x_reg_252_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.877%)  route 0.136ns (49.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.410     0.410    ap_clk
    SLICE_X15Y26         FDRE                                         r  x_1_reg_888_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x_1_reg_888_reg[2]/Q
                         net (fo=4, routed)           0.136     0.687    x_1_reg_888_reg__0[2]
    SLICE_X17Y27         FDSE                                         r  x_reg_252_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.432     0.432    ap_clk
    SLICE_X17Y27         FDSE                                         r  x_reg_252_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y27         FDSE (Hold_fdse_C_D)         0.070     0.502    x_reg_252_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 window_1_1_1_fu_138_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            window_1_0_fu_142_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.123%)  route 0.122ns (36.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.410     0.410    ap_clk
    SLICE_X6Y29          FDRE                                         r  window_1_1_1_fu_138_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  window_1_1_1_fu_138_reg[4]/Q
                         net (fo=2, routed)           0.122     0.696    line_buf_0_U/conv_3x3_strm_linbkb_ram_U/window_1_1_1_fu_138_reg[7][4]
    SLICE_X6Y30          LUT6 (Prop_lut6_I4_O)        0.045     0.741 r  line_buf_0_U/conv_3x3_strm_linbkb_ram_U/window_1_0_fu_142[4]_i_1/O
                         net (fo=1, routed)           0.000     0.741    line_buf_0_U_n_13
    SLICE_X6Y30          FDRE                                         r  window_1_0_fu_142_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=285, unset)          0.432     0.432    ap_clk
    SLICE_X6Y30          FDRE                                         r  window_1_0_fu_142_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.120     0.552    window_1_0_fu_142_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y12  line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y12  line_buf_0_U/conv_3x3_strm_linbkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y10  line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y10  line_buf_1_U/conv_3x3_strm_linbkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X12Y29  brmerge_demorgan_i_0_2_reg_1038_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X11Y32  brmerge_demorgan_i_1_reg_1061_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X11Y32  brmerge_demorgan_i_2_reg_1072_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X10Y31  indvar_flatten_reg_276_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X10Y31  indvar_flatten_reg_276_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X10Y31  indvar_flatten_reg_276_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y29  brmerge_demorgan_i_0_2_reg_1038_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y32  brmerge_demorgan_i_1_reg_1061_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y32  brmerge_demorgan_i_2_reg_1072_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y31  indvar_flatten_reg_276_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y31  indvar_flatten_reg_276_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y31  indvar_flatten_reg_276_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y32  indvar_flatten_reg_276_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y28  indvar_flatten_reg_276_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y28  indvar_flatten_reg_276_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y28  indvar_flatten_reg_276_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y29  brmerge_demorgan_i_0_2_reg_1038_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y29  brmerge_demorgan_i_0_2_reg_1038_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y32  brmerge_demorgan_i_1_reg_1061_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y32  brmerge_demorgan_i_1_reg_1061_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y32  brmerge_demorgan_i_2_reg_1072_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y32  brmerge_demorgan_i_2_reg_1072_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y31  indvar_flatten_reg_276_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y31  indvar_flatten_reg_276_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y31  indvar_flatten_reg_276_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y31  indvar_flatten_reg_276_reg[14]/C



