
STM32_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000118f0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010dc  08011a80  08011a80  00021a80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012b5c  08012b5c  0003023c  2**0
                  CONTENTS
  4 .ARM          00000008  08012b5c  08012b5c  00022b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012b64  08012b64  0003023c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08012b64  08012b64  00022b64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08012b6c  08012b6c  00022b6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000023c  20000000  08012b74  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003023c  2**0
                  CONTENTS
 10 .bss          00005880  2000023c  2000023c  0003023c  2**2
                  ALLOC
 11 ._user_heap_stack 00000c04  20005abc  20005abc  0003023c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003023c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002baff  00000000  00000000  0003026c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005541  00000000  00000000  0005bd6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d08  00000000  00000000  000612b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001b48  00000000  00000000  00062fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002bac0  00000000  00000000  00064b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000242a6  00000000  00000000  000905c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ed31e  00000000  00000000  000b4866  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001a1b84  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000091a8  00000000  00000000  001a1bd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000023c 	.word	0x2000023c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011a68 	.word	0x08011a68

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000240 	.word	0x20000240
 80001cc:	08011a68 	.word	0x08011a68

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <IMU_Initialise>:
int16_t gyro_offset[3] = { 0 }; // gyro_offset value calibrated by Gyro_calibrate()

/*
 * INITIALISATION
 */
uint8_t* IMU_Initialise(ICM20948 *dev, I2C_HandleTypeDef *i2cHandle) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]

	char hex[2];
	uint8_t regData;

	dev->i2cHandle = i2cHandle;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	683a      	ldr	r2, [r7, #0]
 8000f5a:	601a      	str	r2, [r3, #0]
	 buf[0] = REG_ADD_REG_BANK_SEL;  // bank select register
	 buf[1] = REG_VAL_REG_BANK_0;           // bank 0
	 ret = HAL_I2C_Master_Transmit(i2cHandle, IMU_ADDR, buf, I2C_MEMADD_SIZE_16BIT, 10);

	 */
	ret = IMU_WriteOneByte(dev, REG_ADD_REG_BANK_SEL, REG_VAL_REG_BANK_0);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	217f      	movs	r1, #127	; 0x7f
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f000 f8af 	bl	80010c4 <IMU_WriteOneByte>
 8000f66:	4603      	mov	r3, r0
 8000f68:	461a      	mov	r2, r3
 8000f6a:	4b55      	ldr	r3, [pc, #340]	; (80010c0 <IMU_Initialise+0x174>)
 8000f6c:	701a      	strb	r2, [r3, #0]


	//check ID
	/*	  buf[0] = REG_WHO_AM_I;  //(Should return ID =  0xEA)
	 ret = HAL_I2C_Mem_Read(i2cHandle, IMU_ADDR, REG_WHO_AM_I, I2C_MEMADD_SIZE_8BIT, buf, I2C_MEMADD_SIZE_8BIT, 10);  */
	ret = IMU_ReadOneByte(dev, REG_WHO_AM_I, &regData);
 8000f6e:	2100      	movs	r1, #0
 8000f70:	f107 030b 	add.w	r3, r7, #11
 8000f74:	461a      	mov	r2, r3
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	f000 f8c0 	bl	80010fc <IMU_ReadOneByte>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	461a      	mov	r2, r3
 8000f80:	4b4f      	ldr	r3, [pc, #316]	; (80010c0 <IMU_Initialise+0x174>)
 8000f82:	701a      	strb	r2, [r3, #0]

	//return &buf[0];

	// Initialize
	// Bank 0 - Reset the device and then auto selects the best available clock source
	ret = IMU_WriteOneByte(dev, REG_ADD_REG_BANK_SEL, REG_VAL_REG_BANK_0);
 8000f84:	2200      	movs	r2, #0
 8000f86:	217f      	movs	r1, #127	; 0x7f
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f000 f89b 	bl	80010c4 <IMU_WriteOneByte>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	461a      	mov	r2, r3
 8000f92:	4b4b      	ldr	r3, [pc, #300]	; (80010c0 <IMU_Initialise+0x174>)
 8000f94:	701a      	strb	r2, [r3, #0]

	ret = IMU_WriteOneByte(dev, REG_ADD_PWR_MGMT_1, REG_VAL_ALL_RGE_RESET); // reset device - check hearder file value should be 0xF1
 8000f96:	22f1      	movs	r2, #241	; 0xf1
 8000f98:	2106      	movs	r1, #6
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f000 f892 	bl	80010c4 <IMU_WriteOneByte>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	4b46      	ldr	r3, [pc, #280]	; (80010c0 <IMU_Initialise+0x174>)
 8000fa6:	701a      	strb	r2, [r3, #0]

	osDelay(10);
 8000fa8:	200a      	movs	r0, #10
 8000faa:	f009 fbd7 	bl	800a75c <osDelay>
	ret = IMU_WriteOneByte(dev, REG_ADD_PWR_MGMT_1, REG_VAL_RUN_MODE); // auto selects the best available clock source for device
 8000fae:	2201      	movs	r2, #1
 8000fb0:	2106      	movs	r1, #6
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f000 f886 	bl	80010c4 <IMU_WriteOneByte>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	461a      	mov	r2, r3
 8000fbc:	4b40      	ldr	r3, [pc, #256]	; (80010c0 <IMU_Initialise+0x174>)
 8000fbe:	701a      	strb	r2, [r3, #0]

	// Turn off and on Accelator and Gyro - page 28
	osDelay(10);
 8000fc0:	200a      	movs	r0, #10
 8000fc2:	f009 fbcb 	bl	800a75c <osDelay>
	ret = IMU_WriteOneByte(dev, REG_ADD_PWR_MGMT_2, REG_VAL_ACCEL_GYROLL_OFF); // OFF
 8000fc6:	223f      	movs	r2, #63	; 0x3f
 8000fc8:	2107      	movs	r1, #7
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	f000 f87a 	bl	80010c4 <IMU_WriteOneByte>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	4b3a      	ldr	r3, [pc, #232]	; (80010c0 <IMU_Initialise+0x174>)
 8000fd6:	701a      	strb	r2, [r3, #0]

	osDelay(10);
 8000fd8:	200a      	movs	r0, #10
 8000fda:	f009 fbbf 	bl	800a75c <osDelay>
	ret = IMU_WriteOneByte(dev, REG_ADD_PWR_MGMT_2, REG_VAL_ACCEL_GYROLL_ON); // ON
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2107      	movs	r1, #7
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f000 f86e 	bl	80010c4 <IMU_WriteOneByte>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	461a      	mov	r2, r3
 8000fec:	4b34      	ldr	r3, [pc, #208]	; (80010c0 <IMU_Initialise+0x174>)
 8000fee:	701a      	strb	r2, [r3, #0]

	ret = IMU_WriteOneByte(dev, REG_ADD_INT_ENABLE_1, REG_VAL_INT_ENABLED); // Turn on inteerup on pin INT1
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	2110      	movs	r1, #16
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f000 f865 	bl	80010c4 <IMU_WriteOneByte>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4b30      	ldr	r3, [pc, #192]	; (80010c0 <IMU_Initialise+0x174>)
 8001000:	701a      	strb	r2, [r3, #0]

	uint8_t tmp = 0;
 8001002:	2300      	movs	r3, #0
 8001004:	72bb      	strb	r3, [r7, #10]
	IMU_ReadOneByte(dev, REG_ADD_INT_PIN_CFG, &tmp);
 8001006:	f107 030a 	add.w	r3, r7, #10
 800100a:	461a      	mov	r2, r3
 800100c:	210f      	movs	r1, #15
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f000 f874 	bl	80010fc <IMU_ReadOneByte>
	IMU_WriteOneByte(dev, REG_ADD_INT_PIN_CFG, tmp | 0x02);
 8001014:	7abb      	ldrb	r3, [r7, #10]
 8001016:	f043 0302 	orr.w	r3, r3, #2
 800101a:	b2db      	uxtb	r3, r3
 800101c:	461a      	mov	r2, r3
 800101e:	210f      	movs	r1, #15
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f000 f84f 	bl	80010c4 <IMU_WriteOneByte>

	// Bank 2 - Gyro and Acce and start running
	/* user bank 2 register */
	ret = IMU_WriteOneByte(dev, REG_ADD_REG_BANK_SEL, REG_VAL_REG_BANK_2);
 8001026:	2220      	movs	r2, #32
 8001028:	217f      	movs	r1, #127	; 0x7f
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f000 f84a 	bl	80010c4 <IMU_WriteOneByte>
 8001030:	4603      	mov	r3, r0
 8001032:	461a      	mov	r2, r3
 8001034:	4b22      	ldr	r3, [pc, #136]	; (80010c0 <IMU_Initialise+0x174>)
 8001036:	701a      	strb	r2, [r3, #0]

	ret = IMU_WriteOneByte(dev, REG_ADD_GYRO_SMPLRT_DIV, 0x16); //
 8001038:	2216      	movs	r2, #22
 800103a:	2100      	movs	r1, #0
 800103c:	6878      	ldr	r0, [r7, #4]
 800103e:	f000 f841 	bl	80010c4 <IMU_WriteOneByte>
 8001042:	4603      	mov	r3, r0
 8001044:	461a      	mov	r2, r3
 8001046:	4b1e      	ldr	r3, [pc, #120]	; (80010c0 <IMU_Initialise+0x174>)
 8001048:	701a      	strb	r2, [r3, #0]

	ret = IMU_WriteOneByte(dev, REG_ADD_GYRO_CONFIG_1,
 800104a:	2233      	movs	r2, #51	; 0x33
 800104c:	2101      	movs	r1, #1
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f000 f838 	bl	80010c4 <IMU_WriteOneByte>
 8001054:	4603      	mov	r3, r0
 8001056:	461a      	mov	r2, r3
 8001058:	4b19      	ldr	r3, [pc, #100]	; (80010c0 <IMU_Initialise+0x174>)
 800105a:	701a      	strb	r2, [r3, #0]
			REG_VAL_BIT_GYRO_DLPCFG_6 | REG_VAL_BIT_GYRO_FS_500DPS
					| REG_VAL_BIT_GYRO_DLPF); // enable low pass filter and set Gyro FS


	ret = IMU_WriteOneByte(dev, REG_ADD_ACCEL_SMPLRT_DIV_2, 0x04); //  pg 63 Acce sample rate divider: ODR = 1.125KHz/7 = 161
 800105c:	2204      	movs	r2, #4
 800105e:	2111      	movs	r1, #17
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f000 f82f 	bl	80010c4 <IMU_WriteOneByte>
 8001066:	4603      	mov	r3, r0
 8001068:	461a      	mov	r2, r3
 800106a:	4b15      	ldr	r3, [pc, #84]	; (80010c0 <IMU_Initialise+0x174>)
 800106c:	701a      	strb	r2, [r3, #0]
	ret = IMU_WriteOneByte(dev, REG_ADD_ACCEL_SMPLRT_DIV_1, 0x00); // upper 3 bit of sample rate = 0
 800106e:	2200      	movs	r2, #0
 8001070:	2110      	movs	r1, #16
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f000 f826 	bl	80010c4 <IMU_WriteOneByte>
 8001078:	4603      	mov	r3, r0
 800107a:	461a      	mov	r2, r3
 800107c:	4b10      	ldr	r3, [pc, #64]	; (80010c0 <IMU_Initialise+0x174>)
 800107e:	701a      	strb	r2, [r3, #0]

	// enable LPF and set accel full scale to +/-2G, sensitivity scale factor = 16384 LSB/g
	ret = IMU_WriteOneByte(dev, REG_ADD_ACCEL_CONFIG,
 8001080:	2231      	movs	r2, #49	; 0x31
 8001082:	2114      	movs	r1, #20
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f000 f81d 	bl	80010c4 <IMU_WriteOneByte>
 800108a:	4603      	mov	r3, r0
 800108c:	461a      	mov	r2, r3
 800108e:	4b0c      	ldr	r3, [pc, #48]	; (80010c0 <IMU_Initialise+0x174>)
 8001090:	701a      	strb	r2, [r3, #0]
			REG_VAL_BIT_ACCEL_DLPCFG_6 | REG_VAL_BIT_ACCEL_FS_2g
					| REG_VAL_BIT_ACCEL_DLPF);

	IMU_WriteOneByte(dev, REG_ADD_TEMP_CONFIG, REG_VAL_TEMP_CONFIG); // Temp configuration pg 67
 8001092:	2200      	movs	r2, #0
 8001094:	2153      	movs	r1, #83	; 0x53
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f000 f814 	bl	80010c4 <IMU_WriteOneByte>

	// back to bank 0
	ret = IMU_WriteOneByte(dev, REG_ADD_REG_BANK_SEL, REG_VAL_REG_BANK_0);
 800109c:	2200      	movs	r2, #0
 800109e:	217f      	movs	r1, #127	; 0x7f
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f000 f80f 	bl	80010c4 <IMU_WriteOneByte>
 80010a6:	4603      	mov	r3, r0
 80010a8:	461a      	mov	r2, r3
 80010aa:	4b05      	ldr	r3, [pc, #20]	; (80010c0 <IMU_Initialise+0x174>)
 80010ac:	701a      	strb	r2, [r3, #0]

	osDelay(100);
 80010ae:	2064      	movs	r0, #100	; 0x64
 80010b0:	f009 fb54 	bl	800a75c <osDelay>
	//Gyro_calibrate(dev);  // calibrate the offset of the gyroscope

	// everthing OK
	//strcpy((char*)buf, "Initialize OK\r\n");
	//return &buf;
	return 0; // 0 means 0 error
 80010b4:	2300      	movs	r3, #0

}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	20000258 	.word	0x20000258

080010c4 <IMU_WriteOneByte>:

HAL_StatusTypeDef IMU_WriteOneByte(ICM20948 *dev, uint8_t reg, uint8_t data) {
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af04      	add	r7, sp, #16
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	70fb      	strb	r3, [r7, #3]
 80010d0:	4613      	mov	r3, r2
 80010d2:	70bb      	strb	r3, [r7, #2]

	return HAL_I2C_Mem_Write(dev->i2cHandle, IMU_ADDR, reg, 1, &data, 1, 100);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6818      	ldr	r0, [r3, #0]
 80010d8:	23d0      	movs	r3, #208	; 0xd0
 80010da:	b299      	uxth	r1, r3
 80010dc:	78fb      	ldrb	r3, [r7, #3]
 80010de:	b29a      	uxth	r2, r3
 80010e0:	2364      	movs	r3, #100	; 0x64
 80010e2:	9302      	str	r3, [sp, #8]
 80010e4:	2301      	movs	r3, #1
 80010e6:	9301      	str	r3, [sp, #4]
 80010e8:	1cbb      	adds	r3, r7, #2
 80010ea:	9300      	str	r3, [sp, #0]
 80010ec:	2301      	movs	r3, #1
 80010ee:	f005 f927 	bl	8006340 <HAL_I2C_Mem_Write>
 80010f2:	4603      	mov	r3, r0

}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <IMU_ReadOneByte>:

HAL_StatusTypeDef IMU_ReadOneByte(ICM20948 *dev, uint8_t reg, uint8_t *data) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b088      	sub	sp, #32
 8001100:	af04      	add	r7, sp, #16
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	460b      	mov	r3, r1
 8001106:	607a      	str	r2, [r7, #4]
 8001108:	72fb      	strb	r3, [r7, #11]

	return HAL_I2C_Mem_Read(dev->i2cHandle, IMU_ADDR, reg, 1, data, 1, 100);
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	6818      	ldr	r0, [r3, #0]
 800110e:	23d0      	movs	r3, #208	; 0xd0
 8001110:	b299      	uxth	r1, r3
 8001112:	7afb      	ldrb	r3, [r7, #11]
 8001114:	b29a      	uxth	r2, r3
 8001116:	2364      	movs	r3, #100	; 0x64
 8001118:	9302      	str	r3, [sp, #8]
 800111a:	2301      	movs	r3, #1
 800111c:	9301      	str	r3, [sp, #4]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	2301      	movs	r3, #1
 8001124:	f005 fa06 	bl	8006534 <HAL_I2C_Mem_Read>
 8001128:	4603      	mov	r3, r0
}
 800112a:	4618      	mov	r0, r3
 800112c:	3710      	adds	r7, #16
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}

08001132 <Mag_WriteOneByte>:

HAL_StatusTypeDef Mag_WriteOneByte(ICM20948 *dev, uint8_t reg, uint8_t data) {
 8001132:	b580      	push	{r7, lr}
 8001134:	b086      	sub	sp, #24
 8001136:	af04      	add	r7, sp, #16
 8001138:	6078      	str	r0, [r7, #4]
 800113a:	460b      	mov	r3, r1
 800113c:	70fb      	strb	r3, [r7, #3]
 800113e:	4613      	mov	r3, r2
 8001140:	70bb      	strb	r3, [r7, #2]

	return HAL_I2C_Mem_Write(dev->i2cHandle, MAG_ADDR, reg, 1, &data, 1, 100);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6818      	ldr	r0, [r3, #0]
 8001146:	2318      	movs	r3, #24
 8001148:	b299      	uxth	r1, r3
 800114a:	78fb      	ldrb	r3, [r7, #3]
 800114c:	b29a      	uxth	r2, r3
 800114e:	2364      	movs	r3, #100	; 0x64
 8001150:	9302      	str	r3, [sp, #8]
 8001152:	2301      	movs	r3, #1
 8001154:	9301      	str	r3, [sp, #4]
 8001156:	1cbb      	adds	r3, r7, #2
 8001158:	9300      	str	r3, [sp, #0]
 800115a:	2301      	movs	r3, #1
 800115c:	f005 f8f0 	bl	8006340 <HAL_I2C_Mem_Write>
 8001160:	4603      	mov	r3, r0
}
 8001162:	4618      	mov	r0, r3
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
	...

0800116c <IMU_AccelRead>:
	ret = IMU_ReadOneByte(dev, REG_ADD_TEMP_OUT_H, &u8Buf[1]);
	tempRaw = (u8Buf[1] << 8) | u8Buf[0];
	dev->temp_C = (tempRaw) / 333.81 + 21; // assuming no further offset apart from 21 dec C
}

HAL_StatusTypeDef IMU_AccelRead(ICM20948 *dev) {
 800116c:	b580      	push	{r7, lr}
 800116e:	b088      	sub	sp, #32
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
	uint8_t u8Buf[2] = { 0 }; // reset to zero
 8001174:	2300      	movs	r3, #0
 8001176:	83bb      	strh	r3, [r7, #28]
	int16_t accRaw[3] = { 0 };  // reset to zero
 8001178:	f107 0314 	add.w	r3, r7, #20
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	809a      	strh	r2, [r3, #4]

	ret = IMU_ReadOneByte(dev, REG_ADD_ACCEL_XOUT_L, &u8Buf[0]);
 8001182:	f107 031c 	add.w	r3, r7, #28
 8001186:	461a      	mov	r2, r3
 8001188:	212e      	movs	r1, #46	; 0x2e
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f7ff ffb6 	bl	80010fc <IMU_ReadOneByte>
 8001190:	4603      	mov	r3, r0
 8001192:	461a      	mov	r2, r3
 8001194:	4b5e      	ldr	r3, [pc, #376]	; (8001310 <IMU_AccelRead+0x1a4>)
 8001196:	701a      	strb	r2, [r3, #0]
	ret = IMU_ReadOneByte(dev, REG_ADD_ACCEL_XOUT_H, &u8Buf[1]);
 8001198:	f107 031c 	add.w	r3, r7, #28
 800119c:	3301      	adds	r3, #1
 800119e:	461a      	mov	r2, r3
 80011a0:	212d      	movs	r1, #45	; 0x2d
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f7ff ffaa 	bl	80010fc <IMU_ReadOneByte>
 80011a8:	4603      	mov	r3, r0
 80011aa:	461a      	mov	r2, r3
 80011ac:	4b58      	ldr	r3, [pc, #352]	; (8001310 <IMU_AccelRead+0x1a4>)
 80011ae:	701a      	strb	r2, [r3, #0]
	accRaw[0] = (u8Buf[1] << 8) | u8Buf[0];
 80011b0:	7f7b      	ldrb	r3, [r7, #29]
 80011b2:	021b      	lsls	r3, r3, #8
 80011b4:	b21a      	sxth	r2, r3
 80011b6:	7f3b      	ldrb	r3, [r7, #28]
 80011b8:	b21b      	sxth	r3, r3
 80011ba:	4313      	orrs	r3, r2
 80011bc:	b21b      	sxth	r3, r3
 80011be:	82bb      	strh	r3, [r7, #20]

	ret = IMU_ReadOneByte(dev, REG_ADD_ACCEL_YOUT_L, &u8Buf[0]);
 80011c0:	f107 031c 	add.w	r3, r7, #28
 80011c4:	461a      	mov	r2, r3
 80011c6:	2130      	movs	r1, #48	; 0x30
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f7ff ff97 	bl	80010fc <IMU_ReadOneByte>
 80011ce:	4603      	mov	r3, r0
 80011d0:	461a      	mov	r2, r3
 80011d2:	4b4f      	ldr	r3, [pc, #316]	; (8001310 <IMU_AccelRead+0x1a4>)
 80011d4:	701a      	strb	r2, [r3, #0]
	ret = IMU_ReadOneByte(dev, REG_ADD_ACCEL_YOUT_H, &u8Buf[1]);
 80011d6:	f107 031c 	add.w	r3, r7, #28
 80011da:	3301      	adds	r3, #1
 80011dc:	461a      	mov	r2, r3
 80011de:	212f      	movs	r1, #47	; 0x2f
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f7ff ff8b 	bl	80010fc <IMU_ReadOneByte>
 80011e6:	4603      	mov	r3, r0
 80011e8:	461a      	mov	r2, r3
 80011ea:	4b49      	ldr	r3, [pc, #292]	; (8001310 <IMU_AccelRead+0x1a4>)
 80011ec:	701a      	strb	r2, [r3, #0]
	accRaw[1] = (u8Buf[1] << 8) | u8Buf[0];
 80011ee:	7f7b      	ldrb	r3, [r7, #29]
 80011f0:	021b      	lsls	r3, r3, #8
 80011f2:	b21a      	sxth	r2, r3
 80011f4:	7f3b      	ldrb	r3, [r7, #28]
 80011f6:	b21b      	sxth	r3, r3
 80011f8:	4313      	orrs	r3, r2
 80011fa:	b21b      	sxth	r3, r3
 80011fc:	82fb      	strh	r3, [r7, #22]

	ret = IMU_ReadOneByte(dev, REG_ADD_ACCEL_ZOUT_L, &u8Buf[0]);
 80011fe:	f107 031c 	add.w	r3, r7, #28
 8001202:	461a      	mov	r2, r3
 8001204:	2132      	movs	r1, #50	; 0x32
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f7ff ff78 	bl	80010fc <IMU_ReadOneByte>
 800120c:	4603      	mov	r3, r0
 800120e:	461a      	mov	r2, r3
 8001210:	4b3f      	ldr	r3, [pc, #252]	; (8001310 <IMU_AccelRead+0x1a4>)
 8001212:	701a      	strb	r2, [r3, #0]
	ret = IMU_ReadOneByte(dev, REG_ADD_ACCEL_ZOUT_H, &u8Buf[1]);
 8001214:	f107 031c 	add.w	r3, r7, #28
 8001218:	3301      	adds	r3, #1
 800121a:	461a      	mov	r2, r3
 800121c:	2131      	movs	r1, #49	; 0x31
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f7ff ff6c 	bl	80010fc <IMU_ReadOneByte>
 8001224:	4603      	mov	r3, r0
 8001226:	461a      	mov	r2, r3
 8001228:	4b39      	ldr	r3, [pc, #228]	; (8001310 <IMU_AccelRead+0x1a4>)
 800122a:	701a      	strb	r2, [r3, #0]
	accRaw[2] = (u8Buf[1] << 8) | u8Buf[0];
 800122c:	7f7b      	ldrb	r3, [r7, #29]
 800122e:	021b      	lsls	r3, r3, #8
 8001230:	b21a      	sxth	r2, r3
 8001232:	7f3b      	ldrb	r3, [r7, #28]
 8001234:	b21b      	sxth	r3, r3
 8001236:	4313      	orrs	r3, r2
 8001238:	b21b      	sxth	r3, r3
 800123a:	833b      	strh	r3, [r7, #24]

	/* Convert to SIGNED integers (two's complement) */
	int32_t accRawSigned[3];

	if ((accRaw[0] & 0x00080000) == 0x00080000)
 800123c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001240:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001244:	2b00      	cmp	r3, #0
 8001246:	d007      	beq.n	8001258 <IMU_AccelRead+0xec>
		accRawSigned[0] = accRaw[0] | 0xFFF00000;
 8001248:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800124c:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 8001250:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 8001254:	60bb      	str	r3, [r7, #8]
 8001256:	e002      	b.n	800125e <IMU_AccelRead+0xf2>
	else
		accRawSigned[0] = accRaw[0];
 8001258:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800125c:	60bb      	str	r3, [r7, #8]

	if ((accRaw[1] & 0x00080000) == 0x00080000)
 800125e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001262:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001266:	2b00      	cmp	r3, #0
 8001268:	d007      	beq.n	800127a <IMU_AccelRead+0x10e>
		accRawSigned[1] = accRaw[1] | 0xFFF00000;
 800126a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800126e:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 8001272:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	e002      	b.n	8001280 <IMU_AccelRead+0x114>
	else
		accRawSigned[1] = accRaw[1];
 800127a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800127e:	60fb      	str	r3, [r7, #12]

	if ((accRaw[2] & 0x00080000) == 0x000080000)
 8001280:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001284:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001288:	2b00      	cmp	r3, #0
 800128a:	d007      	beq.n	800129c <IMU_AccelRead+0x130>
		accRawSigned[2] = accRaw[2] | 0xFFF00000;
 800128c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001290:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 8001294:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 8001298:	613b      	str	r3, [r7, #16]
 800129a:	e002      	b.n	80012a2 <IMU_AccelRead+0x136>
	else
		accRawSigned[2] = accRaw[2];
 800129c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80012a0:	613b      	str	r3, [r7, #16]

	// accel full scale set to +/-2G, sensitivity scale factor = 16384 LSB/g
	dev->acc[0] = 0.00006103515625f * accRawSigned[0] * 9.81f;
 80012a2:	68bb      	ldr	r3, [r7, #8]
 80012a4:	ee07 3a90 	vmov	s15, r3
 80012a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012ac:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001314 <IMU_AccelRead+0x1a8>
 80012b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012b4:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001318 <IMU_AccelRead+0x1ac>
 80012b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	edc3 7a01 	vstr	s15, [r3, #4]
	dev->acc[1] = 0.00006103515625f * accRawSigned[1] * 9.81f;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	ee07 3a90 	vmov	s15, r3
 80012c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012cc:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001314 <IMU_AccelRead+0x1a8>
 80012d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012d4:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001318 <IMU_AccelRead+0x1ac>
 80012d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	edc3 7a02 	vstr	s15, [r3, #8]
	dev->acc[2] = 0.00006103515625f * accRawSigned[2] * 9.81f; // * 9.81f
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	ee07 3a90 	vmov	s15, r3
 80012e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012ec:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001314 <IMU_AccelRead+0x1a8>
 80012f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012f4:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001318 <IMU_AccelRead+0x1ac>
 80012f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	edc3 7a03 	vstr	s15, [r3, #12]

	return ret;
 8001302:	4b03      	ldr	r3, [pc, #12]	; (8001310 <IMU_AccelRead+0x1a4>)
 8001304:	781b      	ldrb	r3, [r3, #0]

}
 8001306:	4618      	mov	r0, r3
 8001308:	3720      	adds	r7, #32
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	20000258 	.word	0x20000258
 8001314:	38800000 	.word	0x38800000
 8001318:	411cf5c3 	.word	0x411cf5c3

0800131c <Gyro_calibrate>:

HAL_StatusTypeDef Gyro_calibrate(ICM20948 *dev) // calibrate the offset of the gyro
// store the offset in int16_t gyro_offset[3]
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	uint8_t u8Buf[2] = { 0 }; // reset to zero upon entry
 8001324:	2300      	movs	r3, #0
 8001326:	823b      	strh	r3, [r7, #16]
	int16_t gyroRaw[3] = { 0 }; // reset to zero upon entry
 8001328:	f107 0308 	add.w	r3, r7, #8
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	809a      	strh	r2, [r3, #4]
	int8_t i;
	int16_t temp;

	for (i = 0; i < 32; i++) {
 8001332:	2300      	movs	r3, #0
 8001334:	75fb      	strb	r3, [r7, #23]
 8001336:	e06c      	b.n	8001412 <Gyro_calibrate+0xf6>
		IMU_ReadOneByte(dev, REG_ADD_GYRO_XOUT_L, &u8Buf[0]);
 8001338:	f107 0310 	add.w	r3, r7, #16
 800133c:	461a      	mov	r2, r3
 800133e:	2134      	movs	r1, #52	; 0x34
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f7ff fedb 	bl	80010fc <IMU_ReadOneByte>
		IMU_ReadOneByte(dev, REG_ADD_GYRO_XOUT_H, &u8Buf[1]);
 8001346:	f107 0310 	add.w	r3, r7, #16
 800134a:	3301      	adds	r3, #1
 800134c:	461a      	mov	r2, r3
 800134e:	2133      	movs	r1, #51	; 0x33
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f7ff fed3 	bl	80010fc <IMU_ReadOneByte>
		temp = (u8Buf[1] << 8) | u8Buf[0]; // for debugging
 8001356:	7c7b      	ldrb	r3, [r7, #17]
 8001358:	021b      	lsls	r3, r3, #8
 800135a:	b21a      	sxth	r2, r3
 800135c:	7c3b      	ldrb	r3, [r7, #16]
 800135e:	b21b      	sxth	r3, r3
 8001360:	4313      	orrs	r3, r2
 8001362:	82bb      	strh	r3, [r7, #20]
		gyroRaw[0] = temp + gyroRaw[0];
 8001364:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001368:	b29a      	uxth	r2, r3
 800136a:	8abb      	ldrh	r3, [r7, #20]
 800136c:	4413      	add	r3, r2
 800136e:	b29b      	uxth	r3, r3
 8001370:	b21b      	sxth	r3, r3
 8001372:	813b      	strh	r3, [r7, #8]
		//gyroRaw[0] = (u8Buf[1]<<8)|u8Buf[0] + gyroRaw[0];
osDelay(1);
 8001374:	2001      	movs	r0, #1
 8001376:	f009 f9f1 	bl	800a75c <osDelay>
		IMU_ReadOneByte(dev, REG_ADD_GYRO_YOUT_L, &u8Buf[0]);
 800137a:	f107 0310 	add.w	r3, r7, #16
 800137e:	461a      	mov	r2, r3
 8001380:	2136      	movs	r1, #54	; 0x36
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff feba 	bl	80010fc <IMU_ReadOneByte>
		IMU_ReadOneByte(dev, REG_ADD_GYRO_YOUT_H, &u8Buf[1]);
 8001388:	f107 0310 	add.w	r3, r7, #16
 800138c:	3301      	adds	r3, #1
 800138e:	461a      	mov	r2, r3
 8001390:	2135      	movs	r1, #53	; 0x35
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff feb2 	bl	80010fc <IMU_ReadOneByte>
		gyroRaw[1] = ((u8Buf[1] << 8) | u8Buf[0]) + gyroRaw[1];
 8001398:	7c7b      	ldrb	r3, [r7, #17]
 800139a:	021b      	lsls	r3, r3, #8
 800139c:	b21a      	sxth	r2, r3
 800139e:	7c3b      	ldrb	r3, [r7, #16]
 80013a0:	b21b      	sxth	r3, r3
 80013a2:	4313      	orrs	r3, r2
 80013a4:	b21b      	sxth	r3, r3
 80013a6:	b29a      	uxth	r2, r3
 80013a8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80013ac:	b29b      	uxth	r3, r3
 80013ae:	4413      	add	r3, r2
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	b21b      	sxth	r3, r3
 80013b4:	817b      	strh	r3, [r7, #10]
		osDelay(1);
 80013b6:	2001      	movs	r0, #1
 80013b8:	f009 f9d0 	bl	800a75c <osDelay>
		IMU_ReadOneByte(dev, REG_ADD_GYRO_ZOUT_L, &u8Buf[0]);
 80013bc:	f107 0310 	add.w	r3, r7, #16
 80013c0:	461a      	mov	r2, r3
 80013c2:	2138      	movs	r1, #56	; 0x38
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f7ff fe99 	bl	80010fc <IMU_ReadOneByte>
		ret = IMU_ReadOneByte(dev, REG_ADD_GYRO_ZOUT_H, &u8Buf[1]);
 80013ca:	f107 0310 	add.w	r3, r7, #16
 80013ce:	3301      	adds	r3, #1
 80013d0:	461a      	mov	r2, r3
 80013d2:	2137      	movs	r1, #55	; 0x37
 80013d4:	6878      	ldr	r0, [r7, #4]
 80013d6:	f7ff fe91 	bl	80010fc <IMU_ReadOneByte>
 80013da:	4603      	mov	r3, r0
 80013dc:	461a      	mov	r2, r3
 80013de:	4b22      	ldr	r3, [pc, #136]	; (8001468 <Gyro_calibrate+0x14c>)
 80013e0:	701a      	strb	r2, [r3, #0]
		gyroRaw[2] = ((u8Buf[1] << 8) | u8Buf[0]) + gyroRaw[2];
 80013e2:	7c7b      	ldrb	r3, [r7, #17]
 80013e4:	021b      	lsls	r3, r3, #8
 80013e6:	b21a      	sxth	r2, r3
 80013e8:	7c3b      	ldrb	r3, [r7, #16]
 80013ea:	b21b      	sxth	r3, r3
 80013ec:	4313      	orrs	r3, r2
 80013ee:	b21b      	sxth	r3, r3
 80013f0:	b29a      	uxth	r2, r3
 80013f2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	4413      	add	r3, r2
 80013fa:	b29b      	uxth	r3, r3
 80013fc:	b21b      	sxth	r3, r3
 80013fe:	81bb      	strh	r3, [r7, #12]

		osDelay(100); // wait for 100msec
 8001400:	2064      	movs	r0, #100	; 0x64
 8001402:	f009 f9ab 	bl	800a75c <osDelay>
	for (i = 0; i < 32; i++) {
 8001406:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800140a:	b2db      	uxtb	r3, r3
 800140c:	3301      	adds	r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	75fb      	strb	r3, [r7, #23]
 8001412:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001416:	2b1f      	cmp	r3, #31
 8001418:	dd8e      	ble.n	8001338 <Gyro_calibrate+0x1c>
	}

	dev->gyro_bias[0] = (float)(gyroRaw[0] >> 5);  // average of 32 reads
 800141a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800141e:	115b      	asrs	r3, r3, #5
 8001420:	b21b      	sxth	r3, r3
 8001422:	ee07 3a90 	vmov	s15, r3
 8001426:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	dev->gyro_bias[1] = (float)(gyroRaw[1] >> 5);
 8001430:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001434:	115b      	asrs	r3, r3, #5
 8001436:	b21b      	sxth	r3, r3
 8001438:	ee07 3a90 	vmov	s15, r3
 800143c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	dev->gyro_bias[2] = (float)(gyroRaw[2] >> 5);
 8001446:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800144a:	115b      	asrs	r3, r3, #5
 800144c:	b21b      	sxth	r3, r3
 800144e:	ee07 3a90 	vmov	s15, r3
 8001452:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c


	return ret;
 800145c:	4b02      	ldr	r3, [pc, #8]	; (8001468 <Gyro_calibrate+0x14c>)
 800145e:	781b      	ldrb	r3, [r3, #0]
}
 8001460:	4618      	mov	r0, r3
 8001462:	3718      	adds	r7, #24
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	20000258 	.word	0x20000258

0800146c <IMU_GyroRead>:

HAL_StatusTypeDef IMU_GyroRead(ICM20948 *dev) { // return the change in value instead of current value
 800146c:	b580      	push	{r7, lr}
 800146e:	b08a      	sub	sp, #40	; 0x28
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
	uint8_t u8Buf[2] = { 0 }; // reset to zero
 8001474:	2300      	movs	r3, #0
 8001476:	84bb      	strh	r3, [r7, #36]	; 0x24
	int16_t gyroRaw[3] = { 0 };  // reset to zero
 8001478:	f107 031c 	add.w	r3, r7, #28
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	809a      	strh	r2, [r3, #4]
	int16_t gyroDiff[3];
	int16_t temp;

	ret = IMU_ReadOneByte(dev, REG_ADD_GYRO_YOUT_L, &u8Buf[0]);
 8001482:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001486:	461a      	mov	r2, r3
 8001488:	2136      	movs	r1, #54	; 0x36
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f7ff fe36 	bl	80010fc <IMU_ReadOneByte>
 8001490:	4603      	mov	r3, r0
 8001492:	461a      	mov	r2, r3
 8001494:	4b58      	ldr	r3, [pc, #352]	; (80015f8 <IMU_GyroRead+0x18c>)
 8001496:	701a      	strb	r2, [r3, #0]
	ret = IMU_ReadOneByte(dev, REG_ADD_GYRO_YOUT_H, &u8Buf[1]);
 8001498:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800149c:	3301      	adds	r3, #1
 800149e:	461a      	mov	r2, r3
 80014a0:	2135      	movs	r1, #53	; 0x35
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f7ff fe2a 	bl	80010fc <IMU_ReadOneByte>
 80014a8:	4603      	mov	r3, r0
 80014aa:	461a      	mov	r2, r3
 80014ac:	4b52      	ldr	r3, [pc, #328]	; (80015f8 <IMU_GyroRead+0x18c>)
 80014ae:	701a      	strb	r2, [r3, #0]
	gyroRaw[1] = (u8Buf[1] << 8) | u8Buf[0];
 80014b0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80014b4:	021b      	lsls	r3, r3, #8
 80014b6:	b21a      	sxth	r2, r3
 80014b8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80014bc:	b21b      	sxth	r3, r3
 80014be:	4313      	orrs	r3, r2
 80014c0:	b21b      	sxth	r3, r3
 80014c2:	83fb      	strh	r3, [r7, #30]


	ret = IMU_ReadOneByte(dev, REG_ADD_GYRO_ZOUT_L, &u8Buf[0]);
 80014c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014c8:	461a      	mov	r2, r3
 80014ca:	2138      	movs	r1, #56	; 0x38
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff fe15 	bl	80010fc <IMU_ReadOneByte>
 80014d2:	4603      	mov	r3, r0
 80014d4:	461a      	mov	r2, r3
 80014d6:	4b48      	ldr	r3, [pc, #288]	; (80015f8 <IMU_GyroRead+0x18c>)
 80014d8:	701a      	strb	r2, [r3, #0]
	ret = IMU_ReadOneByte(dev, REG_ADD_GYRO_ZOUT_H, &u8Buf[1]);
 80014da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014de:	3301      	adds	r3, #1
 80014e0:	461a      	mov	r2, r3
 80014e2:	2137      	movs	r1, #55	; 0x37
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f7ff fe09 	bl	80010fc <IMU_ReadOneByte>
 80014ea:	4603      	mov	r3, r0
 80014ec:	461a      	mov	r2, r3
 80014ee:	4b42      	ldr	r3, [pc, #264]	; (80015f8 <IMU_GyroRead+0x18c>)
 80014f0:	701a      	strb	r2, [r3, #0]
	gyroRaw[2] = (u8Buf[1] << 8) | u8Buf[0];
 80014f2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80014f6:	021b      	lsls	r3, r3, #8
 80014f8:	b21a      	sxth	r2, r3
 80014fa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80014fe:	b21b      	sxth	r3, r3
 8001500:	4313      	orrs	r3, r2
 8001502:	b21b      	sxth	r3, r3
 8001504:	843b      	strh	r3, [r7, #32]


	ret = IMU_ReadOneByte(dev, REG_ADD_GYRO_XOUT_L, &u8Buf[0]);
 8001506:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800150a:	461a      	mov	r2, r3
 800150c:	2134      	movs	r1, #52	; 0x34
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff fdf4 	bl	80010fc <IMU_ReadOneByte>
 8001514:	4603      	mov	r3, r0
 8001516:	461a      	mov	r2, r3
 8001518:	4b37      	ldr	r3, [pc, #220]	; (80015f8 <IMU_GyroRead+0x18c>)
 800151a:	701a      	strb	r2, [r3, #0]
	ret = IMU_ReadOneByte(dev, REG_ADD_GYRO_XOUT_H, &u8Buf[1]);
 800151c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001520:	3301      	adds	r3, #1
 8001522:	461a      	mov	r2, r3
 8001524:	2133      	movs	r1, #51	; 0x33
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f7ff fde8 	bl	80010fc <IMU_ReadOneByte>
 800152c:	4603      	mov	r3, r0
 800152e:	461a      	mov	r2, r3
 8001530:	4b31      	ldr	r3, [pc, #196]	; (80015f8 <IMU_GyroRead+0x18c>)
 8001532:	701a      	strb	r2, [r3, #0]
	temp = (u8Buf[1] << 8) | u8Buf[0]; // for debugging
 8001534:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001538:	021b      	lsls	r3, r3, #8
 800153a:	b21a      	sxth	r2, r3
 800153c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001540:	b21b      	sxth	r3, r3
 8001542:	4313      	orrs	r3, r2
 8001544:	84fb      	strh	r3, [r7, #38]	; 0x26
	gyroRaw[0] = (u8Buf[1] << 8) | u8Buf[0];
 8001546:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800154a:	021b      	lsls	r3, r3, #8
 800154c:	b21a      	sxth	r2, r3
 800154e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001552:	b21b      	sxth	r3, r3
 8001554:	4313      	orrs	r3, r2
 8001556:	b21b      	sxth	r3, r3
 8001558:	83bb      	strh	r3, [r7, #28]

	float gyroRawFloat[3] = {0};
 800155a:	f107 0308 	add.w	r3, r7, #8
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
	gyroRawFloat[0] = gyroRaw[0] - dev->gyro_bias[0];
 8001566:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800156a:	ee07 3a90 	vmov	s15, r3
 800156e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8001578:	ee77 7a67 	vsub.f32	s15, s14, s15
 800157c:	edc7 7a02 	vstr	s15, [r7, #8]
	gyroRawFloat[1] = gyroRaw[1] - dev->gyro_bias[1];
 8001580:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001584:	ee07 3a90 	vmov	s15, r3
 8001588:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001592:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001596:	edc7 7a03 	vstr	s15, [r7, #12]
	gyroRawFloat[2] = gyroRaw[2] - dev->gyro_bias[2];
 800159a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800159e:	ee07 3a90 	vmov	s15, r3
 80015a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80015ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015b0:	edc7 7a04 	vstr	s15, [r7, #16]
	// gyro full scale set to +/-500 dps, sensitivity scale factor = 65.5 LSB/dps
	// degree per second = value/65.5



	dev->gyro[0] = 0.0152671755725191f * gyroRawFloat[0];
 80015b4:	edd7 7a02 	vldr	s15, [r7, #8]
 80015b8:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80015fc <IMU_GyroRead+0x190>
 80015bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	edc3 7a04 	vstr	s15, [r3, #16]
	dev->gyro[1] = 0.0152671755725191f * gyroRawFloat[1];
 80015c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80015ca:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80015fc <IMU_GyroRead+0x190>
 80015ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	edc3 7a05 	vstr	s15, [r3, #20]
	dev->gyro[2] = 0.0152671755725191f * gyroRawFloat[2];
 80015d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80015dc:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80015fc <IMU_GyroRead+0x190>
 80015e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	edc3 7a06 	vstr	s15, [r3, #24]

	return ret;
 80015ea:	4b03      	ldr	r3, [pc, #12]	; (80015f8 <IMU_GyroRead+0x18c>)
 80015ec:	781b      	ldrb	r3, [r3, #0]

}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3728      	adds	r7, #40	; 0x28
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	20000258 	.word	0x20000258
 80015fc:	3c7a232d 	.word	0x3c7a232d

08001600 <Mag_init>:

HAL_StatusTypeDef Mag_init(ICM20948 *dev) {
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	uint8_t tmp = 0;
 8001608:	2300      	movs	r3, #0
 800160a:	73fb      	strb	r3, [r7, #15]

	Mag_WriteOneByte(dev, AK09916__CNTL2__REGISTER, REG_VAL_MAG_MODE_10HZ);
 800160c:	2202      	movs	r2, #2
 800160e:	2131      	movs	r1, #49	; 0x31
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f7ff fd8e 	bl	8001132 <Mag_WriteOneByte>

}
 8001616:	bf00      	nop
 8001618:	4618      	mov	r0, r3
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <OLED_Refresh_Gram>:
#include "stdbool.h"
#include "oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8001626:	2300      	movs	r3, #0
 8001628:	71fb      	strb	r3, [r7, #7]
 800162a:	e026      	b.n	800167a <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	3b50      	subs	r3, #80	; 0x50
 8001630:	b2db      	uxtb	r3, r3
 8001632:	2100      	movs	r1, #0
 8001634:	4618      	mov	r0, r3
 8001636:	f000 f82b 	bl	8001690 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 800163a:	2100      	movs	r1, #0
 800163c:	2000      	movs	r0, #0
 800163e:	f000 f827 	bl	8001690 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 8001642:	2100      	movs	r1, #0
 8001644:	2010      	movs	r0, #16
 8001646:	f000 f823 	bl	8001690 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 800164a:	2300      	movs	r3, #0
 800164c:	71bb      	strb	r3, [r7, #6]
 800164e:	e00d      	b.n	800166c <OLED_Refresh_Gram+0x4c>
 8001650:	79ba      	ldrb	r2, [r7, #6]
 8001652:	79fb      	ldrb	r3, [r7, #7]
 8001654:	490d      	ldr	r1, [pc, #52]	; (800168c <OLED_Refresh_Gram+0x6c>)
 8001656:	00d2      	lsls	r2, r2, #3
 8001658:	440a      	add	r2, r1
 800165a:	4413      	add	r3, r2
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2101      	movs	r1, #1
 8001660:	4618      	mov	r0, r3
 8001662:	f000 f815 	bl	8001690 <OLED_WR_Byte>
 8001666:	79bb      	ldrb	r3, [r7, #6]
 8001668:	3301      	adds	r3, #1
 800166a:	71bb      	strb	r3, [r7, #6]
 800166c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001670:	2b00      	cmp	r3, #0
 8001672:	daed      	bge.n	8001650 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	3301      	adds	r3, #1
 8001678:	71fb      	strb	r3, [r7, #7]
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	2b07      	cmp	r3, #7
 800167e:	d9d5      	bls.n	800162c <OLED_Refresh_Gram+0xc>
	}   
}
 8001680:	bf00      	nop
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	2000025c 	.word	0x2000025c

08001690 <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	460a      	mov	r2, r1
 800169a:	71fb      	strb	r3, [r7, #7]
 800169c:	4613      	mov	r3, r2
 800169e:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 80016a0:	79bb      	ldrb	r3, [r7, #6]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d006      	beq.n	80016b4 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 80016a6:	2201      	movs	r2, #1
 80016a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016ac:	481c      	ldr	r0, [pc, #112]	; (8001720 <OLED_WR_Byte+0x90>)
 80016ae:	f004 fcb7 	bl	8006020 <HAL_GPIO_WritePin>
 80016b2:	e005      	b.n	80016c0 <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 80016b4:	2200      	movs	r2, #0
 80016b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016ba:	4819      	ldr	r0, [pc, #100]	; (8001720 <OLED_WR_Byte+0x90>)
 80016bc:	f004 fcb0 	bl	8006020 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 80016c0:	2300      	movs	r3, #0
 80016c2:	73fb      	strb	r3, [r7, #15]
 80016c4:	e01e      	b.n	8001704 <OLED_WR_Byte+0x74>
	{			  
		OLED_SCLK_Clr();
 80016c6:	2200      	movs	r2, #0
 80016c8:	2120      	movs	r1, #32
 80016ca:	4815      	ldr	r0, [pc, #84]	; (8001720 <OLED_WR_Byte+0x90>)
 80016cc:	f004 fca8 	bl	8006020 <HAL_GPIO_WritePin>
		if(dat&0x80)
 80016d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	da05      	bge.n	80016e4 <OLED_WR_Byte+0x54>
		   OLED_SDIN_Set();
 80016d8:	2201      	movs	r2, #1
 80016da:	2140      	movs	r1, #64	; 0x40
 80016dc:	4810      	ldr	r0, [pc, #64]	; (8001720 <OLED_WR_Byte+0x90>)
 80016de:	f004 fc9f 	bl	8006020 <HAL_GPIO_WritePin>
 80016e2:	e004      	b.n	80016ee <OLED_WR_Byte+0x5e>
		else 
		   OLED_SDIN_Clr();
 80016e4:	2200      	movs	r2, #0
 80016e6:	2140      	movs	r1, #64	; 0x40
 80016e8:	480d      	ldr	r0, [pc, #52]	; (8001720 <OLED_WR_Byte+0x90>)
 80016ea:	f004 fc99 	bl	8006020 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 80016ee:	2201      	movs	r2, #1
 80016f0:	2120      	movs	r1, #32
 80016f2:	480b      	ldr	r0, [pc, #44]	; (8001720 <OLED_WR_Byte+0x90>)
 80016f4:	f004 fc94 	bl	8006020 <HAL_GPIO_WritePin>
		dat<<=1;   
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	005b      	lsls	r3, r3, #1
 80016fc:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 80016fe:	7bfb      	ldrb	r3, [r7, #15]
 8001700:	3301      	adds	r3, #1
 8001702:	73fb      	strb	r3, [r7, #15]
 8001704:	7bfb      	ldrb	r3, [r7, #15]
 8001706:	2b07      	cmp	r3, #7
 8001708:	d9dd      	bls.n	80016c6 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 800170a:	2201      	movs	r2, #1
 800170c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001710:	4803      	ldr	r0, [pc, #12]	; (8001720 <OLED_WR_Byte+0x90>)
 8001712:	f004 fc85 	bl	8006020 <HAL_GPIO_WritePin>
} 
 8001716:	bf00      	nop
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40021000 	.word	0x40021000

08001724 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 800172a:	2300      	movs	r3, #0
 800172c:	71fb      	strb	r3, [r7, #7]
 800172e:	e014      	b.n	800175a <OLED_Clear+0x36>
 8001730:	2300      	movs	r3, #0
 8001732:	71bb      	strb	r3, [r7, #6]
 8001734:	e00a      	b.n	800174c <OLED_Clear+0x28>
 8001736:	79ba      	ldrb	r2, [r7, #6]
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	490c      	ldr	r1, [pc, #48]	; (800176c <OLED_Clear+0x48>)
 800173c:	00d2      	lsls	r2, r2, #3
 800173e:	440a      	add	r2, r1
 8001740:	4413      	add	r3, r2
 8001742:	2200      	movs	r2, #0
 8001744:	701a      	strb	r2, [r3, #0]
 8001746:	79bb      	ldrb	r3, [r7, #6]
 8001748:	3301      	adds	r3, #1
 800174a:	71bb      	strb	r3, [r7, #6]
 800174c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001750:	2b00      	cmp	r3, #0
 8001752:	daf0      	bge.n	8001736 <OLED_Clear+0x12>
 8001754:	79fb      	ldrb	r3, [r7, #7]
 8001756:	3301      	adds	r3, #1
 8001758:	71fb      	strb	r3, [r7, #7]
 800175a:	79fb      	ldrb	r3, [r7, #7]
 800175c:	2b07      	cmp	r3, #7
 800175e:	d9e7      	bls.n	8001730 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8001760:	f7ff ff5e 	bl	8001620 <OLED_Refresh_Gram>
}
 8001764:	bf00      	nop
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	2000025c 	.word	0x2000025c

08001770 <OLED_Display_On>:

 /**************************************************************************
Turn On Display
**************************************************************************/  
void OLED_Display_On(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
	OLED_WR_Byte(0X8D,OLED_CMD);  //SET DCDC Command
 8001774:	2100      	movs	r1, #0
 8001776:	208d      	movs	r0, #141	; 0x8d
 8001778:	f7ff ff8a 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0X14,OLED_CMD);  //DCDC ON
 800177c:	2100      	movs	r1, #0
 800177e:	2014      	movs	r0, #20
 8001780:	f7ff ff86 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0XAF,OLED_CMD);  //DISPLAY ON
 8001784:	2100      	movs	r1, #0
 8001786:	20af      	movs	r0, #175	; 0xaf
 8001788:	f7ff ff82 	bl	8001690 <OLED_WR_Byte>
}
 800178c:	bf00      	nop
 800178e:	bd80      	pop	{r7, pc}

08001790 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	71fb      	strb	r3, [r7, #7]
 800179a:	460b      	mov	r3, r1
 800179c:	71bb      	strb	r3, [r7, #6]
 800179e:	4613      	mov	r3, r2
 80017a0:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 80017a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	db41      	blt.n	8001832 <OLED_DrawPoint+0xa2>
 80017ae:	79bb      	ldrb	r3, [r7, #6]
 80017b0:	2b3f      	cmp	r3, #63	; 0x3f
 80017b2:	d83e      	bhi.n	8001832 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 80017b4:	79bb      	ldrb	r3, [r7, #6]
 80017b6:	08db      	lsrs	r3, r3, #3
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	f1c3 0307 	rsb	r3, r3, #7
 80017be:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 80017c0:	79bb      	ldrb	r3, [r7, #6]
 80017c2:	f003 0307 	and.w	r3, r3, #7
 80017c6:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 80017c8:	7b7b      	ldrb	r3, [r7, #13]
 80017ca:	f1c3 0307 	rsb	r3, r3, #7
 80017ce:	2201      	movs	r2, #1
 80017d0:	fa02 f303 	lsl.w	r3, r2, r3
 80017d4:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 80017d6:	797b      	ldrb	r3, [r7, #5]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d012      	beq.n	8001802 <OLED_DrawPoint+0x72>
 80017dc:	79fa      	ldrb	r2, [r7, #7]
 80017de:	7bbb      	ldrb	r3, [r7, #14]
 80017e0:	4917      	ldr	r1, [pc, #92]	; (8001840 <OLED_DrawPoint+0xb0>)
 80017e2:	00d2      	lsls	r2, r2, #3
 80017e4:	440a      	add	r2, r1
 80017e6:	4413      	add	r3, r2
 80017e8:	7818      	ldrb	r0, [r3, #0]
 80017ea:	79fa      	ldrb	r2, [r7, #7]
 80017ec:	7bbb      	ldrb	r3, [r7, #14]
 80017ee:	7bf9      	ldrb	r1, [r7, #15]
 80017f0:	4301      	orrs	r1, r0
 80017f2:	b2c8      	uxtb	r0, r1
 80017f4:	4912      	ldr	r1, [pc, #72]	; (8001840 <OLED_DrawPoint+0xb0>)
 80017f6:	00d2      	lsls	r2, r2, #3
 80017f8:	440a      	add	r2, r1
 80017fa:	4413      	add	r3, r2
 80017fc:	4602      	mov	r2, r0
 80017fe:	701a      	strb	r2, [r3, #0]
 8001800:	e018      	b.n	8001834 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8001802:	79fa      	ldrb	r2, [r7, #7]
 8001804:	7bbb      	ldrb	r3, [r7, #14]
 8001806:	490e      	ldr	r1, [pc, #56]	; (8001840 <OLED_DrawPoint+0xb0>)
 8001808:	00d2      	lsls	r2, r2, #3
 800180a:	440a      	add	r2, r1
 800180c:	4413      	add	r3, r2
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	b25a      	sxtb	r2, r3
 8001812:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001816:	43db      	mvns	r3, r3
 8001818:	b25b      	sxtb	r3, r3
 800181a:	4013      	ands	r3, r2
 800181c:	b259      	sxtb	r1, r3
 800181e:	79fa      	ldrb	r2, [r7, #7]
 8001820:	7bbb      	ldrb	r3, [r7, #14]
 8001822:	b2c8      	uxtb	r0, r1
 8001824:	4906      	ldr	r1, [pc, #24]	; (8001840 <OLED_DrawPoint+0xb0>)
 8001826:	00d2      	lsls	r2, r2, #3
 8001828:	440a      	add	r2, r1
 800182a:	4413      	add	r3, r2
 800182c:	4602      	mov	r2, r0
 800182e:	701a      	strb	r2, [r3, #0]
 8001830:	e000      	b.n	8001834 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8001832:	bf00      	nop
}
 8001834:	3714      	adds	r7, #20
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	2000025c 	.word	0x2000025c

08001844 <OLED_DrawRect>:


void OLED_DrawRect(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, bool color) {
 8001844:	b590      	push	{r4, r7, lr}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	4604      	mov	r4, r0
 800184c:	4608      	mov	r0, r1
 800184e:	4611      	mov	r1, r2
 8001850:	461a      	mov	r2, r3
 8001852:	4623      	mov	r3, r4
 8001854:	71fb      	strb	r3, [r7, #7]
 8001856:	4603      	mov	r3, r0
 8001858:	71bb      	strb	r3, [r7, #6]
 800185a:	460b      	mov	r3, r1
 800185c:	717b      	strb	r3, [r7, #5]
 800185e:	4613      	mov	r3, r2
 8001860:	713b      	strb	r3, [r7, #4]
    // Draw horizontal lines
    for (uint8_t x = x1; x <= x2; x++) {
 8001862:	79fb      	ldrb	r3, [r7, #7]
 8001864:	73fb      	strb	r3, [r7, #15]
 8001866:	e010      	b.n	800188a <OLED_DrawRect+0x46>
        OLED_DrawPoint(x, y1, color); // Draw top border
 8001868:	f897 2020 	ldrb.w	r2, [r7, #32]
 800186c:	79b9      	ldrb	r1, [r7, #6]
 800186e:	7bfb      	ldrb	r3, [r7, #15]
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff ff8d 	bl	8001790 <OLED_DrawPoint>
        OLED_DrawPoint(x, y2, color); // Draw bottom border
 8001876:	f897 2020 	ldrb.w	r2, [r7, #32]
 800187a:	7939      	ldrb	r1, [r7, #4]
 800187c:	7bfb      	ldrb	r3, [r7, #15]
 800187e:	4618      	mov	r0, r3
 8001880:	f7ff ff86 	bl	8001790 <OLED_DrawPoint>
    for (uint8_t x = x1; x <= x2; x++) {
 8001884:	7bfb      	ldrb	r3, [r7, #15]
 8001886:	3301      	adds	r3, #1
 8001888:	73fb      	strb	r3, [r7, #15]
 800188a:	7bfa      	ldrb	r2, [r7, #15]
 800188c:	797b      	ldrb	r3, [r7, #5]
 800188e:	429a      	cmp	r2, r3
 8001890:	d9ea      	bls.n	8001868 <OLED_DrawRect+0x24>
    }

    // Draw vertical lines
    for (uint8_t y = y1; y <= y2; y++) {
 8001892:	79bb      	ldrb	r3, [r7, #6]
 8001894:	73bb      	strb	r3, [r7, #14]
 8001896:	e010      	b.n	80018ba <OLED_DrawRect+0x76>
        OLED_DrawPoint(x1, y, color); // Draw left border
 8001898:	f897 2020 	ldrb.w	r2, [r7, #32]
 800189c:	7bb9      	ldrb	r1, [r7, #14]
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff ff75 	bl	8001790 <OLED_DrawPoint>
        OLED_DrawPoint(x2, y, color); // Draw right border
 80018a6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80018aa:	7bb9      	ldrb	r1, [r7, #14]
 80018ac:	797b      	ldrb	r3, [r7, #5]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff ff6e 	bl	8001790 <OLED_DrawPoint>
    for (uint8_t y = y1; y <= y2; y++) {
 80018b4:	7bbb      	ldrb	r3, [r7, #14]
 80018b6:	3301      	adds	r3, #1
 80018b8:	73bb      	strb	r3, [r7, #14]
 80018ba:	7bba      	ldrb	r2, [r7, #14]
 80018bc:	793b      	ldrb	r3, [r7, #4]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d9ea      	bls.n	8001898 <OLED_DrawRect+0x54>
    }
}
 80018c2:	bf00      	nop
 80018c4:	bf00      	nop
 80018c6:	3714      	adds	r7, #20
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd90      	pop	{r4, r7, pc}

080018cc <OLED_DrawRectWithFill>:

void OLED_DrawRectWithFill(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, bool color) {
 80018cc:	b590      	push	{r4, r7, lr}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4604      	mov	r4, r0
 80018d4:	4608      	mov	r0, r1
 80018d6:	4611      	mov	r1, r2
 80018d8:	461a      	mov	r2, r3
 80018da:	4623      	mov	r3, r4
 80018dc:	71fb      	strb	r3, [r7, #7]
 80018de:	4603      	mov	r3, r0
 80018e0:	71bb      	strb	r3, [r7, #6]
 80018e2:	460b      	mov	r3, r1
 80018e4:	717b      	strb	r3, [r7, #5]
 80018e6:	4613      	mov	r3, r2
 80018e8:	713b      	strb	r3, [r7, #4]
    // Draw borders
    for (uint8_t x = x1; x <= x2; x++) {
 80018ea:	79fb      	ldrb	r3, [r7, #7]
 80018ec:	73fb      	strb	r3, [r7, #15]
 80018ee:	e010      	b.n	8001912 <OLED_DrawRectWithFill+0x46>
        OLED_DrawPoint(x, y1, color); // Draw top border
 80018f0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80018f4:	79b9      	ldrb	r1, [r7, #6]
 80018f6:	7bfb      	ldrb	r3, [r7, #15]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff ff49 	bl	8001790 <OLED_DrawPoint>
        OLED_DrawPoint(x, y2, color); // Draw bottom border
 80018fe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001902:	7939      	ldrb	r1, [r7, #4]
 8001904:	7bfb      	ldrb	r3, [r7, #15]
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff ff42 	bl	8001790 <OLED_DrawPoint>
    for (uint8_t x = x1; x <= x2; x++) {
 800190c:	7bfb      	ldrb	r3, [r7, #15]
 800190e:	3301      	adds	r3, #1
 8001910:	73fb      	strb	r3, [r7, #15]
 8001912:	7bfa      	ldrb	r2, [r7, #15]
 8001914:	797b      	ldrb	r3, [r7, #5]
 8001916:	429a      	cmp	r2, r3
 8001918:	d9ea      	bls.n	80018f0 <OLED_DrawRectWithFill+0x24>
    }

    for (uint8_t y = y1; y <= y2; y++) {
 800191a:	79bb      	ldrb	r3, [r7, #6]
 800191c:	73bb      	strb	r3, [r7, #14]
 800191e:	e010      	b.n	8001942 <OLED_DrawRectWithFill+0x76>
        OLED_DrawPoint(x1, y, color); // Draw left border
 8001920:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001924:	7bb9      	ldrb	r1, [r7, #14]
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff ff31 	bl	8001790 <OLED_DrawPoint>
        OLED_DrawPoint(x2, y, color); // Draw right border
 800192e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001932:	7bb9      	ldrb	r1, [r7, #14]
 8001934:	797b      	ldrb	r3, [r7, #5]
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff ff2a 	bl	8001790 <OLED_DrawPoint>
    for (uint8_t y = y1; y <= y2; y++) {
 800193c:	7bbb      	ldrb	r3, [r7, #14]
 800193e:	3301      	adds	r3, #1
 8001940:	73bb      	strb	r3, [r7, #14]
 8001942:	7bba      	ldrb	r2, [r7, #14]
 8001944:	793b      	ldrb	r3, [r7, #4]
 8001946:	429a      	cmp	r2, r3
 8001948:	d9ea      	bls.n	8001920 <OLED_DrawRectWithFill+0x54>
    }

    // Fill the interior
    for (uint8_t y = y1 + 1; y < y2; y++) {
 800194a:	79bb      	ldrb	r3, [r7, #6]
 800194c:	3301      	adds	r3, #1
 800194e:	737b      	strb	r3, [r7, #13]
 8001950:	e014      	b.n	800197c <OLED_DrawRectWithFill+0xb0>
        for (uint8_t x = x1 + 1; x < x2; x++) {
 8001952:	79fb      	ldrb	r3, [r7, #7]
 8001954:	3301      	adds	r3, #1
 8001956:	733b      	strb	r3, [r7, #12]
 8001958:	e009      	b.n	800196e <OLED_DrawRectWithFill+0xa2>
            OLED_DrawPoint(x, y, color); // Draw points within the rectangle
 800195a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800195e:	7b79      	ldrb	r1, [r7, #13]
 8001960:	7b3b      	ldrb	r3, [r7, #12]
 8001962:	4618      	mov	r0, r3
 8001964:	f7ff ff14 	bl	8001790 <OLED_DrawPoint>
        for (uint8_t x = x1 + 1; x < x2; x++) {
 8001968:	7b3b      	ldrb	r3, [r7, #12]
 800196a:	3301      	adds	r3, #1
 800196c:	733b      	strb	r3, [r7, #12]
 800196e:	7b3a      	ldrb	r2, [r7, #12]
 8001970:	797b      	ldrb	r3, [r7, #5]
 8001972:	429a      	cmp	r2, r3
 8001974:	d3f1      	bcc.n	800195a <OLED_DrawRectWithFill+0x8e>
    for (uint8_t y = y1 + 1; y < y2; y++) {
 8001976:	7b7b      	ldrb	r3, [r7, #13]
 8001978:	3301      	adds	r3, #1
 800197a:	737b      	strb	r3, [r7, #13]
 800197c:	7b7a      	ldrb	r2, [r7, #13]
 800197e:	793b      	ldrb	r3, [r7, #4]
 8001980:	429a      	cmp	r2, r3
 8001982:	d3e6      	bcc.n	8001952 <OLED_DrawRectWithFill+0x86>
        }
    }
}
 8001984:	bf00      	nop
 8001986:	bf00      	nop
 8001988:	3714      	adds	r7, #20
 800198a:	46bd      	mov	sp, r7
 800198c:	bd90      	pop	{r4, r7, pc}

0800198e <OLED_DrawVerticalLine>:
    for (uint8_t i = x; i < x + length; i++) {
        OLED_DrawPoint(i, y, 1);
    }
}

void OLED_DrawVerticalLine(uint8_t x, uint8_t y, uint8_t length) {
 800198e:	b580      	push	{r7, lr}
 8001990:	b084      	sub	sp, #16
 8001992:	af00      	add	r7, sp, #0
 8001994:	4603      	mov	r3, r0
 8001996:	71fb      	strb	r3, [r7, #7]
 8001998:	460b      	mov	r3, r1
 800199a:	71bb      	strb	r3, [r7, #6]
 800199c:	4613      	mov	r3, r2
 800199e:	717b      	strb	r3, [r7, #5]
    for (uint8_t i = y; i < y + length; i++) {
 80019a0:	79bb      	ldrb	r3, [r7, #6]
 80019a2:	73fb      	strb	r3, [r7, #15]
 80019a4:	e008      	b.n	80019b8 <OLED_DrawVerticalLine+0x2a>
        OLED_DrawPoint(x, i, 1);
 80019a6:	7bf9      	ldrb	r1, [r7, #15]
 80019a8:	79fb      	ldrb	r3, [r7, #7]
 80019aa:	2201      	movs	r2, #1
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff feef 	bl	8001790 <OLED_DrawPoint>
    for (uint8_t i = y; i < y + length; i++) {
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	3301      	adds	r3, #1
 80019b6:	73fb      	strb	r3, [r7, #15]
 80019b8:	7bfa      	ldrb	r2, [r7, #15]
 80019ba:	79b9      	ldrb	r1, [r7, #6]
 80019bc:	797b      	ldrb	r3, [r7, #5]
 80019be:	440b      	add	r3, r1
 80019c0:	429a      	cmp	r2, r3
 80019c2:	dbf0      	blt.n	80019a6 <OLED_DrawVerticalLine+0x18>
    }
}
 80019c4:	bf00      	nop
 80019c6:	bf00      	nop
 80019c8:	3710      	adds	r7, #16
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
	...

080019d0 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 80019d0:	b590      	push	{r4, r7, lr}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4604      	mov	r4, r0
 80019d8:	4608      	mov	r0, r1
 80019da:	4611      	mov	r1, r2
 80019dc:	461a      	mov	r2, r3
 80019de:	4623      	mov	r3, r4
 80019e0:	71fb      	strb	r3, [r7, #7]
 80019e2:	4603      	mov	r3, r0
 80019e4:	71bb      	strb	r3, [r7, #6]
 80019e6:	460b      	mov	r3, r1
 80019e8:	717b      	strb	r3, [r7, #5]
 80019ea:	4613      	mov	r3, r2
 80019ec:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 80019ee:	79bb      	ldrb	r3, [r7, #6]
 80019f0:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 80019f2:	797b      	ldrb	r3, [r7, #5]
 80019f4:	3b20      	subs	r3, #32
 80019f6:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 80019f8:	2300      	movs	r3, #0
 80019fa:	73bb      	strb	r3, [r7, #14]
 80019fc:	e04d      	b.n	8001a9a <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 80019fe:	793b      	ldrb	r3, [r7, #4]
 8001a00:	2b0c      	cmp	r3, #12
 8001a02:	d10b      	bne.n	8001a1c <OLED_ShowChar+0x4c>
 8001a04:	797a      	ldrb	r2, [r7, #5]
 8001a06:	7bb9      	ldrb	r1, [r7, #14]
 8001a08:	4828      	ldr	r0, [pc, #160]	; (8001aac <OLED_ShowChar+0xdc>)
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	005b      	lsls	r3, r3, #1
 8001a0e:	4413      	add	r3, r2
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	4403      	add	r3, r0
 8001a14:	440b      	add	r3, r1
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	73fb      	strb	r3, [r7, #15]
 8001a1a:	e007      	b.n	8001a2c <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8001a1c:	797a      	ldrb	r2, [r7, #5]
 8001a1e:	7bbb      	ldrb	r3, [r7, #14]
 8001a20:	4923      	ldr	r1, [pc, #140]	; (8001ab0 <OLED_ShowChar+0xe0>)
 8001a22:	0112      	lsls	r2, r2, #4
 8001a24:	440a      	add	r2, r1
 8001a26:	4413      	add	r3, r2
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	737b      	strb	r3, [r7, #13]
 8001a30:	e02d      	b.n	8001a8e <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8001a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	da07      	bge.n	8001a4a <OLED_ShowChar+0x7a>
 8001a3a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001a3e:	79b9      	ldrb	r1, [r7, #6]
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7ff fea4 	bl	8001790 <OLED_DrawPoint>
 8001a48:	e00c      	b.n	8001a64 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8001a4a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	bf0c      	ite	eq
 8001a52:	2301      	moveq	r3, #1
 8001a54:	2300      	movne	r3, #0
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	461a      	mov	r2, r3
 8001a5a:	79b9      	ldrb	r1, [r7, #6]
 8001a5c:	79fb      	ldrb	r3, [r7, #7]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff fe96 	bl	8001790 <OLED_DrawPoint>
			temp<<=1;
 8001a64:	7bfb      	ldrb	r3, [r7, #15]
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	73fb      	strb	r3, [r7, #15]
			y++;
 8001a6a:	79bb      	ldrb	r3, [r7, #6]
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8001a70:	79ba      	ldrb	r2, [r7, #6]
 8001a72:	7b3b      	ldrb	r3, [r7, #12]
 8001a74:	1ad2      	subs	r2, r2, r3
 8001a76:	793b      	ldrb	r3, [r7, #4]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d105      	bne.n	8001a88 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8001a7c:	7b3b      	ldrb	r3, [r7, #12]
 8001a7e:	71bb      	strb	r3, [r7, #6]
				x++;
 8001a80:	79fb      	ldrb	r3, [r7, #7]
 8001a82:	3301      	adds	r3, #1
 8001a84:	71fb      	strb	r3, [r7, #7]
				break;
 8001a86:	e005      	b.n	8001a94 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8001a88:	7b7b      	ldrb	r3, [r7, #13]
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	737b      	strb	r3, [r7, #13]
 8001a8e:	7b7b      	ldrb	r3, [r7, #13]
 8001a90:	2b07      	cmp	r3, #7
 8001a92:	d9ce      	bls.n	8001a32 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8001a94:	7bbb      	ldrb	r3, [r7, #14]
 8001a96:	3301      	adds	r3, #1
 8001a98:	73bb      	strb	r3, [r7, #14]
 8001a9a:	7bba      	ldrb	r2, [r7, #14]
 8001a9c:	793b      	ldrb	r3, [r7, #4]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d3ad      	bcc.n	80019fe <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8001aa2:	bf00      	nop
 8001aa4:	bf00      	nop
 8001aa6:	3714      	adds	r7, #20
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd90      	pop	{r4, r7, pc}
 8001aac:	08011be8 	.word	0x08011be8
 8001ab0:	0801205c 	.word	0x0801205c

08001ab4 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af02      	add	r7, sp, #8
 8001aba:	4603      	mov	r3, r0
 8001abc:	603a      	str	r2, [r7, #0]
 8001abe:	71fb      	strb	r3, [r7, #7]
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8001ac4:	e01f      	b.n	8001b06 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
 8001ac8:	2b7a      	cmp	r3, #122	; 0x7a
 8001aca:	d904      	bls.n	8001ad6 <OLED_ShowString+0x22>
 8001acc:	2300      	movs	r3, #0
 8001ace:	71fb      	strb	r3, [r7, #7]
 8001ad0:	79bb      	ldrb	r3, [r7, #6]
 8001ad2:	3310      	adds	r3, #16
 8001ad4:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8001ad6:	79bb      	ldrb	r3, [r7, #6]
 8001ad8:	2b3a      	cmp	r3, #58	; 0x3a
 8001ada:	d905      	bls.n	8001ae8 <OLED_ShowString+0x34>
 8001adc:	2300      	movs	r3, #0
 8001ade:	71fb      	strb	r3, [r7, #7]
 8001ae0:	79fb      	ldrb	r3, [r7, #7]
 8001ae2:	71bb      	strb	r3, [r7, #6]
 8001ae4:	f7ff fe1e 	bl	8001724 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	781a      	ldrb	r2, [r3, #0]
 8001aec:	79b9      	ldrb	r1, [r7, #6]
 8001aee:	79f8      	ldrb	r0, [r7, #7]
 8001af0:	2301      	movs	r3, #1
 8001af2:	9300      	str	r3, [sp, #0]
 8001af4:	230c      	movs	r3, #12
 8001af6:	f7ff ff6b 	bl	80019d0 <OLED_ShowChar>
        x+=8;
 8001afa:	79fb      	ldrb	r3, [r7, #7]
 8001afc:	3308      	adds	r3, #8
 8001afe:	71fb      	strb	r3, [r7, #7]
        p++;
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	3301      	adds	r3, #1
 8001b04:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d1db      	bne.n	8001ac6 <OLED_ShowString+0x12>
    }  
}	 
 8001b0e:	bf00      	nop
 8001b10:	bf00      	nop
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <OLED_Init>:

void OLED_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8001b1c:	f005 fbba 	bl	8007294 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8001b20:	4b41      	ldr	r3, [pc, #260]	; (8001c28 <OLED_Init+0x110>)
 8001b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b24:	4a40      	ldr	r2, [pc, #256]	; (8001c28 <OLED_Init+0x110>)
 8001b26:	f023 0301 	bic.w	r3, r3, #1
 8001b2a:	6713      	str	r3, [r2, #112]	; 0x70
 8001b2c:	4b3e      	ldr	r3, [pc, #248]	; (8001c28 <OLED_Init+0x110>)
 8001b2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b30:	4a3d      	ldr	r2, [pc, #244]	; (8001c28 <OLED_Init+0x110>)
 8001b32:	f023 0304 	bic.w	r3, r3, #4
 8001b36:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8001b38:	f005 fbc0 	bl	80072bc <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	2180      	movs	r1, #128	; 0x80
 8001b40:	483a      	ldr	r0, [pc, #232]	; (8001c2c <OLED_Init+0x114>)
 8001b42:	f004 fa6d 	bl	8006020 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001b46:	2064      	movs	r0, #100	; 0x64
 8001b48:	f002 ffc6 	bl	8004ad8 <HAL_Delay>
	OLED_RST_Set();
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	2180      	movs	r1, #128	; 0x80
 8001b50:	4836      	ldr	r0, [pc, #216]	; (8001c2c <OLED_Init+0x114>)
 8001b52:	f004 fa65 	bl	8006020 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8001b56:	2100      	movs	r1, #0
 8001b58:	20ae      	movs	r0, #174	; 0xae
 8001b5a:	f7ff fd99 	bl	8001690 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8001b5e:	2100      	movs	r1, #0
 8001b60:	20d5      	movs	r0, #213	; 0xd5
 8001b62:	f7ff fd95 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8001b66:	2100      	movs	r1, #0
 8001b68:	2050      	movs	r0, #80	; 0x50
 8001b6a:	f7ff fd91 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8001b6e:	2100      	movs	r1, #0
 8001b70:	20a8      	movs	r0, #168	; 0xa8
 8001b72:	f7ff fd8d 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8001b76:	2100      	movs	r1, #0
 8001b78:	203f      	movs	r0, #63	; 0x3f
 8001b7a:	f7ff fd89 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8001b7e:	2100      	movs	r1, #0
 8001b80:	20d3      	movs	r0, #211	; 0xd3
 8001b82:	f7ff fd85 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8001b86:	2100      	movs	r1, #0
 8001b88:	2000      	movs	r0, #0
 8001b8a:	f7ff fd81 	bl	8001690 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8001b8e:	2100      	movs	r1, #0
 8001b90:	2040      	movs	r0, #64	; 0x40
 8001b92:	f7ff fd7d 	bl	8001690 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8001b96:	2100      	movs	r1, #0
 8001b98:	208d      	movs	r0, #141	; 0x8d
 8001b9a:	f7ff fd79 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	2014      	movs	r0, #20
 8001ba2:	f7ff fd75 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	2020      	movs	r0, #32
 8001baa:	f7ff fd71 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8001bae:	2100      	movs	r1, #0
 8001bb0:	2002      	movs	r0, #2
 8001bb2:	f7ff fd6d 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	20a1      	movs	r0, #161	; 0xa1
 8001bba:	f7ff fd69 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	20c0      	movs	r0, #192	; 0xc0
 8001bc2:	f7ff fd65 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	20da      	movs	r0, #218	; 0xda
 8001bca:	f7ff fd61 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8001bce:	2100      	movs	r1, #0
 8001bd0:	2012      	movs	r0, #18
 8001bd2:	f7ff fd5d 	bl	8001690 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	2081      	movs	r0, #129	; 0x81
 8001bda:	f7ff fd59 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8001bde:	2100      	movs	r1, #0
 8001be0:	20ef      	movs	r0, #239	; 0xef
 8001be2:	f7ff fd55 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8001be6:	2100      	movs	r1, #0
 8001be8:	20d9      	movs	r0, #217	; 0xd9
 8001bea:	f7ff fd51 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8001bee:	2100      	movs	r1, #0
 8001bf0:	20f1      	movs	r0, #241	; 0xf1
 8001bf2:	f7ff fd4d 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	20db      	movs	r0, #219	; 0xdb
 8001bfa:	f7ff fd49 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8001bfe:	2100      	movs	r1, #0
 8001c00:	2030      	movs	r0, #48	; 0x30
 8001c02:	f7ff fd45 	bl	8001690 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8001c06:	2100      	movs	r1, #0
 8001c08:	20a4      	movs	r0, #164	; 0xa4
 8001c0a:	f7ff fd41 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 8001c0e:	2100      	movs	r1, #0
 8001c10:	20a6      	movs	r0, #166	; 0xa6
 8001c12:	f7ff fd3d 	bl	8001690 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8001c16:	2100      	movs	r1, #0
 8001c18:	20af      	movs	r0, #175	; 0xaf
 8001c1a:	f7ff fd39 	bl	8001690 <OLED_WR_Byte>
	OLED_Clear(); 
 8001c1e:	f7ff fd81 	bl	8001724 <OLED_Clear>
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40023800 	.word	0x40023800
 8001c2c:	40021000 	.word	0x40021000

08001c30 <_ZN7Display8oledTaskEPv>:
#include "app_main.h"
#include <cstring>
#include <cstdio>
namespace Display {

void oledTask(void*) {
 8001c30:	b5b0      	push	{r4, r5, r7, lr}
 8001c32:	b08a      	sub	sp, #40	; 0x28
 8001c34:	af04      	add	r7, sp, #16
 8001c36:	6078      	str	r0, [r7, #4]

	OLED_Init();
 8001c38:	f7ff ff6e 	bl	8001b18 <OLED_Init>
	OLED_Clear();
 8001c3c:	f7ff fd72 	bl	8001724 <OLED_Clear>

	OLED_ShowString(0, 0, (uint8_t*) "TRD|OK");
 8001c40:	4a86      	ldr	r2, [pc, #536]	; (8001e5c <_ZN7Display8oledTaskEPv+0x22c>)
 8001c42:	2100      	movs	r1, #0
 8001c44:	2000      	movs	r0, #0
 8001c46:	f7ff ff35 	bl	8001ab4 <OLED_ShowString>
	OLED_Display_On();
 8001c4a:	f7ff fd91 	bl	8001770 <OLED_Display_On>
	OLED_DrawRect(46, 16, 51, 21, 1);
 8001c4e:	2301      	movs	r3, #1
 8001c50:	9300      	str	r3, [sp, #0]
 8001c52:	2315      	movs	r3, #21
 8001c54:	2233      	movs	r2, #51	; 0x33
 8001c56:	2110      	movs	r1, #16
 8001c58:	202e      	movs	r0, #46	; 0x2e
 8001c5a:	f7ff fdf3 	bl	8001844 <OLED_DrawRect>
	OLED_DrawRect(46, 28, 51, 33, 1);
 8001c5e:	2301      	movs	r3, #1
 8001c60:	9300      	str	r3, [sp, #0]
 8001c62:	2321      	movs	r3, #33	; 0x21
 8001c64:	2233      	movs	r2, #51	; 0x33
 8001c66:	211c      	movs	r1, #28
 8001c68:	202e      	movs	r0, #46	; 0x2e
 8001c6a:	f7ff fdeb 	bl	8001844 <OLED_DrawRect>
	OLED_DrawRect(46, 40, 51, 45, 1);
 8001c6e:	2301      	movs	r3, #1
 8001c70:	9300      	str	r3, [sp, #0]
 8001c72:	232d      	movs	r3, #45	; 0x2d
 8001c74:	2233      	movs	r2, #51	; 0x33
 8001c76:	2128      	movs	r1, #40	; 0x28
 8001c78:	202e      	movs	r0, #46	; 0x2e
 8001c7a:	f7ff fde3 	bl	8001844 <OLED_DrawRect>
	OLED_DrawRect(46, 52, 51, 57, 1);
 8001c7e:	2301      	movs	r3, #1
 8001c80:	9300      	str	r3, [sp, #0]
 8001c82:	2339      	movs	r3, #57	; 0x39
 8001c84:	2233      	movs	r2, #51	; 0x33
 8001c86:	2134      	movs	r1, #52	; 0x34
 8001c88:	202e      	movs	r0, #46	; 0x2e
 8001c8a:	f7ff fddb 	bl	8001844 <OLED_DrawRect>
	OLED_DrawVerticalLine(55, 3, 58);
 8001c8e:	223a      	movs	r2, #58	; 0x3a
 8001c90:	2103      	movs	r1, #3
 8001c92:	2037      	movs	r0, #55	; 0x37
 8001c94:	f7ff fe7b 	bl	800198e <OLED_DrawVerticalLine>

	OLED_ShowString(1, 13, (uint8_t*) "SELF");
 8001c98:	4a71      	ldr	r2, [pc, #452]	; (8001e60 <_ZN7Display8oledTaskEPv+0x230>)
 8001c9a:	210d      	movs	r1, #13
 8001c9c:	2001      	movs	r0, #1
 8001c9e:	f7ff ff09 	bl	8001ab4 <OLED_ShowString>
	OLED_ShowString(1, 25, (uint8_t*) "PROC");
 8001ca2:	4a70      	ldr	r2, [pc, #448]	; (8001e64 <_ZN7Display8oledTaskEPv+0x234>)
 8001ca4:	2119      	movs	r1, #25
 8001ca6:	2001      	movs	r0, #1
 8001ca8:	f7ff ff04 	bl	8001ab4 <OLED_ShowString>
	OLED_ShowString(1, 37, (uint8_t*) "SENR");
 8001cac:	4a6e      	ldr	r2, [pc, #440]	; (8001e68 <_ZN7Display8oledTaskEPv+0x238>)
 8001cae:	2125      	movs	r1, #37	; 0x25
 8001cb0:	2001      	movs	r0, #1
 8001cb2:	f7ff feff 	bl	8001ab4 <OLED_ShowString>
	OLED_ShowString(1, 49, (uint8_t*) "MOTN");
 8001cb6:	4a6d      	ldr	r2, [pc, #436]	; (8001e6c <_ZN7Display8oledTaskEPv+0x23c>)
 8001cb8:	2131      	movs	r1, #49	; 0x31
 8001cba:	2001      	movs	r0, #1
 8001cbc:	f7ff fefa 	bl	8001ab4 <OLED_ShowString>
	OLED_ShowString(60, 0, (uint8_t*) "gZ");
 8001cc0:	4a6b      	ldr	r2, [pc, #428]	; (8001e70 <_ZN7Display8oledTaskEPv+0x240>)
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	203c      	movs	r0, #60	; 0x3c
 8001cc6:	f7ff fef5 	bl	8001ab4 <OLED_ShowString>
	OLED_ShowString(60, 12, (uint8_t*) "TRX QL");
 8001cca:	4a6a      	ldr	r2, [pc, #424]	; (8001e74 <_ZN7Display8oledTaskEPv+0x244>)
 8001ccc:	210c      	movs	r1, #12
 8001cce:	203c      	movs	r0, #60	; 0x3c
 8001cd0:	f7ff fef0 	bl	8001ab4 <OLED_ShowString>
	OLED_ShowString(60, 36, (uint8_t*) "YAW");
 8001cd4:	4a68      	ldr	r2, [pc, #416]	; (8001e78 <_ZN7Display8oledTaskEPv+0x248>)
 8001cd6:	2124      	movs	r1, #36	; 0x24
 8001cd8:	203c      	movs	r0, #60	; 0x3c
 8001cda:	f7ff feeb 	bl	8001ab4 <OLED_ShowString>
	OLED_Refresh_Gram();
 8001cde:	f7ff fc9f 	bl	8001620 <OLED_Refresh_Gram>
	bool self = false;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	75fb      	strb	r3, [r7, #23]
	uint8_t buf[10] = { 0 };
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	60fb      	str	r3, [r7, #12]
 8001cea:	f107 0310 	add.w	r3, r7, #16
 8001cee:	2200      	movs	r2, #0
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	809a      	strh	r2, [r3, #4]
	for (;;) {

		OLED_DrawRectWithFill(47, 17, 50, 20, self);
 8001cf4:	7dfb      	ldrb	r3, [r7, #23]
 8001cf6:	9300      	str	r3, [sp, #0]
 8001cf8:	2314      	movs	r3, #20
 8001cfa:	2232      	movs	r2, #50	; 0x32
 8001cfc:	2111      	movs	r1, #17
 8001cfe:	202f      	movs	r0, #47	; 0x2f
 8001d00:	f7ff fde4 	bl	80018cc <OLED_DrawRectWithFill>
		OLED_DrawRectWithFill(47, 29, 50, 32, is_task_alive_struct.proc);
 8001d04:	4b5d      	ldr	r3, [pc, #372]	; (8001e7c <_ZN7Display8oledTaskEPv+0x24c>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	9300      	str	r3, [sp, #0]
 8001d0a:	2320      	movs	r3, #32
 8001d0c:	2232      	movs	r2, #50	; 0x32
 8001d0e:	211d      	movs	r1, #29
 8001d10:	202f      	movs	r0, #47	; 0x2f
 8001d12:	f7ff fddb 	bl	80018cc <OLED_DrawRectWithFill>
		OLED_DrawRectWithFill(47, 41, 50, 44, is_task_alive_struct.senr);
 8001d16:	4b59      	ldr	r3, [pc, #356]	; (8001e7c <_ZN7Display8oledTaskEPv+0x24c>)
 8001d18:	789b      	ldrb	r3, [r3, #2]
 8001d1a:	9300      	str	r3, [sp, #0]
 8001d1c:	232c      	movs	r3, #44	; 0x2c
 8001d1e:	2232      	movs	r2, #50	; 0x32
 8001d20:	2129      	movs	r1, #41	; 0x29
 8001d22:	202f      	movs	r0, #47	; 0x2f
 8001d24:	f7ff fdd2 	bl	80018cc <OLED_DrawRectWithFill>
		OLED_DrawRectWithFill(47, 53, 50, 56, is_task_alive_struct.motn);
 8001d28:	4b54      	ldr	r3, [pc, #336]	; (8001e7c <_ZN7Display8oledTaskEPv+0x24c>)
 8001d2a:	78db      	ldrb	r3, [r3, #3]
 8001d2c:	9300      	str	r3, [sp, #0]
 8001d2e:	2338      	movs	r3, #56	; 0x38
 8001d30:	2232      	movs	r2, #50	; 0x32
 8001d32:	2135      	movs	r1, #53	; 0x35
 8001d34:	202f      	movs	r0, #47	; 0x2f
 8001d36:	f7ff fdc9 	bl	80018cc <OLED_DrawRectWithFill>

		memset(&buf, 0, sizeof(buf));
 8001d3a:	f107 030c 	add.w	r3, r7, #12
 8001d3e:	220a      	movs	r2, #10
 8001d40:	2100      	movs	r1, #0
 8001d42:	4618      	mov	r0, r3
 8001d44:	f00c fea4 	bl	800ea90 <memset>
		snprintf((char*) buf, sizeof(buf), "%4.2f", sensor_data.imu->gyro[2]);
 8001d48:	4b4d      	ldr	r3, [pc, #308]	; (8001e80 <_ZN7Display8oledTaskEPv+0x250>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	699b      	ldr	r3, [r3, #24]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7fe fbfa 	bl	8000548 <__aeabi_f2d>
 8001d54:	4602      	mov	r2, r0
 8001d56:	460b      	mov	r3, r1
 8001d58:	f107 000c 	add.w	r0, r7, #12
 8001d5c:	e9cd 2300 	strd	r2, r3, [sp]
 8001d60:	4a48      	ldr	r2, [pc, #288]	; (8001e84 <_ZN7Display8oledTaskEPv+0x254>)
 8001d62:	210a      	movs	r1, #10
 8001d64:	f00d fd48 	bl	800f7f8 <sniprintf>
		if (is_task_alive_struct.senr) {
 8001d68:	4b44      	ldr	r3, [pc, #272]	; (8001e7c <_ZN7Display8oledTaskEPv+0x24c>)
 8001d6a:	789b      	ldrb	r3, [r3, #2]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d007      	beq.n	8001d80 <_ZN7Display8oledTaskEPv+0x150>
			OLED_ShowString(80, 0, (uint8_t*) &buf);
 8001d70:	f107 030c 	add.w	r3, r7, #12
 8001d74:	461a      	mov	r2, r3
 8001d76:	2100      	movs	r1, #0
 8001d78:	2050      	movs	r0, #80	; 0x50
 8001d7a:	f7ff fe9b 	bl	8001ab4 <OLED_ShowString>
 8001d7e:	e004      	b.n	8001d8a <_ZN7Display8oledTaskEPv+0x15a>

		} else {
			OLED_ShowString(80, 0, (uint8_t*) "NCAL");
 8001d80:	4a41      	ldr	r2, [pc, #260]	; (8001e88 <_ZN7Display8oledTaskEPv+0x258>)
 8001d82:	2100      	movs	r1, #0
 8001d84:	2050      	movs	r0, #80	; 0x50
 8001d86:	f7ff fe95 	bl	8001ab4 <OLED_ShowString>

		}

		memset(&buf, 0, sizeof(buf));
 8001d8a:	f107 030c 	add.w	r3, r7, #12
 8001d8e:	220a      	movs	r2, #10
 8001d90:	2100      	movs	r1, #0
 8001d92:	4618      	mov	r0, r3
 8001d94:	f00c fe7c 	bl	800ea90 <memset>
		snprintf((char*) buf, sizeof(buf), "%d", sensor_data.ql);
 8001d98:	4b39      	ldr	r3, [pc, #228]	; (8001e80 <_ZN7Display8oledTaskEPv+0x250>)
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	f107 000c 	add.w	r0, r7, #12
 8001da0:	4a3a      	ldr	r2, [pc, #232]	; (8001e8c <_ZN7Display8oledTaskEPv+0x25c>)
 8001da2:	210a      	movs	r1, #10
 8001da4:	f00d fd28 	bl	800f7f8 <sniprintf>
		OLED_ShowString(115, 12, (uint8_t*) &buf);
 8001da8:	f107 030c 	add.w	r3, r7, #12
 8001dac:	461a      	mov	r2, r3
 8001dae:	210c      	movs	r1, #12
 8001db0:	2073      	movs	r0, #115	; 0x73
 8001db2:	f7ff fe7f 	bl	8001ab4 <OLED_ShowString>
		memset(&buf, 0, sizeof(buf));
 8001db6:	f107 030c 	add.w	r3, r7, #12
 8001dba:	220a      	movs	r2, #10
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f00c fe66 	bl	800ea90 <memset>
		snprintf((char*) buf, sizeof(buf), "%3.0f::%3.0f", sensor_data.ir_distL, sensor_data.ir_distR);
 8001dc4:	4b2e      	ldr	r3, [pc, #184]	; (8001e80 <_ZN7Display8oledTaskEPv+0x250>)
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7fe fbbd 	bl	8000548 <__aeabi_f2d>
 8001dce:	4604      	mov	r4, r0
 8001dd0:	460d      	mov	r5, r1
 8001dd2:	4b2b      	ldr	r3, [pc, #172]	; (8001e80 <_ZN7Display8oledTaskEPv+0x250>)
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7fe fbb6 	bl	8000548 <__aeabi_f2d>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	460b      	mov	r3, r1
 8001de0:	f107 000c 	add.w	r0, r7, #12
 8001de4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001de8:	e9cd 4500 	strd	r4, r5, [sp]
 8001dec:	4a28      	ldr	r2, [pc, #160]	; (8001e90 <_ZN7Display8oledTaskEPv+0x260>)
 8001dee:	210a      	movs	r1, #10
 8001df0:	f00d fd02 	bl	800f7f8 <sniprintf>
		OLED_ShowString(65, 24, (uint8_t*) &buf);
 8001df4:	f107 030c 	add.w	r3, r7, #12
 8001df8:	461a      	mov	r2, r3
 8001dfa:	2118      	movs	r1, #24
 8001dfc:	2041      	movs	r0, #65	; 0x41
 8001dfe:	f7ff fe59 	bl	8001ab4 <OLED_ShowString>
		memset(&buf, 0, sizeof(buf));
 8001e02:	f107 030c 	add.w	r3, r7, #12
 8001e06:	220a      	movs	r2, #10
 8001e08:	2100      	movs	r1, #0
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f00c fe40 	bl	800ea90 <memset>
		snprintf((char*) buf, sizeof(buf), "%4.1f", sensor_data.yaw_abs);
 8001e10:	4b1b      	ldr	r3, [pc, #108]	; (8001e80 <_ZN7Display8oledTaskEPv+0x250>)
 8001e12:	691b      	ldr	r3, [r3, #16]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7fe fb97 	bl	8000548 <__aeabi_f2d>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	f107 000c 	add.w	r0, r7, #12
 8001e22:	e9cd 2300 	strd	r2, r3, [sp]
 8001e26:	4a1b      	ldr	r2, [pc, #108]	; (8001e94 <_ZN7Display8oledTaskEPv+0x264>)
 8001e28:	210a      	movs	r1, #10
 8001e2a:	f00d fce5 	bl	800f7f8 <sniprintf>
		OLED_ShowString(85, 36, (uint8_t*) &buf);
 8001e2e:	f107 030c 	add.w	r3, r7, #12
 8001e32:	461a      	mov	r2, r3
 8001e34:	2124      	movs	r1, #36	; 0x24
 8001e36:	2055      	movs	r0, #85	; 0x55
 8001e38:	f7ff fe3c 	bl	8001ab4 <OLED_ShowString>
		OLED_Refresh_Gram();
 8001e3c:	f7ff fbf0 	bl	8001620 <OLED_Refresh_Gram>

		self = !self;
 8001e40:	7dfb      	ldrb	r3, [r7, #23]
 8001e42:	f083 0301 	eor.w	r3, r3, #1
 8001e46:	75fb      	strb	r3, [r7, #23]
		memset((void*) &is_task_alive_struct, 0, sizeof(isTaskAlive_t));
 8001e48:	2204      	movs	r2, #4
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	480b      	ldr	r0, [pc, #44]	; (8001e7c <_ZN7Display8oledTaskEPv+0x24c>)
 8001e4e:	f00c fe1f 	bl	800ea90 <memset>
		osDelay(250);
 8001e52:	20fa      	movs	r0, #250	; 0xfa
 8001e54:	f008 fc82 	bl	800a75c <osDelay>
		OLED_DrawRectWithFill(47, 17, 50, 20, self);
 8001e58:	e74c      	b.n	8001cf4 <_ZN7Display8oledTaskEPv+0xc4>
 8001e5a:	bf00      	nop
 8001e5c:	08011a80 	.word	0x08011a80
 8001e60:	08011a88 	.word	0x08011a88
 8001e64:	08011a90 	.word	0x08011a90
 8001e68:	08011a98 	.word	0x08011a98
 8001e6c:	08011aa0 	.word	0x08011aa0
 8001e70:	08011aa8 	.word	0x08011aa8
 8001e74:	08011aac 	.word	0x08011aac
 8001e78:	08011ab4 	.word	0x08011ab4
 8001e7c:	20000680 	.word	0x20000680
 8001e80:	2000065c 	.word	0x2000065c
 8001e84:	08011ab8 	.word	0x08011ab8
 8001e88:	08011ac0 	.word	0x08011ac0
 8001e8c:	08011ac8 	.word	0x08011ac8
 8001e90:	08011acc 	.word	0x08011acc
 8001e94:	08011adc 	.word	0x08011adc

08001e98 <_ZN9AppMotion16MotionControllerD1Ev>:

	void start();
	void turn(bool isRight, bool isFwd,
			uint32_t arg);
	void emergencyStop();
	~MotionController() {
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
	}
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
	...

08001eb0 <HAL_GPIO_EXTI_Callback>:

sensorData_t sensor_data; // public variables shared across all files.
isTaskAlive_t is_task_alive_struct = {0};
bool test_run = false;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	80fb      	strh	r3, [r7, #6]
	test_run = true;
 8001eba:	4b04      	ldr	r3, [pc, #16]	; (8001ecc <HAL_GPIO_EXTI_Callback+0x1c>)
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	701a      	strb	r2, [r3, #0]
}
 8001ec0:	bf00      	nop
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	20000684 	.word	0x20000684

08001ed0 <HAL_UART_RxCpltCallback>:
AppParser::Processor processor(&procCtx, &ctrlCtx);
AppParser::Listener listener(&procCtx);
/*****************************************************************************************/


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
	//__HAL_UART_CLEAR_OREFLAG(&huart3);
	if (huart == &huart3) {
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	4a05      	ldr	r2, [pc, #20]	; (8001ef0 <HAL_UART_RxCpltCallback+0x20>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d102      	bne.n	8001ee6 <HAL_UART_RxCpltCallback+0x16>
		listener.invoke();
 8001ee0:	4804      	ldr	r0, [pc, #16]	; (8001ef4 <HAL_UART_RxCpltCallback+0x24>)
 8001ee2:	f001 f909 	bl	80030f8 <_ZN9AppParser8Listener6invokeEv>
	}
}
 8001ee6:	bf00      	nop
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	200008f0 	.word	0x200008f0
 8001ef4:	200006b0 	.word	0x200006b0

08001ef8 <initializeCPPconstructs>:


/*
 * This function initializes the C++ stuff, called from within main() context.
 */
void initializeCPPconstructs(void) {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0

	sensor_data.is_allow_motor_override = true;
 8001efc:	4b0a      	ldr	r3, [pc, #40]	; (8001f28 <initializeCPPconstructs+0x30>)
 8001efe:	2201      	movs	r2, #1
 8001f00:	771a      	strb	r2, [r3, #28]
	sensor_data.ir_dist_th = 10.0f;
 8001f02:	4b09      	ldr	r3, [pc, #36]	; (8001f28 <initializeCPPconstructs+0x30>)
 8001f04:	4a09      	ldr	r2, [pc, #36]	; (8001f2c <initializeCPPconstructs+0x34>)
 8001f06:	621a      	str	r2, [r3, #32]
	//procTaskHandle = osThreadNew(processorTask, NULL, &procTask_attr);

	processor.start();
 8001f08:	4809      	ldr	r0, [pc, #36]	; (8001f30 <initializeCPPconstructs+0x38>)
 8001f0a:	f001 f941 	bl	8003190 <_ZN9AppParser9Processor5startEv>
	//osThreadNew((osThreadFunc_t)&controller.motionTask,
	    		//&ctrlCtx,
	                                   // &(ctrlCtx.attr));
	controller.start();
 8001f0e:	4809      	ldr	r0, [pc, #36]	; (8001f34 <initializeCPPconstructs+0x3c>)
 8001f10:	f000 fe06 	bl	8002b20 <_ZN9AppMotion16MotionController5startEv>
	//htim1.Instance->CCR1 = 153;
	oledTaskHandle = osThreadNew(Display::oledTask, NULL, &oledTask_attr);
 8001f14:	4a08      	ldr	r2, [pc, #32]	; (8001f38 <initializeCPPconstructs+0x40>)
 8001f16:	2100      	movs	r1, #0
 8001f18:	4808      	ldr	r0, [pc, #32]	; (8001f3c <initializeCPPconstructs+0x44>)
 8001f1a:	f008 fb6b 	bl	800a5f4 <osThreadNew>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	4a07      	ldr	r2, [pc, #28]	; (8001f40 <initializeCPPconstructs+0x48>)
 8001f22:	6013      	str	r3, [r2, #0]
}
 8001f24:	bf00      	nop
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	2000065c 	.word	0x2000065c
 8001f2c:	41200000 	.word	0x41200000
 8001f30:	200006a8 	.word	0x200006a8
 8001f34:	20000698 	.word	0x20000698
 8001f38:	0801264c 	.word	0x0801264c
 8001f3c:	08001c31 	.word	0x08001c31
 8001f40:	20000690 	.word	0x20000690
 8001f44:	00000000 	.word	0x00000000

08001f48 <sensorTask>:



float SEq_1 = 1.0f, SEq_2 = 0.0f, SEq_3 = 0.0f, SEq_4 = 0.0f;	// estimated orientation quaternion elements with initial conditions
void sensorTask(void *pv) {
 8001f48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f4c:	ed2d 8b06 	vpush	{d8-d10}
 8001f50:	b0bc      	sub	sp, #240	; 0xf0
 8001f52:	af10      	add	r7, sp, #64	; 0x40
 8001f54:	62f8      	str	r0, [r7, #44]	; 0x2c

	IMU_Initialise(&imu, &hi2c1);
 8001f56:	491f      	ldr	r1, [pc, #124]	; (8001fd4 <sensorTask+0x8c>)
 8001f58:	481f      	ldr	r0, [pc, #124]	; (8001fd8 <sensorTask+0x90>)
 8001f5a:	f7fe fff7 	bl	8000f4c <IMU_Initialise>

	osDelay(50);
 8001f5e:	2032      	movs	r0, #50	; 0x32
 8001f60:	f008 fbfc 	bl	800a75c <osDelay>
	Gyro_calibrate(&imu);
 8001f64:	481c      	ldr	r0, [pc, #112]	; (8001fd8 <sensorTask+0x90>)
 8001f66:	f7ff f9d9 	bl	800131c <Gyro_calibrate>
	Mag_init(&imu);
 8001f6a:	481b      	ldr	r0, [pc, #108]	; (8001fd8 <sensorTask+0x90>)
 8001f6c:	f7ff fb48 	bl	8001600 <Mag_init>

	sensor_data.imu = &imu;
 8001f70:	4b1a      	ldr	r3, [pc, #104]	; (8001fdc <sensorTask+0x94>)
 8001f72:	4a19      	ldr	r2, [pc, #100]	; (8001fd8 <sensorTask+0x90>)
 8001f74:	601a      	str	r2, [r3, #0]


	/**I2C scanner for debug purposes **/
	printf("Scanning I2C bus:\r\n");
 8001f76:	481a      	ldr	r0, [pc, #104]	; (8001fe0 <sensorTask+0x98>)
 8001f78:	f00d fb78 	bl	800f66c <puts>
	HAL_StatusTypeDef result;
	uint8_t i;
	for (i = 1; i < 128; i++) {
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
 8001f82:	f997 30af 	ldrsb.w	r3, [r7, #175]	; 0xaf
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	db2e      	blt.n	8001fe8 <sensorTask+0xa0>
		 * &hi2c1 is the handle
		 * (uint16_t)(i<<1) is the i2c address left aligned
		 * retries 2
		 * timeout 2
		 */
		result = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t) (i << 1), 2, 2);
 8001f8a:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	b299      	uxth	r1, r3
 8001f94:	2302      	movs	r3, #2
 8001f96:	2202      	movs	r2, #2
 8001f98:	480e      	ldr	r0, [pc, #56]	; (8001fd4 <sensorTask+0x8c>)
 8001f9a:	f004 fcf1 	bl	8006980 <HAL_I2C_IsDeviceReady>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		if (result != HAL_OK) // HAL_ERROR or HAL_BUSY or HAL_TIMEOUT
 8001fa4:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d002      	beq.n	8001fb2 <sensorTask+0x6a>
				{
			printf("."); // No ACK received at that address
 8001fac:	202e      	movs	r0, #46	; 0x2e
 8001fae:	f00d fad9 	bl	800f564 <putchar>
		}
		if (result == HAL_OK) {
 8001fb2:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d105      	bne.n	8001fc6 <sensorTask+0x7e>
			printf("0x%X", i); // Received an ACK at that address
 8001fba:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4808      	ldr	r0, [pc, #32]	; (8001fe4 <sensorTask+0x9c>)
 8001fc2:	f00d fab7 	bl	800f534 <iprintf>
	for (i = 1; i < 128; i++) {
 8001fc6:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8001fca:	3301      	adds	r3, #1
 8001fcc:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
 8001fd0:	e7d7      	b.n	8001f82 <sensorTask+0x3a>
 8001fd2:	bf00      	nop
 8001fd4:	2000077c 	.word	0x2000077c
 8001fd8:	200006cc 	.word	0x200006cc
 8001fdc:	2000065c 	.word	0x2000065c
 8001fe0:	08011b14 	.word	0x08011b14
 8001fe4:	08011b28 	.word	0x08011b28
		}
	}
	printf("\r\n");
 8001fe8:	48c5      	ldr	r0, [pc, #788]	; (8002300 <sensorTask+0x3b8>)
 8001fea:	f00d fb3f 	bl	800f66c <puts>

	char sbuf[100] = { 0 };
 8001fee:	2300      	movs	r3, #0
 8001ff0:	633b      	str	r3, [r7, #48]	; 0x30
 8001ff2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ff6:	2260      	movs	r2, #96	; 0x60
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f00c fd48 	bl	800ea90 <memset>

	uint32_t timeNow = HAL_GetTick();
 8002000:	f002 fd5e 	bl	8004ac0 <HAL_GetTick>
 8002004:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8


	float DEG2RAD = 0.017453292519943295769236907684886f;
 8002008:	4bbe      	ldr	r3, [pc, #760]	; (8002304 <sensorTask+0x3bc>)
 800200a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0


	for (;;) {


		IMU_AccelRead(&imu);
 800200e:	48be      	ldr	r0, [pc, #760]	; (8002308 <sensorTask+0x3c0>)
 8002010:	f7ff f8ac 	bl	800116c <IMU_AccelRead>
		IMU_GyroRead(&imu);
 8002014:	48bc      	ldr	r0, [pc, #752]	; (8002308 <sensorTask+0x3c0>)
 8002016:	f7ff fa29 	bl	800146c <IMU_GyroRead>
		//Mag_read(&imu);

		quaternionUpdate(imu.gyro[0] * DEG2RAD, imu.gyro[1] * DEG2RAD,
 800201a:	4bbb      	ldr	r3, [pc, #748]	; (8002308 <sensorTask+0x3c0>)
 800201c:	ed93 7a04 	vldr	s14, [r3, #16]
 8002020:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002024:	ee27 8a27 	vmul.f32	s16, s14, s15
 8002028:	4bb7      	ldr	r3, [pc, #732]	; (8002308 <sensorTask+0x3c0>)
 800202a:	ed93 7a05 	vldr	s14, [r3, #20]
 800202e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002032:	ee67 8a27 	vmul.f32	s17, s14, s15
				imu.gyro[2] * DEG2RAD,imu.acc[0], imu.acc[1], imu.acc[2], (HAL_GetTick() - timeNow) * 0.001f);
 8002036:	4bb4      	ldr	r3, [pc, #720]	; (8002308 <sensorTask+0x3c0>)
 8002038:	ed93 7a06 	vldr	s14, [r3, #24]
		quaternionUpdate(imu.gyro[0] * DEG2RAD, imu.gyro[1] * DEG2RAD,
 800203c:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002040:	ee27 9a27 	vmul.f32	s18, s14, s15
 8002044:	4bb0      	ldr	r3, [pc, #704]	; (8002308 <sensorTask+0x3c0>)
 8002046:	edd3 9a01 	vldr	s19, [r3, #4]
 800204a:	4baf      	ldr	r3, [pc, #700]	; (8002308 <sensorTask+0x3c0>)
 800204c:	ed93 aa02 	vldr	s20, [r3, #8]
 8002050:	4bad      	ldr	r3, [pc, #692]	; (8002308 <sensorTask+0x3c0>)
 8002052:	edd3 aa03 	vldr	s21, [r3, #12]
				imu.gyro[2] * DEG2RAD,imu.acc[0], imu.acc[1], imu.acc[2], (HAL_GetTick() - timeNow) * 0.001f);
 8002056:	f002 fd33 	bl	8004ac0 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002060:	1ad3      	subs	r3, r2, r3
		quaternionUpdate(imu.gyro[0] * DEG2RAD, imu.gyro[1] * DEG2RAD,
 8002062:	ee07 3a90 	vmov	s15, r3
 8002066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800206a:	ed9f 7aa8 	vldr	s14, [pc, #672]	; 800230c <sensorTask+0x3c4>
 800206e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002072:	eeb0 3a67 	vmov.f32	s6, s15
 8002076:	eef0 2a6a 	vmov.f32	s5, s21
 800207a:	eeb0 2a4a 	vmov.f32	s4, s20
 800207e:	eef0 1a69 	vmov.f32	s3, s19
 8002082:	eeb0 1a49 	vmov.f32	s2, s18
 8002086:	eef0 0a68 	vmov.f32	s1, s17
 800208a:	eeb0 0a48 	vmov.f32	s0, s16
 800208e:	f000 f953 	bl	8002338 <quaternionUpdate>
		timeNow = HAL_GetTick();
 8002092:	f002 fd15 	bl	8004ac0 <HAL_GetTick>
 8002096:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8


		imu.q[0] = SEq_1;
 800209a:	4b9d      	ldr	r3, [pc, #628]	; (8002310 <sensorTask+0x3c8>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a9a      	ldr	r2, [pc, #616]	; (8002308 <sensorTask+0x3c0>)
 80020a0:	6593      	str	r3, [r2, #88]	; 0x58
		imu.q[1] = SEq_2;
 80020a2:	4b9c      	ldr	r3, [pc, #624]	; (8002314 <sensorTask+0x3cc>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a98      	ldr	r2, [pc, #608]	; (8002308 <sensorTask+0x3c0>)
 80020a8:	65d3      	str	r3, [r2, #92]	; 0x5c
		imu.q[2] = SEq_3;
 80020aa:	4b9b      	ldr	r3, [pc, #620]	; (8002318 <sensorTask+0x3d0>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a96      	ldr	r2, [pc, #600]	; (8002308 <sensorTask+0x3c0>)
 80020b0:	6613      	str	r3, [r2, #96]	; 0x60
		imu.q[3] = SEq_4;
 80020b2:	4b9a      	ldr	r3, [pc, #616]	; (800231c <sensorTask+0x3d4>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a94      	ldr	r2, [pc, #592]	; (8002308 <sensorTask+0x3c0>)
 80020b8:	6653      	str	r3, [r2, #100]	; 0x64


		sensor_data.yaw_abs = atan2(2.0f * (imu.q[1] * imu.q[2] + imu.q[0] * imu.q[3]),
 80020ba:	4b93      	ldr	r3, [pc, #588]	; (8002308 <sensorTask+0x3c0>)
 80020bc:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 80020c0:	4b91      	ldr	r3, [pc, #580]	; (8002308 <sensorTask+0x3c0>)
 80020c2:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80020c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020ca:	4b8f      	ldr	r3, [pc, #572]	; (8002308 <sensorTask+0x3c0>)
 80020cc:	edd3 6a16 	vldr	s13, [r3, #88]	; 0x58
 80020d0:	4b8d      	ldr	r3, [pc, #564]	; (8002308 <sensorTask+0x3c0>)
 80020d2:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80020d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020de:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80020e2:	ee17 0a90 	vmov	r0, s15
 80020e6:	f7fe fa2f 	bl	8000548 <__aeabi_f2d>
 80020ea:	4604      	mov	r4, r0
 80020ec:	460d      	mov	r5, r1
		 imu.q[0] * imu.q[0] + imu.q[1] * imu.q[1] - imu.q[2] * imu.q[2]
 80020ee:	4b86      	ldr	r3, [pc, #536]	; (8002308 <sensorTask+0x3c0>)
 80020f0:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 80020f4:	4b84      	ldr	r3, [pc, #528]	; (8002308 <sensorTask+0x3c0>)
 80020f6:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80020fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020fe:	4b82      	ldr	r3, [pc, #520]	; (8002308 <sensorTask+0x3c0>)
 8002100:	edd3 6a17 	vldr	s13, [r3, #92]	; 0x5c
 8002104:	4b80      	ldr	r3, [pc, #512]	; (8002308 <sensorTask+0x3c0>)
 8002106:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800210a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800210e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002112:	4b7d      	ldr	r3, [pc, #500]	; (8002308 <sensorTask+0x3c0>)
 8002114:	edd3 6a18 	vldr	s13, [r3, #96]	; 0x60
 8002118:	4b7b      	ldr	r3, [pc, #492]	; (8002308 <sensorTask+0x3c0>)
 800211a:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800211e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002122:	ee37 7a67 	vsub.f32	s14, s14, s15
		 - imu.q[3] * imu.q[3]) * 57.295779513082320876798154814105f;
 8002126:	4b78      	ldr	r3, [pc, #480]	; (8002308 <sensorTask+0x3c0>)
 8002128:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 800212c:	4b76      	ldr	r3, [pc, #472]	; (8002308 <sensorTask+0x3c0>)
 800212e:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8002132:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002136:	ee77 7a67 	vsub.f32	s15, s14, s15
		sensor_data.yaw_abs = atan2(2.0f * (imu.q[1] * imu.q[2] + imu.q[0] * imu.q[3]),
 800213a:	ee17 0a90 	vmov	r0, s15
 800213e:	f7fe fa03 	bl	8000548 <__aeabi_f2d>
 8002142:	4602      	mov	r2, r0
 8002144:	460b      	mov	r3, r1
 8002146:	ec43 2b11 	vmov	d1, r2, r3
 800214a:	ec45 4b10 	vmov	d0, r4, r5
 800214e:	f00b f9ab 	bl	800d4a8 <atan2>
 8002152:	ec51 0b10 	vmov	r0, r1, d0
		 - imu.q[3] * imu.q[3]) * 57.295779513082320876798154814105f;
 8002156:	a364      	add	r3, pc, #400	; (adr r3, 80022e8 <sensorTask+0x3a0>)
 8002158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800215c:	f7fe fa4c 	bl	80005f8 <__aeabi_dmul>
 8002160:	4602      	mov	r2, r0
 8002162:	460b      	mov	r3, r1
 8002164:	4610      	mov	r0, r2
 8002166:	4619      	mov	r1, r3
 8002168:	f7fe fd1e 	bl	8000ba8 <__aeabi_d2f>
 800216c:	4603      	mov	r3, r0
		sensor_data.yaw_abs = atan2(2.0f * (imu.q[1] * imu.q[2] + imu.q[0] * imu.q[3]),
 800216e:	4a6c      	ldr	r2, [pc, #432]	; (8002320 <sensorTask+0x3d8>)
 8002170:	6113      	str	r3, [r2, #16]



		HAL_ADC_Start(&hadc1);
 8002172:	486c      	ldr	r0, [pc, #432]	; (8002324 <sensorTask+0x3dc>)
 8002174:	f002 fd18 	bl	8004ba8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1,1); // trivial waiting time, dont bother with dma or whatever
 8002178:	2101      	movs	r1, #1
 800217a:	486a      	ldr	r0, [pc, #424]	; (8002324 <sensorTask+0x3dc>)
 800217c:	f002 fe19 	bl	8004db2 <HAL_ADC_PollForConversion>
		uint32_t IR = HAL_ADC_GetValue(&hadc1);
 8002180:	4868      	ldr	r0, [pc, #416]	; (8002324 <sensorTask+0x3dc>)
 8002182:	f002 fea1 	bl	8004ec8 <HAL_ADC_GetValue>
 8002186:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
		HAL_ADC_Stop(&hadc1);
 800218a:	4866      	ldr	r0, [pc, #408]	; (8002324 <sensorTask+0x3dc>)
 800218c:	f002 fdde 	bl	8004d4c <HAL_ADC_Stop>
		float volt = (float) (IR *5)/4095;
 8002190:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8002194:	4613      	mov	r3, r2
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	4413      	add	r3, r2
 800219a:	ee07 3a90 	vmov	s15, r3
 800219e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80021a2:	eddf 6a61 	vldr	s13, [pc, #388]	; 8002328 <sensorTask+0x3e0>
 80021a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021aa:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
		sensor_data.ir_distL = roundf(29.988*pow(volt, -1.173));
 80021ae:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 80021b2:	f7fe f9c9 	bl	8000548 <__aeabi_f2d>
 80021b6:	4602      	mov	r2, r0
 80021b8:	460b      	mov	r3, r1
 80021ba:	ed9f 1b4d 	vldr	d1, [pc, #308]	; 80022f0 <sensorTask+0x3a8>
 80021be:	ec43 2b10 	vmov	d0, r2, r3
 80021c2:	f00b f973 	bl	800d4ac <pow>
 80021c6:	ec51 0b10 	vmov	r0, r1, d0
 80021ca:	a34b      	add	r3, pc, #300	; (adr r3, 80022f8 <sensorTask+0x3b0>)
 80021cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d0:	f7fe fa12 	bl	80005f8 <__aeabi_dmul>
 80021d4:	4602      	mov	r2, r0
 80021d6:	460b      	mov	r3, r1
 80021d8:	4610      	mov	r0, r2
 80021da:	4619      	mov	r1, r3
 80021dc:	f7fe fce4 	bl	8000ba8 <__aeabi_d2f>
 80021e0:	4603      	mov	r3, r0
 80021e2:	ee00 3a10 	vmov	s0, r3
 80021e6:	f00b f93b 	bl	800d460 <roundf>
 80021ea:	eef0 7a40 	vmov.f32	s15, s0
 80021ee:	4b4c      	ldr	r3, [pc, #304]	; (8002320 <sensorTask+0x3d8>)
 80021f0:	edc3 7a01 	vstr	s15, [r3, #4]
		uint16_t len = sprintf(&sbuf[0],
				"%5.2f,%5.2f,%5.2f,%5.2f,%5.2f,%5.2f,%5.2f,%5.2f,%5.2f\r\n",
				imu.acc[0], imu.acc[1], imu.acc[2], imu.gyro[0], imu.gyro[1],
 80021f4:	4b44      	ldr	r3, [pc, #272]	; (8002308 <sensorTask+0x3c0>)
 80021f6:	685b      	ldr	r3, [r3, #4]
		uint16_t len = sprintf(&sbuf[0],
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7fe f9a5 	bl	8000548 <__aeabi_f2d>
 80021fe:	e9c7 0108 	strd	r0, r1, [r7, #32]
				imu.acc[0], imu.acc[1], imu.acc[2], imu.gyro[0], imu.gyro[1],
 8002202:	4b41      	ldr	r3, [pc, #260]	; (8002308 <sensorTask+0x3c0>)
 8002204:	689b      	ldr	r3, [r3, #8]
		uint16_t len = sprintf(&sbuf[0],
 8002206:	4618      	mov	r0, r3
 8002208:	f7fe f99e 	bl	8000548 <__aeabi_f2d>
 800220c:	e9c7 0106 	strd	r0, r1, [r7, #24]
				imu.acc[0], imu.acc[1], imu.acc[2], imu.gyro[0], imu.gyro[1],
 8002210:	4b3d      	ldr	r3, [pc, #244]	; (8002308 <sensorTask+0x3c0>)
 8002212:	68db      	ldr	r3, [r3, #12]
		uint16_t len = sprintf(&sbuf[0],
 8002214:	4618      	mov	r0, r3
 8002216:	f7fe f997 	bl	8000548 <__aeabi_f2d>
 800221a:	e9c7 0104 	strd	r0, r1, [r7, #16]
				imu.acc[0], imu.acc[1], imu.acc[2], imu.gyro[0], imu.gyro[1],
 800221e:	4b3a      	ldr	r3, [pc, #232]	; (8002308 <sensorTask+0x3c0>)
 8002220:	691b      	ldr	r3, [r3, #16]
		uint16_t len = sprintf(&sbuf[0],
 8002222:	4618      	mov	r0, r3
 8002224:	f7fe f990 	bl	8000548 <__aeabi_f2d>
 8002228:	e9c7 0102 	strd	r0, r1, [r7, #8]
				imu.acc[0], imu.acc[1], imu.acc[2], imu.gyro[0], imu.gyro[1],
 800222c:	4b36      	ldr	r3, [pc, #216]	; (8002308 <sensorTask+0x3c0>)
 800222e:	695b      	ldr	r3, [r3, #20]
		uint16_t len = sprintf(&sbuf[0],
 8002230:	4618      	mov	r0, r3
 8002232:	f7fe f989 	bl	8000548 <__aeabi_f2d>
 8002236:	e9c7 0100 	strd	r0, r1, [r7]
				imu.gyro[2], imu.q[0], sensor_data.yaw_abs, sensor_data.ir_distL);
 800223a:	4b33      	ldr	r3, [pc, #204]	; (8002308 <sensorTask+0x3c0>)
 800223c:	699b      	ldr	r3, [r3, #24]
		uint16_t len = sprintf(&sbuf[0],
 800223e:	4618      	mov	r0, r3
 8002240:	f7fe f982 	bl	8000548 <__aeabi_f2d>
 8002244:	4682      	mov	sl, r0
 8002246:	468b      	mov	fp, r1
				imu.gyro[2], imu.q[0], sensor_data.yaw_abs, sensor_data.ir_distL);
 8002248:	4b2f      	ldr	r3, [pc, #188]	; (8002308 <sensorTask+0x3c0>)
 800224a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
		uint16_t len = sprintf(&sbuf[0],
 800224c:	4618      	mov	r0, r3
 800224e:	f7fe f97b 	bl	8000548 <__aeabi_f2d>
 8002252:	4680      	mov	r8, r0
 8002254:	4689      	mov	r9, r1
				imu.gyro[2], imu.q[0], sensor_data.yaw_abs, sensor_data.ir_distL);
 8002256:	4b32      	ldr	r3, [pc, #200]	; (8002320 <sensorTask+0x3d8>)
 8002258:	691b      	ldr	r3, [r3, #16]
		uint16_t len = sprintf(&sbuf[0],
 800225a:	4618      	mov	r0, r3
 800225c:	f7fe f974 	bl	8000548 <__aeabi_f2d>
 8002260:	4604      	mov	r4, r0
 8002262:	460d      	mov	r5, r1
				imu.gyro[2], imu.q[0], sensor_data.yaw_abs, sensor_data.ir_distL);
 8002264:	4b2e      	ldr	r3, [pc, #184]	; (8002320 <sensorTask+0x3d8>)
 8002266:	685b      	ldr	r3, [r3, #4]
		uint16_t len = sprintf(&sbuf[0],
 8002268:	4618      	mov	r0, r3
 800226a:	f7fe f96d 	bl	8000548 <__aeabi_f2d>
 800226e:	4602      	mov	r2, r0
 8002270:	460b      	mov	r3, r1
 8002272:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8002276:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800227a:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
 800227e:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 8002282:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8002286:	ed97 7b00 	vldr	d7, [r7]
 800228a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800228e:	ed97 7b02 	vldr	d7, [r7, #8]
 8002292:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002296:	ed97 7b04 	vldr	d7, [r7, #16]
 800229a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800229e:	ed97 7b06 	vldr	d7, [r7, #24]
 80022a2:	ed8d 7b00 	vstr	d7, [sp]
 80022a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80022aa:	4920      	ldr	r1, [pc, #128]	; (800232c <sensorTask+0x3e4>)
 80022ac:	f00d fad8 	bl	800f860 <siprintf>
 80022b0:	4603      	mov	r3, r0
				imu.gyro[2], imu.q[0], sensor_data.yaw_abs, sensor_data.ir_distL);
 80022b2:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

		//HAL_UART_Transmit(&huart3, (uint8_t*) sbuf, len, 10);
		//	HAL_UART_Receive_IT(&huart3, (uint8_t*) aRxBuffer, 5);
		is_task_alive_struct.senr = true;
 80022b6:	4b1e      	ldr	r3, [pc, #120]	; (8002330 <sensorTask+0x3e8>)
 80022b8:	2201      	movs	r2, #1
 80022ba:	709a      	strb	r2, [r3, #2]

		if(sensor_data.is_allow_motor_override)
 80022bc:	4b18      	ldr	r3, [pc, #96]	; (8002320 <sensorTask+0x3d8>)
 80022be:	7f1b      	ldrb	r3, [r3, #28]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d00d      	beq.n	80022e0 <sensorTask+0x398>
		{
			if(sensor_data.ir_distL < sensor_data.ir_dist_th /*|| sensor_data.ir_distR < sensor_data.ir_dist_th*/)
 80022c4:	4b16      	ldr	r3, [pc, #88]	; (8002320 <sensorTask+0x3d8>)
 80022c6:	ed93 7a01 	vldr	s14, [r3, #4]
 80022ca:	4b15      	ldr	r3, [pc, #84]	; (8002320 <sensorTask+0x3d8>)
 80022cc:	edd3 7a08 	vldr	s15, [r3, #32]
 80022d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d8:	d502      	bpl.n	80022e0 <sensorTask+0x398>
			{
				controller.emergencyStop();
 80022da:	4816      	ldr	r0, [pc, #88]	; (8002334 <sensorTask+0x3ec>)
 80022dc:	f000 fdca 	bl	8002e74 <_ZN9AppMotion16MotionController13emergencyStopEv>
			}
		}
		osDelay(22); //gyro rate is 48.9Hz
 80022e0:	2016      	movs	r0, #22
 80022e2:	f008 fa3b 	bl	800a75c <osDelay>



	}
 80022e6:	e692      	b.n	800200e <sensorTask+0xc6>
 80022e8:	20000000 	.word	0x20000000
 80022ec:	404ca5dc 	.word	0x404ca5dc
 80022f0:	a5e353f8 	.word	0xa5e353f8
 80022f4:	bff2c49b 	.word	0xbff2c49b
 80022f8:	916872b0 	.word	0x916872b0
 80022fc:	403dfced 	.word	0x403dfced
 8002300:	08011b30 	.word	0x08011b30
 8002304:	3c8efa35 	.word	0x3c8efa35
 8002308:	200006cc 	.word	0x200006cc
 800230c:	3a83126f 	.word	0x3a83126f
 8002310:	20000058 	.word	0x20000058
 8002314:	200006b4 	.word	0x200006b4
 8002318:	200006b8 	.word	0x200006b8
 800231c:	200006bc 	.word	0x200006bc
 8002320:	2000065c 	.word	0x2000065c
 8002324:	20000734 	.word	0x20000734
 8002328:	457ff000 	.word	0x457ff000
 800232c:	08011b34 	.word	0x08011b34
 8002330:	20000680 	.word	0x20000680
 8002334:	20000698 	.word	0x20000698

08002338 <quaternionUpdate>:
}


#define gyroMeasError 3.14159265358979f * (1.0f / 180.0f)
#define beta sqrt(3.0f / 4.0f) * gyroMeasError
void quaternionUpdate(float w_x, float w_y, float w_z, float a_x, float a_y, float a_z, float deltat) {
 8002338:	b5b0      	push	{r4, r5, r7, lr}
 800233a:	b0a2      	sub	sp, #136	; 0x88
 800233c:	af00      	add	r7, sp, #0
 800233e:	ed87 0a07 	vstr	s0, [r7, #28]
 8002342:	edc7 0a06 	vstr	s1, [r7, #24]
 8002346:	ed87 1a05 	vstr	s2, [r7, #20]
 800234a:	edc7 1a04 	vstr	s3, [r7, #16]
 800234e:	ed87 2a03 	vstr	s4, [r7, #12]
 8002352:	edc7 2a02 	vstr	s5, [r7, #8]
 8002356:	ed87 3a01 	vstr	s6, [r7, #4]
  float SEqDot_omega_1, SEqDot_omega_2, SEqDot_omega_3, SEqDot_omega_4; 	// quaternion derivative from gyroscopes elements
  float f_1, f_2, f_3;                                                    // objective function elements
  float J_11or24, J_12or23, J_13or22, J_14or21, J_32, J_33;               // objective function Jacobian elements
  float SEqHatDot_1, SEqHatDot_2, SEqHatDot_3, SEqHatDot_4;               // estimated direction of the gyro error

 	float halfSEq_1 = 0.5f * SEq_1;
 800235a:	4bf1      	ldr	r3, [pc, #964]	; (8002720 <quaternionUpdate+0x3e8>)
 800235c:	edd3 7a00 	vldr	s15, [r3]
 8002360:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002364:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002368:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
 	float halfSEq_2 = 0.5f * SEq_2;
 800236c:	4bed      	ldr	r3, [pc, #948]	; (8002724 <quaternionUpdate+0x3ec>)
 800236e:	edd3 7a00 	vldr	s15, [r3]
 8002372:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002376:	ee67 7a87 	vmul.f32	s15, s15, s14
 800237a:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
 	float halfSEq_3 = 0.5f * SEq_3;
 800237e:	4bea      	ldr	r3, [pc, #936]	; (8002728 <quaternionUpdate+0x3f0>)
 8002380:	edd3 7a00 	vldr	s15, [r3]
 8002384:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002388:	ee67 7a87 	vmul.f32	s15, s15, s14
 800238c:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
 	float halfSEq_4 = 0.5f * SEq_4;
 8002390:	4be6      	ldr	r3, [pc, #920]	; (800272c <quaternionUpdate+0x3f4>)
 8002392:	edd3 7a00 	vldr	s15, [r3]
 8002396:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800239a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800239e:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
 	float twoSEq_1 = 2.0f * SEq_1;
 80023a2:	4bdf      	ldr	r3, [pc, #892]	; (8002720 <quaternionUpdate+0x3e8>)
 80023a4:	edd3 7a00 	vldr	s15, [r3]
 80023a8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023ac:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
 	float twoSEq_2 = 2.0f * SEq_2;
 80023b0:	4bdc      	ldr	r3, [pc, #880]	; (8002724 <quaternionUpdate+0x3ec>)
 80023b2:	edd3 7a00 	vldr	s15, [r3]
 80023b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023ba:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
 	float twoSEq_3 = 2.0f * SEq_3;
 80023be:	4bda      	ldr	r3, [pc, #872]	; (8002728 <quaternionUpdate+0x3f0>)
 80023c0:	edd3 7a00 	vldr	s15, [r3]
 80023c4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023c8:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c

  // Normalize the accelerometer measurement
  norm = sqrt(a_x * a_x + a_y * a_y + a_z * a_z);
 80023cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80023d0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80023d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80023d8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80023dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80023e4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80023e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023ec:	ee17 0a90 	vmov	r0, s15
 80023f0:	f7fe f8aa 	bl	8000548 <__aeabi_f2d>
 80023f4:	4602      	mov	r2, r0
 80023f6:	460b      	mov	r3, r1
 80023f8:	ec43 2b10 	vmov	d0, r2, r3
 80023fc:	f00b f8c6 	bl	800d58c <sqrt>
 8002400:	ec53 2b10 	vmov	r2, r3, d0
 8002404:	4610      	mov	r0, r2
 8002406:	4619      	mov	r1, r3
 8002408:	f7fe fbce 	bl	8000ba8 <__aeabi_d2f>
 800240c:	4603      	mov	r3, r0
 800240e:	66bb      	str	r3, [r7, #104]	; 0x68
  a_x /= norm;
 8002410:	edd7 6a04 	vldr	s13, [r7, #16]
 8002414:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8002418:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800241c:	edc7 7a04 	vstr	s15, [r7, #16]
  a_y /= norm;
 8002420:	edd7 6a03 	vldr	s13, [r7, #12]
 8002424:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8002428:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800242c:	edc7 7a03 	vstr	s15, [r7, #12]
  a_z /= norm;
 8002430:	edd7 6a02 	vldr	s13, [r7, #8]
 8002434:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8002438:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800243c:	edc7 7a02 	vstr	s15, [r7, #8]

  // Compute the objective function and Jacobian
  f_1 = twoSEq_2 * SEq_4 - twoSEq_1 * SEq_3 - a_x;
 8002440:	4bba      	ldr	r3, [pc, #744]	; (800272c <quaternionUpdate+0x3f4>)
 8002442:	ed93 7a00 	vldr	s14, [r3]
 8002446:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800244a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800244e:	4bb6      	ldr	r3, [pc, #728]	; (8002728 <quaternionUpdate+0x3f0>)
 8002450:	edd3 6a00 	vldr	s13, [r3]
 8002454:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002458:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800245c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002460:	edd7 7a04 	vldr	s15, [r7, #16]
 8002464:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002468:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
  f_2 = twoSEq_1 * SEq_2 + twoSEq_3 * SEq_4 - a_y;
 800246c:	4bad      	ldr	r3, [pc, #692]	; (8002724 <quaternionUpdate+0x3ec>)
 800246e:	ed93 7a00 	vldr	s14, [r3]
 8002472:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002476:	ee27 7a27 	vmul.f32	s14, s14, s15
 800247a:	4bac      	ldr	r3, [pc, #688]	; (800272c <quaternionUpdate+0x3f4>)
 800247c:	edd3 6a00 	vldr	s13, [r3]
 8002480:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8002484:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002488:	ee37 7a27 	vadd.f32	s14, s14, s15
 800248c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002490:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002494:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
  f_3 = 1.0f - twoSEq_2 * SEq_2 - twoSEq_3 * SEq_3 - a_z; J_11or24 = twoSEq_3;
 8002498:	4ba2      	ldr	r3, [pc, #648]	; (8002724 <quaternionUpdate+0x3ec>)
 800249a:	ed93 7a00 	vldr	s14, [r3]
 800249e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80024a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80024aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024ae:	4b9e      	ldr	r3, [pc, #632]	; (8002728 <quaternionUpdate+0x3f0>)
 80024b0:	edd3 6a00 	vldr	s13, [r3]
 80024b4:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80024b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80024c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024c8:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
 80024cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024ce:	65bb      	str	r3, [r7, #88]	; 0x58
  J_12or23 = 2.0f * SEq_4;
 80024d0:	4b96      	ldr	r3, [pc, #600]	; (800272c <quaternionUpdate+0x3f4>)
 80024d2:	edd3 7a00 	vldr	s15, [r3]
 80024d6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80024da:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
  J_13or22 = twoSEq_1;
 80024de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80024e0:	653b      	str	r3, [r7, #80]	; 0x50
  J_14or21 = twoSEq_2;
 80024e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80024e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  J_32 = 2.0f * J_14or21;
 80024e6:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80024ea:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80024ee:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
  J_33 = 2.0f * J_11or24;
 80024f2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80024f6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80024fa:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

  // Compute the gradient (matrix multiplication)
  SEqHatDot_1 = J_14or21 * f_2 - J_11or24 * f_1;
 80024fe:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8002502:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002506:	ee27 7a27 	vmul.f32	s14, s14, s15
 800250a:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 800250e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002512:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002516:	ee77 7a67 	vsub.f32	s15, s14, s15
 800251a:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
  SEqHatDot_2 = J_12or23 * f_1 + J_13or22 * f_2 - J_32 * f_3;
 800251e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002522:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002526:	ee27 7a27 	vmul.f32	s14, s14, s15
 800252a:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 800252e:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002532:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002536:	ee37 7a27 	vadd.f32	s14, s14, s15
 800253a:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 800253e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002542:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002546:	ee77 7a67 	vsub.f32	s15, s14, s15
 800254a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
  SEqHatDot_3 = J_12or23 * f_2 - J_33 * f_3 - J_13or22 * f_1;
 800254e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002552:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002556:	ee27 7a27 	vmul.f32	s14, s14, s15
 800255a:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 800255e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002562:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002566:	ee37 7a67 	vsub.f32	s14, s14, s15
 800256a:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 800256e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002572:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002576:	ee77 7a67 	vsub.f32	s15, s14, s15
 800257a:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
  SEqHatDot_4 = J_14or21 * f_1 + J_11or24 * f_2;
 800257e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8002582:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002586:	ee27 7a27 	vmul.f32	s14, s14, s15
 800258a:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 800258e:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002592:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002596:	ee77 7a27 	vadd.f32	s15, s14, s15
 800259a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

  // Normalize the gradient
  norm = sqrt(SEqHatDot_1 * SEqHatDot_1 + SEqHatDot_2 * SEqHatDot_2 + SEqHatDot_3 * SEqHatDot_3 + SEqHatDot_4 * SEqHatDot_4);
 800259e:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80025a2:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80025a6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80025aa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80025ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025b2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80025b6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80025ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025be:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80025c2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80025c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025ca:	ee17 0a90 	vmov	r0, s15
 80025ce:	f7fd ffbb 	bl	8000548 <__aeabi_f2d>
 80025d2:	4602      	mov	r2, r0
 80025d4:	460b      	mov	r3, r1
 80025d6:	ec43 2b10 	vmov	d0, r2, r3
 80025da:	f00a ffd7 	bl	800d58c <sqrt>
 80025de:	ec53 2b10 	vmov	r2, r3, d0
 80025e2:	4610      	mov	r0, r2
 80025e4:	4619      	mov	r1, r3
 80025e6:	f7fe fadf 	bl	8000ba8 <__aeabi_d2f>
 80025ea:	4603      	mov	r3, r0
 80025ec:	66bb      	str	r3, [r7, #104]	; 0x68
  SEqHatDot_1 /= norm;
 80025ee:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 80025f2:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 80025f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025fa:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
  SEqHatDot_2 /= norm;
 80025fe:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002602:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8002606:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800260a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
  SEqHatDot_3 /= norm;
 800260e:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8002612:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8002616:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800261a:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
  SEqHatDot_4 /= norm;
 800261e:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8002622:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8002626:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800262a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

  // Compute the quaternion derivative measured by gyroscopes
  SEqDot_omega_1 = -halfSEq_2 * w_x - halfSEq_3 * w_y - halfSEq_4 * w_z;
 800262e:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002632:	eeb1 7a67 	vneg.f32	s14, s15
 8002636:	edd7 7a07 	vldr	s15, [r7, #28]
 800263a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800263e:	edd7 6a1f 	vldr	s13, [r7, #124]	; 0x7c
 8002642:	edd7 7a06 	vldr	s15, [r7, #24]
 8002646:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800264a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800264e:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 8002652:	edd7 7a05 	vldr	s15, [r7, #20]
 8002656:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800265a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800265e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
  SEqDot_omega_2 = halfSEq_1 * w_x + halfSEq_3 * w_z - halfSEq_4 * w_y;
 8002662:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 8002666:	edd7 7a07 	vldr	s15, [r7, #28]
 800266a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800266e:	edd7 6a1f 	vldr	s13, [r7, #124]	; 0x7c
 8002672:	edd7 7a05 	vldr	s15, [r7, #20]
 8002676:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800267a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800267e:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 8002682:	edd7 7a06 	vldr	s15, [r7, #24]
 8002686:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800268a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800268e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
  SEqDot_omega_3 = halfSEq_1 * w_y - halfSEq_2 * w_z + halfSEq_4 * w_x;
 8002692:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 8002696:	edd7 7a06 	vldr	s15, [r7, #24]
 800269a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800269e:	edd7 6a20 	vldr	s13, [r7, #128]	; 0x80
 80026a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80026a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80026ae:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 80026b2:	edd7 7a07 	vldr	s15, [r7, #28]
 80026b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026be:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
  SEqDot_omega_4 = halfSEq_1 * w_z + halfSEq_2 * w_y - halfSEq_3 * w_x;
 80026c2:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 80026c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80026ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026ce:	edd7 6a20 	vldr	s13, [r7, #128]	; 0x80
 80026d2:	edd7 7a06 	vldr	s15, [r7, #24]
 80026d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026de:	edd7 6a1f 	vldr	s13, [r7, #124]	; 0x7c
 80026e2:	edd7 7a07 	vldr	s15, [r7, #28]
 80026e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026ee:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

  // Compute then integrate the estimated quaternion derivative
  SEq_1 += (SEqDot_omega_1 - (beta * SEqHatDot_1)) * deltat;
 80026f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80026f4:	f7fd ff28 	bl	8000548 <__aeabi_f2d>
 80026f8:	4604      	mov	r4, r0
 80026fa:	460d      	mov	r5, r1
 80026fc:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80026fe:	f7fd ff23 	bl	8000548 <__aeabi_f2d>
 8002702:	a305      	add	r3, pc, #20	; (adr r3, 8002718 <quaternionUpdate+0x3e0>)
 8002704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002708:	f7fd ff76 	bl	80005f8 <__aeabi_dmul>
 800270c:	4602      	mov	r2, r0
 800270e:	460b      	mov	r3, r1
 8002710:	e00e      	b.n	8002730 <quaternionUpdate+0x3f8>
 8002712:	bf00      	nop
 8002714:	f3af 8000 	nop.w
 8002718:	5a6bac7d 	.word	0x5a6bac7d
 800271c:	3f8ef49c 	.word	0x3f8ef49c
 8002720:	20000058 	.word	0x20000058
 8002724:	200006b4 	.word	0x200006b4
 8002728:	200006b8 	.word	0x200006b8
 800272c:	200006bc 	.word	0x200006bc
 8002730:	4620      	mov	r0, r4
 8002732:	4629      	mov	r1, r5
 8002734:	f7fd fda8 	bl	8000288 <__aeabi_dsub>
 8002738:	4602      	mov	r2, r0
 800273a:	460b      	mov	r3, r1
 800273c:	4614      	mov	r4, r2
 800273e:	461d      	mov	r5, r3
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f7fd ff01 	bl	8000548 <__aeabi_f2d>
 8002746:	4602      	mov	r2, r0
 8002748:	460b      	mov	r3, r1
 800274a:	4620      	mov	r0, r4
 800274c:	4629      	mov	r1, r5
 800274e:	f7fd ff53 	bl	80005f8 <__aeabi_dmul>
 8002752:	4602      	mov	r2, r0
 8002754:	460b      	mov	r3, r1
 8002756:	4614      	mov	r4, r2
 8002758:	461d      	mov	r5, r3
 800275a:	4b93      	ldr	r3, [pc, #588]	; (80029a8 <quaternionUpdate+0x670>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4618      	mov	r0, r3
 8002760:	f7fd fef2 	bl	8000548 <__aeabi_f2d>
 8002764:	4602      	mov	r2, r0
 8002766:	460b      	mov	r3, r1
 8002768:	4620      	mov	r0, r4
 800276a:	4629      	mov	r1, r5
 800276c:	f7fd fd8e 	bl	800028c <__adddf3>
 8002770:	4602      	mov	r2, r0
 8002772:	460b      	mov	r3, r1
 8002774:	4610      	mov	r0, r2
 8002776:	4619      	mov	r1, r3
 8002778:	f7fe fa16 	bl	8000ba8 <__aeabi_d2f>
 800277c:	4603      	mov	r3, r0
 800277e:	4a8a      	ldr	r2, [pc, #552]	; (80029a8 <quaternionUpdate+0x670>)
 8002780:	6013      	str	r3, [r2, #0]
  SEq_2 += (SEqDot_omega_2 - (beta * SEqHatDot_2)) * deltat;
 8002782:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002784:	f7fd fee0 	bl	8000548 <__aeabi_f2d>
 8002788:	4604      	mov	r4, r0
 800278a:	460d      	mov	r5, r1
 800278c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800278e:	f7fd fedb 	bl	8000548 <__aeabi_f2d>
 8002792:	a383      	add	r3, pc, #524	; (adr r3, 80029a0 <quaternionUpdate+0x668>)
 8002794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002798:	f7fd ff2e 	bl	80005f8 <__aeabi_dmul>
 800279c:	4602      	mov	r2, r0
 800279e:	460b      	mov	r3, r1
 80027a0:	4620      	mov	r0, r4
 80027a2:	4629      	mov	r1, r5
 80027a4:	f7fd fd70 	bl	8000288 <__aeabi_dsub>
 80027a8:	4602      	mov	r2, r0
 80027aa:	460b      	mov	r3, r1
 80027ac:	4614      	mov	r4, r2
 80027ae:	461d      	mov	r5, r3
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f7fd fec9 	bl	8000548 <__aeabi_f2d>
 80027b6:	4602      	mov	r2, r0
 80027b8:	460b      	mov	r3, r1
 80027ba:	4620      	mov	r0, r4
 80027bc:	4629      	mov	r1, r5
 80027be:	f7fd ff1b 	bl	80005f8 <__aeabi_dmul>
 80027c2:	4602      	mov	r2, r0
 80027c4:	460b      	mov	r3, r1
 80027c6:	4614      	mov	r4, r2
 80027c8:	461d      	mov	r5, r3
 80027ca:	4b78      	ldr	r3, [pc, #480]	; (80029ac <quaternionUpdate+0x674>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7fd feba 	bl	8000548 <__aeabi_f2d>
 80027d4:	4602      	mov	r2, r0
 80027d6:	460b      	mov	r3, r1
 80027d8:	4620      	mov	r0, r4
 80027da:	4629      	mov	r1, r5
 80027dc:	f7fd fd56 	bl	800028c <__adddf3>
 80027e0:	4602      	mov	r2, r0
 80027e2:	460b      	mov	r3, r1
 80027e4:	4610      	mov	r0, r2
 80027e6:	4619      	mov	r1, r3
 80027e8:	f7fe f9de 	bl	8000ba8 <__aeabi_d2f>
 80027ec:	4603      	mov	r3, r0
 80027ee:	4a6f      	ldr	r2, [pc, #444]	; (80029ac <quaternionUpdate+0x674>)
 80027f0:	6013      	str	r3, [r2, #0]
  SEq_3 += (SEqDot_omega_3 - (beta * SEqHatDot_3)) * deltat;
 80027f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80027f4:	f7fd fea8 	bl	8000548 <__aeabi_f2d>
 80027f8:	4604      	mov	r4, r0
 80027fa:	460d      	mov	r5, r1
 80027fc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80027fe:	f7fd fea3 	bl	8000548 <__aeabi_f2d>
 8002802:	a367      	add	r3, pc, #412	; (adr r3, 80029a0 <quaternionUpdate+0x668>)
 8002804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002808:	f7fd fef6 	bl	80005f8 <__aeabi_dmul>
 800280c:	4602      	mov	r2, r0
 800280e:	460b      	mov	r3, r1
 8002810:	4620      	mov	r0, r4
 8002812:	4629      	mov	r1, r5
 8002814:	f7fd fd38 	bl	8000288 <__aeabi_dsub>
 8002818:	4602      	mov	r2, r0
 800281a:	460b      	mov	r3, r1
 800281c:	4614      	mov	r4, r2
 800281e:	461d      	mov	r5, r3
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f7fd fe91 	bl	8000548 <__aeabi_f2d>
 8002826:	4602      	mov	r2, r0
 8002828:	460b      	mov	r3, r1
 800282a:	4620      	mov	r0, r4
 800282c:	4629      	mov	r1, r5
 800282e:	f7fd fee3 	bl	80005f8 <__aeabi_dmul>
 8002832:	4602      	mov	r2, r0
 8002834:	460b      	mov	r3, r1
 8002836:	4614      	mov	r4, r2
 8002838:	461d      	mov	r5, r3
 800283a:	4b5d      	ldr	r3, [pc, #372]	; (80029b0 <quaternionUpdate+0x678>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4618      	mov	r0, r3
 8002840:	f7fd fe82 	bl	8000548 <__aeabi_f2d>
 8002844:	4602      	mov	r2, r0
 8002846:	460b      	mov	r3, r1
 8002848:	4620      	mov	r0, r4
 800284a:	4629      	mov	r1, r5
 800284c:	f7fd fd1e 	bl	800028c <__adddf3>
 8002850:	4602      	mov	r2, r0
 8002852:	460b      	mov	r3, r1
 8002854:	4610      	mov	r0, r2
 8002856:	4619      	mov	r1, r3
 8002858:	f7fe f9a6 	bl	8000ba8 <__aeabi_d2f>
 800285c:	4603      	mov	r3, r0
 800285e:	4a54      	ldr	r2, [pc, #336]	; (80029b0 <quaternionUpdate+0x678>)
 8002860:	6013      	str	r3, [r2, #0]
  SEq_4 += (SEqDot_omega_4 - (beta * SEqHatDot_4)) * deltat;
 8002862:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002864:	f7fd fe70 	bl	8000548 <__aeabi_f2d>
 8002868:	4604      	mov	r4, r0
 800286a:	460d      	mov	r5, r1
 800286c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800286e:	f7fd fe6b 	bl	8000548 <__aeabi_f2d>
 8002872:	a34b      	add	r3, pc, #300	; (adr r3, 80029a0 <quaternionUpdate+0x668>)
 8002874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002878:	f7fd febe 	bl	80005f8 <__aeabi_dmul>
 800287c:	4602      	mov	r2, r0
 800287e:	460b      	mov	r3, r1
 8002880:	4620      	mov	r0, r4
 8002882:	4629      	mov	r1, r5
 8002884:	f7fd fd00 	bl	8000288 <__aeabi_dsub>
 8002888:	4602      	mov	r2, r0
 800288a:	460b      	mov	r3, r1
 800288c:	4614      	mov	r4, r2
 800288e:	461d      	mov	r5, r3
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f7fd fe59 	bl	8000548 <__aeabi_f2d>
 8002896:	4602      	mov	r2, r0
 8002898:	460b      	mov	r3, r1
 800289a:	4620      	mov	r0, r4
 800289c:	4629      	mov	r1, r5
 800289e:	f7fd feab 	bl	80005f8 <__aeabi_dmul>
 80028a2:	4602      	mov	r2, r0
 80028a4:	460b      	mov	r3, r1
 80028a6:	4614      	mov	r4, r2
 80028a8:	461d      	mov	r5, r3
 80028aa:	4b42      	ldr	r3, [pc, #264]	; (80029b4 <quaternionUpdate+0x67c>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7fd fe4a 	bl	8000548 <__aeabi_f2d>
 80028b4:	4602      	mov	r2, r0
 80028b6:	460b      	mov	r3, r1
 80028b8:	4620      	mov	r0, r4
 80028ba:	4629      	mov	r1, r5
 80028bc:	f7fd fce6 	bl	800028c <__adddf3>
 80028c0:	4602      	mov	r2, r0
 80028c2:	460b      	mov	r3, r1
 80028c4:	4610      	mov	r0, r2
 80028c6:	4619      	mov	r1, r3
 80028c8:	f7fe f96e 	bl	8000ba8 <__aeabi_d2f>
 80028cc:	4603      	mov	r3, r0
 80028ce:	4a39      	ldr	r2, [pc, #228]	; (80029b4 <quaternionUpdate+0x67c>)
 80028d0:	6013      	str	r3, [r2, #0]

  // Normalize quaternion
  norm = sqrt(SEq_1 * SEq_1 + SEq_2 * SEq_2 + SEq_3 * SEq_3 + SEq_4 * SEq_4);
 80028d2:	4b35      	ldr	r3, [pc, #212]	; (80029a8 <quaternionUpdate+0x670>)
 80028d4:	ed93 7a00 	vldr	s14, [r3]
 80028d8:	4b33      	ldr	r3, [pc, #204]	; (80029a8 <quaternionUpdate+0x670>)
 80028da:	edd3 7a00 	vldr	s15, [r3]
 80028de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028e2:	4b32      	ldr	r3, [pc, #200]	; (80029ac <quaternionUpdate+0x674>)
 80028e4:	edd3 6a00 	vldr	s13, [r3]
 80028e8:	4b30      	ldr	r3, [pc, #192]	; (80029ac <quaternionUpdate+0x674>)
 80028ea:	edd3 7a00 	vldr	s15, [r3]
 80028ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028f6:	4b2e      	ldr	r3, [pc, #184]	; (80029b0 <quaternionUpdate+0x678>)
 80028f8:	edd3 6a00 	vldr	s13, [r3]
 80028fc:	4b2c      	ldr	r3, [pc, #176]	; (80029b0 <quaternionUpdate+0x678>)
 80028fe:	edd3 7a00 	vldr	s15, [r3]
 8002902:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002906:	ee37 7a27 	vadd.f32	s14, s14, s15
 800290a:	4b2a      	ldr	r3, [pc, #168]	; (80029b4 <quaternionUpdate+0x67c>)
 800290c:	edd3 6a00 	vldr	s13, [r3]
 8002910:	4b28      	ldr	r3, [pc, #160]	; (80029b4 <quaternionUpdate+0x67c>)
 8002912:	edd3 7a00 	vldr	s15, [r3]
 8002916:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800291a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800291e:	ee17 0a90 	vmov	r0, s15
 8002922:	f7fd fe11 	bl	8000548 <__aeabi_f2d>
 8002926:	4602      	mov	r2, r0
 8002928:	460b      	mov	r3, r1
 800292a:	ec43 2b10 	vmov	d0, r2, r3
 800292e:	f00a fe2d 	bl	800d58c <sqrt>
 8002932:	ec53 2b10 	vmov	r2, r3, d0
 8002936:	4610      	mov	r0, r2
 8002938:	4619      	mov	r1, r3
 800293a:	f7fe f935 	bl	8000ba8 <__aeabi_d2f>
 800293e:	4603      	mov	r3, r0
 8002940:	66bb      	str	r3, [r7, #104]	; 0x68
  SEq_1 /= norm;
 8002942:	4b19      	ldr	r3, [pc, #100]	; (80029a8 <quaternionUpdate+0x670>)
 8002944:	edd3 6a00 	vldr	s13, [r3]
 8002948:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 800294c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002950:	4b15      	ldr	r3, [pc, #84]	; (80029a8 <quaternionUpdate+0x670>)
 8002952:	edc3 7a00 	vstr	s15, [r3]
  SEq_2 /= norm;
 8002956:	4b15      	ldr	r3, [pc, #84]	; (80029ac <quaternionUpdate+0x674>)
 8002958:	edd3 6a00 	vldr	s13, [r3]
 800295c:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8002960:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002964:	4b11      	ldr	r3, [pc, #68]	; (80029ac <quaternionUpdate+0x674>)
 8002966:	edc3 7a00 	vstr	s15, [r3]
  SEq_3 /= norm;
 800296a:	4b11      	ldr	r3, [pc, #68]	; (80029b0 <quaternionUpdate+0x678>)
 800296c:	edd3 6a00 	vldr	s13, [r3]
 8002970:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8002974:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002978:	4b0d      	ldr	r3, [pc, #52]	; (80029b0 <quaternionUpdate+0x678>)
 800297a:	edc3 7a00 	vstr	s15, [r3]
  SEq_4 /= norm;
 800297e:	4b0d      	ldr	r3, [pc, #52]	; (80029b4 <quaternionUpdate+0x67c>)
 8002980:	edd3 6a00 	vldr	s13, [r3]
 8002984:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8002988:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800298c:	4b09      	ldr	r3, [pc, #36]	; (80029b4 <quaternionUpdate+0x67c>)
 800298e:	edc3 7a00 	vstr	s15, [r3]
}
 8002992:	bf00      	nop
 8002994:	3788      	adds	r7, #136	; 0x88
 8002996:	46bd      	mov	sp, r7
 8002998:	bdb0      	pop	{r4, r5, r7, pc}
 800299a:	bf00      	nop
 800299c:	f3af 8000 	nop.w
 80029a0:	5a6bac7d 	.word	0x5a6bac7d
 80029a4:	3f8ef49c 	.word	0x3f8ef49c
 80029a8:	20000058 	.word	0x20000058
 80029ac:	200006b4 	.word	0x200006b4
 80029b0:	200006b8 	.word	0x200006b8
 80029b4:	200006bc 	.word	0x200006bc

080029b8 <_Z41__static_initialization_and_destruction_0ii>:
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d125      	bne.n	8002a14 <_Z41__static_initialization_and_destruction_0ii+0x5c>
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d120      	bne.n	8002a14 <_Z41__static_initialization_and_destruction_0ii+0x5c>
		.mailbox = { .queue = NULL } };
 80029d2:	4b1b      	ldr	r3, [pc, #108]	; (8002a40 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a1b      	ldr	r2, [pc, #108]	; (8002a44 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 80029d8:	6013      	str	r3, [r2, #0]
osMessageQueueId_t ctrlQueue = osMessageQueueNew(10, sizeof(AppParser::MOTION_PKT_t), NULL);
 80029da:	2200      	movs	r2, #0
 80029dc:	210c      	movs	r1, #12
 80029de:	200a      	movs	r0, #10
 80029e0:	f007 fed7 	bl	800a792 <osMessageQueueNew>
 80029e4:	4603      	mov	r3, r0
 80029e6:	4a18      	ldr	r2, [pc, #96]	; (8002a48 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 80029e8:	6013      	str	r3, [r2, #0]
		.mailbox = { .queue = ctrlQueue } };
 80029ea:	4b18      	ldr	r3, [pc, #96]	; (8002a4c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a18      	ldr	r2, [pc, #96]	; (8002a50 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 80029f0:	6013      	str	r3, [r2, #0]
 80029f2:	4b15      	ldr	r3, [pc, #84]	; (8002a48 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a16      	ldr	r2, [pc, #88]	; (8002a50 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 80029f8:	6293      	str	r3, [r2, #40]	; 0x28
AppMotion::MotionController controller(&ctrlCtx);
 80029fa:	4915      	ldr	r1, [pc, #84]	; (8002a50 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 80029fc:	4815      	ldr	r0, [pc, #84]	; (8002a54 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80029fe:	f000 f83f 	bl	8002a80 <_ZN9AppMotion16MotionControllerC1EP5u_ctx>
AppParser::Processor processor(&procCtx, &ctrlCtx);
 8002a02:	4a13      	ldr	r2, [pc, #76]	; (8002a50 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8002a04:	490f      	ldr	r1, [pc, #60]	; (8002a44 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002a06:	4814      	ldr	r0, [pc, #80]	; (8002a58 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8002a08:	f000 fb9c 	bl	8003144 <_ZN9AppParser9ProcessorC1EP5u_ctxS2_>
AppParser::Listener listener(&procCtx);
 8002a0c:	490d      	ldr	r1, [pc, #52]	; (8002a44 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002a0e:	4813      	ldr	r0, [pc, #76]	; (8002a5c <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8002a10:	f000 fb57 	bl	80030c2 <_ZN9AppParser8ListenerC1EP5u_ctx>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d10d      	bne.n	8002a36 <_Z41__static_initialization_and_destruction_0ii+0x7e>
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d108      	bne.n	8002a36 <_Z41__static_initialization_and_destruction_0ii+0x7e>
 8002a24:	480d      	ldr	r0, [pc, #52]	; (8002a5c <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8002a26:	f000 fb5b 	bl	80030e0 <_ZN9AppParser8ListenerD1Ev>
AppParser::Processor processor(&procCtx, &ctrlCtx);
 8002a2a:	480b      	ldr	r0, [pc, #44]	; (8002a58 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8002a2c:	f000 fba4 	bl	8003178 <_ZN9AppParser9ProcessorD1Ev>
AppMotion::MotionController controller(&ctrlCtx);
 8002a30:	4808      	ldr	r0, [pc, #32]	; (8002a54 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8002a32:	f7ff fa31 	bl	8001e98 <_ZN9AppMotion16MotionControllerD1Ev>
}
 8002a36:	bf00      	nop
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	20000688 	.word	0x20000688
 8002a44:	20000000 	.word	0x20000000
 8002a48:	20000694 	.word	0x20000694
 8002a4c:	2000068c 	.word	0x2000068c
 8002a50:	2000002c 	.word	0x2000002c
 8002a54:	20000698 	.word	0x20000698
 8002a58:	200006a8 	.word	0x200006a8
 8002a5c:	200006b0 	.word	0x200006b0

08002a60 <_GLOBAL__sub_I_sensor_data>:
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002a68:	2001      	movs	r0, #1
 8002a6a:	f7ff ffa5 	bl	80029b8 <_Z41__static_initialization_and_destruction_0ii>
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <_GLOBAL__sub_D_sensor_data>:
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002a78:	2000      	movs	r0, #0
 8002a7a:	f7ff ff9d 	bl	80029b8 <_Z41__static_initialization_and_destruction_0ii>
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <_ZN9AppMotion16MotionControllerC1EP5u_ctx>:
#include <cstdio>
#include <cstring>

namespace AppMotion {

MotionController::MotionController(u_ctx *ctx) {
 8002a80:	b590      	push	{r4, r7, lr}
 8002a82:	b087      	sub	sp, #28
 8002a84:	af04      	add	r7, sp, #16
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
	this->ctx = ctx;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	683a      	ldr	r2, [r7, #0]
 8002a8e:	601a      	str	r2, [r3, #0]
	/* Instantiate the physical devices */

	this->servo = new Servo(&htim1, TIM_CHANNEL_1, CENTER_POS_PWM - LEFT_DELTA,
			CENTER_POS_PWM + RIGHT_DELTA, CENTER_POS_PWM);
 8002a90:	2018      	movs	r0, #24
 8002a92:	f00a fccb 	bl	800d42c <_Znwj>
 8002a96:	4603      	mov	r3, r0
 8002a98:	461c      	mov	r4, r3
 8002a9a:	2399      	movs	r3, #153	; 0x99
 8002a9c:	9301      	str	r3, [sp, #4]
 8002a9e:	23f3      	movs	r3, #243	; 0xf3
 8002aa0:	9300      	str	r3, [sp, #0]
 8002aa2:	2371      	movs	r3, #113	; 0x71
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	491b      	ldr	r1, [pc, #108]	; (8002b14 <_ZN9AppMotion16MotionControllerC1EP5u_ctx+0x94>)
 8002aa8:	4620      	mov	r0, r4
 8002aaa:	f000 f9f5 	bl	8002e98 <_ZN9AppMotion5ServoC1EP17TIM_HandleTypeDefmmmm>
	this->servo = new Servo(&htim1, TIM_CHANNEL_1, CENTER_POS_PWM - LEFT_DELTA,
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	60dc      	str	r4, [r3, #12]
	this->lmotor = new Motor(&htim8, TIM_CHANNEL_1, GPIOA, GPIOA, GPIO_PIN_5, GPIO_PIN_4,
			7199);
 8002ab2:	2018      	movs	r0, #24
 8002ab4:	f00a fcba 	bl	800d42c <_Znwj>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	461c      	mov	r4, r3
 8002abc:	f641 431f 	movw	r3, #7199	; 0x1c1f
 8002ac0:	9303      	str	r3, [sp, #12]
 8002ac2:	2310      	movs	r3, #16
 8002ac4:	9302      	str	r3, [sp, #8]
 8002ac6:	2320      	movs	r3, #32
 8002ac8:	9301      	str	r3, [sp, #4]
 8002aca:	4b13      	ldr	r3, [pc, #76]	; (8002b18 <_ZN9AppMotion16MotionControllerC1EP5u_ctx+0x98>)
 8002acc:	9300      	str	r3, [sp, #0]
 8002ace:	4b12      	ldr	r3, [pc, #72]	; (8002b18 <_ZN9AppMotion16MotionControllerC1EP5u_ctx+0x98>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	4912      	ldr	r1, [pc, #72]	; (8002b1c <_ZN9AppMotion16MotionControllerC1EP5u_ctx+0x9c>)
 8002ad4:	4620      	mov	r0, r4
 8002ad6:	f000 fa31 	bl	8002f3c <_ZN9AppMotion5MotorC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefS4_ttm>
	this->lmotor = new Motor(&htim8, TIM_CHANNEL_1, GPIOA, GPIOA, GPIO_PIN_5, GPIO_PIN_4,
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	605c      	str	r4, [r3, #4]
	this->rmotor = new Motor(&htim8, TIM_CHANNEL_2, GPIOA, GPIOA, GPIO_PIN_2, GPIO_PIN_3,
			7199);
 8002ade:	2018      	movs	r0, #24
 8002ae0:	f00a fca4 	bl	800d42c <_Znwj>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	461c      	mov	r4, r3
 8002ae8:	f641 431f 	movw	r3, #7199	; 0x1c1f
 8002aec:	9303      	str	r3, [sp, #12]
 8002aee:	2308      	movs	r3, #8
 8002af0:	9302      	str	r3, [sp, #8]
 8002af2:	2304      	movs	r3, #4
 8002af4:	9301      	str	r3, [sp, #4]
 8002af6:	4b08      	ldr	r3, [pc, #32]	; (8002b18 <_ZN9AppMotion16MotionControllerC1EP5u_ctx+0x98>)
 8002af8:	9300      	str	r3, [sp, #0]
 8002afa:	4b07      	ldr	r3, [pc, #28]	; (8002b18 <_ZN9AppMotion16MotionControllerC1EP5u_ctx+0x98>)
 8002afc:	2204      	movs	r2, #4
 8002afe:	4907      	ldr	r1, [pc, #28]	; (8002b1c <_ZN9AppMotion16MotionControllerC1EP5u_ctx+0x9c>)
 8002b00:	4620      	mov	r0, r4
 8002b02:	f000 fa1b 	bl	8002f3c <_ZN9AppMotion5MotorC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefS4_ttm>
	this->rmotor = new Motor(&htim8, TIM_CHANNEL_2, GPIOA, GPIOA, GPIO_PIN_2, GPIO_PIN_3,
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	609c      	str	r4, [r3, #8]

}
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd90      	pop	{r4, r7, pc}
 8002b14:	200007d0 	.word	0x200007d0
 8002b18:	40020000 	.word	0x40020000
 8002b1c:	200008a8 	.word	0x200008a8

08002b20 <_ZN9AppMotion16MotionController5startEv>:

void MotionController::start(void) {
 8002b20:	b590      	push	{r4, r7, lr}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]


	instance_wrapper *wrapper_instance = new instance_wrapper();
 8002b28:	2008      	movs	r0, #8
 8002b2a:	f00a fc7f 	bl	800d42c <_Znwj>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2200      	movs	r2, #0
 8002b32:	601a      	str	r2, [r3, #0]
 8002b34:	2200      	movs	r2, #0
 8002b36:	605a      	str	r2, [r3, #4]
 8002b38:	60fb      	str	r3, [r7, #12]
	wrapper_instance->ctx = ctx;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	601a      	str	r2, [r3, #0]
	wrapper_instance->i = this;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	605a      	str	r2, [r3, #4]
	this->ctx->runner = osThreadNew(
			(osThreadFunc_t) MotionController::motionTask, wrapper_instance,
			&(ctx->attr));
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	1d1a      	adds	r2, r3, #4
	this->ctx->runner = osThreadNew(
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681c      	ldr	r4, [r3, #0]
 8002b52:	68f9      	ldr	r1, [r7, #12]
 8002b54:	4804      	ldr	r0, [pc, #16]	; (8002b68 <_ZN9AppMotion16MotionController5startEv+0x48>)
 8002b56:	f007 fd4d 	bl	800a5f4 <osThreadNew>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	6023      	str	r3, [r4, #0]
	return;
 8002b5e:	bf00      	nop
}
 8002b60:	3714      	adds	r7, #20
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd90      	pop	{r4, r7, pc}
 8002b66:	bf00      	nop
 8002b68:	08002b6d 	.word	0x08002b6d

08002b6c <_ZN9AppMotion16MotionController10motionTaskEPv>:

void MotionController::motionTask(void *pv) {
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b090      	sub	sp, #64	; 0x40
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]

	// workaround section START
	instance_wrapper *wrapper = static_cast<instance_wrapper*>(pv);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	63fb      	str	r3, [r7, #60]	; 0x3c
	u_ctx *ctx = wrapper->ctx;
 8002b78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	63bb      	str	r3, [r7, #56]	; 0x38
	MotionController *self = wrapper->i;
 8002b7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	637b      	str	r3, [r7, #52]	; 0x34

	Motor *lmotor = self->lmotor;
 8002b84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	633b      	str	r3, [r7, #48]	; 0x30
	Motor *rmotor = self->rmotor;
 8002b8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
	Servo *servo = self->servo;
 8002b90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	62bb      	str	r3, [r7, #40]	; 0x28

	/* workaround section END. henceforth refer to any "this" as "self" */
	for (;;) {
		osDelay(50);
 8002b96:	2032      	movs	r0, #50	; 0x32
 8002b98:	f007 fde0 	bl	800a75c <osDelay>
		is_task_alive_struct.motn = true;
 8002b9c:	4b2f      	ldr	r3, [pc, #188]	; (8002c5c <_ZN9AppMotion16MotionController10motionTaskEPv+0xf0>)
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	70da      	strb	r2, [r3, #3]

		//osThreadYield();
		if (osMessageQueueGetCount(ctx->mailbox.queue) > 0) {
 8002ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f007 ff24 	bl	800a9f4 <osMessageQueueGetCount>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	bf14      	ite	ne
 8002bb2:	2301      	movne	r3, #1
 8002bb4:	2300      	moveq	r3, #0
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d049      	beq.n	8002c50 <_ZN9AppMotion16MotionController10motionTaskEPv+0xe4>
			AppParser::MOTION_PKT_t pkt;
			osMessageQueueGet(ctx->mailbox.queue, &pkt, 0, 5);
 8002bbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bbe:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002bc0:	f107 011c 	add.w	r1, r7, #28
 8002bc4:	2305      	movs	r3, #5
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f007 feb6 	bl	800a938 <osMessageQueueGet>
			char buffer[20] = { 0 };
 8002bcc:	2300      	movs	r3, #0
 8002bce:	60bb      	str	r3, [r7, #8]
 8002bd0:	f107 030c 	add.w	r3, r7, #12
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	601a      	str	r2, [r3, #0]
 8002bd8:	605a      	str	r2, [r3, #4]
 8002bda:	609a      	str	r2, [r3, #8]
 8002bdc:	60da      	str	r2, [r3, #12]
			sprintf((char*) &buffer, "cmd:%ld, arg:%ld\r\n", (uint32_t) pkt.cmd,
 8002bde:	69fa      	ldr	r2, [r7, #28]
 8002be0:	6a3b      	ldr	r3, [r7, #32]
 8002be2:	f107 0008 	add.w	r0, r7, #8
 8002be6:	491e      	ldr	r1, [pc, #120]	; (8002c60 <_ZN9AppMotion16MotionController10motionTaskEPv+0xf4>)
 8002be8:	f00c fe3a 	bl	800f860 <siprintf>
					pkt.arg);
			//HAL_UART_Transmit(&huart3, (uint8_t*) buffer, sizeof(buffer), 10);
			if (pkt.cmd == AppParser::MOTION_CMD::MOVE_FWD) {
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d11b      	bne.n	8002c2a <_ZN9AppMotion16MotionController10motionTaskEPv+0xbe>
				servo->turnFront();
 8002bf2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002bf4:	f000 f991 	bl	8002f1a <_ZN9AppMotion5Servo9turnFrontEv>
				lmotor->setSpeed(30);
 8002bf8:	211e      	movs	r1, #30
 8002bfa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002bfc:	f000 f9c4 	bl	8002f88 <_ZN9AppMotion5Motor8setSpeedEm>
				rmotor->setSpeed(30);
 8002c00:	211e      	movs	r1, #30
 8002c02:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002c04:	f000 f9c0 	bl	8002f88 <_ZN9AppMotion5Motor8setSpeedEm>
				lmotor->setForward();
 8002c08:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c0a:	f000 fa2a 	bl	8003062 <_ZN9AppMotion5Motor10setForwardEv>
				rmotor->setForward();
 8002c0e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002c10:	f000 fa27 	bl	8003062 <_ZN9AppMotion5Motor10setForwardEv>
				osDelay(500); // replace delay with tachometer count down
 8002c14:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002c18:	f007 fda0 	bl	800a75c <osDelay>
				lmotor->halt();
 8002c1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c1e:	f000 f9f3 	bl	8003008 <_ZN9AppMotion5Motor4haltEv>
				rmotor->halt();
 8002c22:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002c24:	f000 f9f0 	bl	8003008 <_ZN9AppMotion5Motor4haltEv>
 8002c28:	e012      	b.n	8002c50 <_ZN9AppMotion16MotionController10motionTaskEPv+0xe4>
			} else if (pkt.cmd == AppParser::MOTION_CMD::MOVE_LEFT_FWD) {
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	2b03      	cmp	r3, #3
 8002c2e:	d106      	bne.n	8002c3e <_ZN9AppMotion16MotionController10motionTaskEPv+0xd2>
				self->turn(false, true, pkt.arg);
 8002c30:	6a3b      	ldr	r3, [r7, #32]
 8002c32:	2201      	movs	r2, #1
 8002c34:	2100      	movs	r1, #0
 8002c36:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002c38:	f000 f816 	bl	8002c68 <_ZN9AppMotion16MotionController4turnEbbm>
 8002c3c:	e008      	b.n	8002c50 <_ZN9AppMotion16MotionController10motionTaskEPv+0xe4>

			} else if (pkt.cmd == AppParser::MOTION_CMD::MOVE_RIGHT_FWD)
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d105      	bne.n	8002c50 <_ZN9AppMotion16MotionController10motionTaskEPv+0xe4>
				self->turn(true, true, pkt.arg);
 8002c44:	6a3b      	ldr	r3, [r7, #32]
 8002c46:	2201      	movs	r2, #1
 8002c48:	2101      	movs	r1, #1
 8002c4a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002c4c:	f000 f80c 	bl	8002c68 <_ZN9AppMotion16MotionController4turnEbbm>
		}
		HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_10);
 8002c50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c54:	4803      	ldr	r0, [pc, #12]	; (8002c64 <_ZN9AppMotion16MotionController10motionTaskEPv+0xf8>)
 8002c56:	f003 f9fc 	bl	8006052 <HAL_GPIO_TogglePin>

	}
 8002c5a:	e79c      	b.n	8002b96 <_ZN9AppMotion16MotionController10motionTaskEPv+0x2a>
 8002c5c:	20000680 	.word	0x20000680
 8002c60:	08011b78 	.word	0x08011b78
 8002c64:	40021000 	.word	0x40021000

08002c68 <_ZN9AppMotion16MotionController4turnEbbm>:
}

void MotionController::turn(bool isRight, bool isFwd, uint32_t arg) {
 8002c68:	b5b0      	push	{r4, r5, r7, lr}
 8002c6a:	ed2d 8b02 	vpush	{d8}
 8002c6e:	b090      	sub	sp, #64	; 0x40
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	60f8      	str	r0, [r7, #12]
 8002c74:	607b      	str	r3, [r7, #4]
 8002c76:	460b      	mov	r3, r1
 8002c78:	72fb      	strb	r3, [r7, #11]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	72bb      	strb	r3, [r7, #10]
	isRight ? servo->turnRight() : servo->turnLeft();
 8002c7e:	7afb      	ldrb	r3, [r7, #11]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d005      	beq.n	8002c90 <_ZN9AppMotion16MotionController4turnEbbm+0x28>
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f000 f935 	bl	8002ef8 <_ZN9AppMotion5Servo9turnRightEv>
 8002c8e:	e004      	b.n	8002c9a <_ZN9AppMotion16MotionController4turnEbbm+0x32>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	4618      	mov	r0, r3
 8002c96:	f000 f91e 	bl	8002ed6 <_ZN9AppMotion5Servo8turnLeftEv>

	isFwd ? lmotor->setForward() : lmotor->setBackward();
 8002c9a:	7abb      	ldrb	r3, [r7, #10]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d005      	beq.n	8002cac <_ZN9AppMotion16MotionController4turnEbbm+0x44>
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f000 f9dc 	bl	8003062 <_ZN9AppMotion5Motor10setForwardEv>
 8002caa:	e004      	b.n	8002cb6 <_ZN9AppMotion16MotionController4turnEbbm+0x4e>
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f000 f9ee 	bl	8003092 <_ZN9AppMotion5Motor11setBackwardEv>
	isFwd ? rmotor->setForward() : rmotor->setBackward();
 8002cb6:	7abb      	ldrb	r3, [r7, #10]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d005      	beq.n	8002cc8 <_ZN9AppMotion16MotionController4turnEbbm+0x60>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f000 f9ce 	bl	8003062 <_ZN9AppMotion5Motor10setForwardEv>
 8002cc6:	e004      	b.n	8002cd2 <_ZN9AppMotion16MotionController4turnEbbm+0x6a>
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f000 f9e0 	bl	8003092 <_ZN9AppMotion5Motor11setBackwardEv>
	isRight ? lmotor->setSpeed(50) : lmotor->setSpeed(10);
 8002cd2:	7afb      	ldrb	r3, [r7, #11]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d006      	beq.n	8002ce6 <_ZN9AppMotion16MotionController4turnEbbm+0x7e>
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	2132      	movs	r1, #50	; 0x32
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f000 f952 	bl	8002f88 <_ZN9AppMotion5Motor8setSpeedEm>
 8002ce4:	e005      	b.n	8002cf2 <_ZN9AppMotion16MotionController4turnEbbm+0x8a>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	210a      	movs	r1, #10
 8002cec:	4618      	mov	r0, r3
 8002cee:	f000 f94b 	bl	8002f88 <_ZN9AppMotion5Motor8setSpeedEm>
	isRight ? rmotor->setSpeed(10) : rmotor->setSpeed(50);
 8002cf2:	7afb      	ldrb	r3, [r7, #11]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d006      	beq.n	8002d06 <_ZN9AppMotion16MotionController4turnEbbm+0x9e>
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	210a      	movs	r1, #10
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f000 f942 	bl	8002f88 <_ZN9AppMotion5Motor8setSpeedEm>
 8002d04:	e005      	b.n	8002d12 <_ZN9AppMotion16MotionController4turnEbbm+0xaa>
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	2132      	movs	r1, #50	; 0x32
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f000 f93b 	bl	8002f88 <_ZN9AppMotion5Motor8setSpeedEm>
	uint32_t timeNow = HAL_GetTick();
 8002d12:	f001 fed5 	bl	8004ac0 <HAL_GetTick>
 8002d16:	63f8      	str	r0, [r7, #60]	; 0x3c
	uint8_t buf[30] = { 0 };
 8002d18:	2300      	movs	r3, #0
 8002d1a:	617b      	str	r3, [r7, #20]
 8002d1c:	f107 0318 	add.w	r3, r7, #24
 8002d20:	2200      	movs	r2, #0
 8002d22:	601a      	str	r2, [r3, #0]
 8002d24:	605a      	str	r2, [r3, #4]
 8002d26:	609a      	str	r2, [r3, #8]
 8002d28:	60da      	str	r2, [r3, #12]
 8002d2a:	611a      	str	r2, [r3, #16]
 8002d2c:	615a      	str	r2, [r3, #20]
 8002d2e:	831a      	strh	r2, [r3, #24]
	float target = (float) arg;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	ee07 3a90 	vmov	s15, r3
 8002d36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d3a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	float angle = 0;
 8002d3e:	f04f 0300 	mov.w	r3, #0
 8002d42:	63bb      	str	r3, [r7, #56]	; 0x38
	do { // TODO CHANGE TO QUATERNION YAW

		angle += sensor_data.imu->gyro[2] * (HAL_GetTick() - timeNow) * 0.001;
 8002d44:	4b4a      	ldr	r3, [pc, #296]	; (8002e70 <_ZN9AppMotion16MotionController4turnEbbm+0x208>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	ed93 8a06 	vldr	s16, [r3, #24]
 8002d4c:	f001 feb8 	bl	8004ac0 <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	ee07 3a90 	vmov	s15, r3
 8002d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d5e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002d62:	ee17 0a90 	vmov	r0, s15
 8002d66:	f7fd fbef 	bl	8000548 <__aeabi_f2d>
 8002d6a:	a33f      	add	r3, pc, #252	; (adr r3, 8002e68 <_ZN9AppMotion16MotionController4turnEbbm+0x200>)
 8002d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d70:	f7fd fc42 	bl	80005f8 <__aeabi_dmul>
 8002d74:	4602      	mov	r2, r0
 8002d76:	460b      	mov	r3, r1
 8002d78:	4614      	mov	r4, r2
 8002d7a:	461d      	mov	r5, r3
 8002d7c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002d7e:	f7fd fbe3 	bl	8000548 <__aeabi_f2d>
 8002d82:	4602      	mov	r2, r0
 8002d84:	460b      	mov	r3, r1
 8002d86:	4620      	mov	r0, r4
 8002d88:	4629      	mov	r1, r5
 8002d8a:	f7fd fa7f 	bl	800028c <__adddf3>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	460b      	mov	r3, r1
 8002d92:	4610      	mov	r0, r2
 8002d94:	4619      	mov	r1, r3
 8002d96:	f7fd ff07 	bl	8000ba8 <__aeabi_d2f>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	63bb      	str	r3, [r7, #56]	; 0x38
		if ((!isRight && isFwd && angle > target)
 8002d9e:	7afb      	ldrb	r3, [r7, #11]
 8002da0:	f083 0301 	eor.w	r3, r3, #1
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d00b      	beq.n	8002dc2 <_ZN9AppMotion16MotionController4turnEbbm+0x15a>
 8002daa:	7abb      	ldrb	r3, [r7, #10]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d008      	beq.n	8002dc2 <_ZN9AppMotion16MotionController4turnEbbm+0x15a>
 8002db0:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002db4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002db8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dc0:	dc42      	bgt.n	8002e48 <_ZN9AppMotion16MotionController4turnEbbm+0x1e0>
				|| (isRight && isFwd && angle < -target)
 8002dc2:	7afb      	ldrb	r3, [r7, #11]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d00d      	beq.n	8002de4 <_ZN9AppMotion16MotionController4turnEbbm+0x17c>
 8002dc8:	7abb      	ldrb	r3, [r7, #10]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d00a      	beq.n	8002de4 <_ZN9AppMotion16MotionController4turnEbbm+0x17c>
 8002dce:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002dd2:	eef1 7a67 	vneg.f32	s15, s15
 8002dd6:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002dda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002dde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002de2:	d431      	bmi.n	8002e48 <_ZN9AppMotion16MotionController4turnEbbm+0x1e0>
				|| (!isRight && !isFwd && angle < -target)
 8002de4:	7afb      	ldrb	r3, [r7, #11]
 8002de6:	f083 0301 	eor.w	r3, r3, #1
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d010      	beq.n	8002e12 <_ZN9AppMotion16MotionController4turnEbbm+0x1aa>
 8002df0:	7abb      	ldrb	r3, [r7, #10]
 8002df2:	f083 0301 	eor.w	r3, r3, #1
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d00a      	beq.n	8002e12 <_ZN9AppMotion16MotionController4turnEbbm+0x1aa>
 8002dfc:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e00:	eef1 7a67 	vneg.f32	s15, s15
 8002e04:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002e08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e10:	d41a      	bmi.n	8002e48 <_ZN9AppMotion16MotionController4turnEbbm+0x1e0>
				|| (isRight && !isFwd && angle > target))
 8002e12:	7afb      	ldrb	r3, [r7, #11]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d00e      	beq.n	8002e36 <_ZN9AppMotion16MotionController4turnEbbm+0x1ce>
 8002e18:	7abb      	ldrb	r3, [r7, #10]
 8002e1a:	f083 0301 	eor.w	r3, r3, #1
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d008      	beq.n	8002e36 <_ZN9AppMotion16MotionController4turnEbbm+0x1ce>
 8002e24:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002e28:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e34:	dc08      	bgt.n	8002e48 <_ZN9AppMotion16MotionController4turnEbbm+0x1e0>
			break;
		timeNow = HAL_GetTick();
 8002e36:	f001 fe43 	bl	8004ac0 <HAL_GetTick>
 8002e3a:	63f8      	str	r0, [r7, #60]	; 0x3c
		osDelay(50);
 8002e3c:	2032      	movs	r0, #50	; 0x32
 8002e3e:	f007 fc8d 	bl	800a75c <osDelay>
		osThreadYield();
 8002e42:	f007 fc6b 	bl	800a71c <osThreadYield>
		angle += sensor_data.imu->gyro[2] * (HAL_GetTick() - timeNow) * 0.001;
 8002e46:	e77d      	b.n	8002d44 <_ZN9AppMotion16MotionController4turnEbbm+0xdc>

	} while (1);

	lmotor->halt();
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f000 f8db 	bl	8003008 <_ZN9AppMotion5Motor4haltEv>
	rmotor->halt();
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f000 f8d6 	bl	8003008 <_ZN9AppMotion5Motor4haltEv>
}
 8002e5c:	bf00      	nop
 8002e5e:	3740      	adds	r7, #64	; 0x40
 8002e60:	46bd      	mov	sp, r7
 8002e62:	ecbd 8b02 	vpop	{d8}
 8002e66:	bdb0      	pop	{r4, r5, r7, pc}
 8002e68:	d2f1a9fc 	.word	0xd2f1a9fc
 8002e6c:	3f50624d 	.word	0x3f50624d
 8002e70:	2000065c 	.word	0x2000065c

08002e74 <_ZN9AppMotion16MotionController13emergencyStopEv>:

void MotionController::emergencyStop() {
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
	lmotor->halt();
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f000 f8c1 	bl	8003008 <_ZN9AppMotion5Motor4haltEv>
	rmotor->halt();
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f000 f8bc 	bl	8003008 <_ZN9AppMotion5Motor4haltEv>
}
 8002e90:	bf00      	nop
 8002e92:	3708      	adds	r7, #8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <_ZN9AppMotion5ServoC1EP17TIM_HandleTypeDefmmmm>:

Servo::Servo(TIM_HandleTypeDef *ctrl, uint32_t channel, uint32_t min,
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	60f8      	str	r0, [r7, #12]
 8002ea0:	60b9      	str	r1, [r7, #8]
 8002ea2:	607a      	str	r2, [r7, #4]
 8002ea4:	603b      	str	r3, [r7, #0]
		uint32_t max, uint32_t center) {
	this->htimer = ctrl;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	68ba      	ldr	r2, [r7, #8]
 8002eaa:	601a      	str	r2, [r3, #0]
	this->channel = channel;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	605a      	str	r2, [r3, #4]
	this->MIN_PWM = min;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	683a      	ldr	r2, [r7, #0]
 8002eb6:	60da      	str	r2, [r3, #12]
	this->MAX_PWM = max;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	69ba      	ldr	r2, [r7, #24]
 8002ebc:	611a      	str	r2, [r3, #16]
	this->CTR_PWM = center;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	69fa      	ldr	r2, [r7, #28]
 8002ec2:	615a      	str	r2, [r3, #20]
	HAL_TIM_PWM_Start(ctrl, channel);
 8002ec4:	6879      	ldr	r1, [r7, #4]
 8002ec6:	68b8      	ldr	r0, [r7, #8]
 8002ec8:	f004 fff0 	bl	8007eac <HAL_TIM_PWM_Start>
}
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3710      	adds	r7, #16
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <_ZN9AppMotion5Servo8turnLeftEv>:

void Servo::turnLeft() {
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b082      	sub	sp, #8
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
	this->htimer->Instance->CCR1 = MIN_PWM;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	68d2      	ldr	r2, [r2, #12]
 8002ee8:	635a      	str	r2, [r3, #52]	; 0x34
	osDelay(TURN_DELAY_MS);
 8002eea:	20fa      	movs	r0, #250	; 0xfa
 8002eec:	f007 fc36 	bl	800a75c <osDelay>

}
 8002ef0:	bf00      	nop
 8002ef2:	3708      	adds	r7, #8
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <_ZN9AppMotion5Servo9turnRightEv>:
void Servo::turnRight() {
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
	this->htimer->Instance->CCR1 = MAX_PWM;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	6912      	ldr	r2, [r2, #16]
 8002f0a:	635a      	str	r2, [r3, #52]	; 0x34
	osDelay(TURN_DELAY_MS);
 8002f0c:	20fa      	movs	r0, #250	; 0xfa
 8002f0e:	f007 fc25 	bl	800a75c <osDelay>
}
 8002f12:	bf00      	nop
 8002f14:	3708      	adds	r7, #8
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <_ZN9AppMotion5Servo9turnFrontEv>:

void Servo::turnFront() {
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b082      	sub	sp, #8
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
	this->htimer->Instance->CCR1 = CTR_PWM;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	6952      	ldr	r2, [r2, #20]
 8002f2c:	635a      	str	r2, [r3, #52]	; 0x34
	osDelay(TURN_DELAY_MS);
 8002f2e:	20fa      	movs	r0, #250	; 0xfa
 8002f30:	f007 fc14 	bl	800a75c <osDelay>
}
 8002f34:	bf00      	nop
 8002f36:	3708      	adds	r7, #8
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <_ZN9AppMotion5MotorC1EP17TIM_HandleTypeDefmP12GPIO_TypeDefS4_ttm>:

Motor::Motor(TIM_HandleTypeDef *ctrl, uint32_t channel, GPIO_TypeDef *gpioAPort,
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	60f8      	str	r0, [r7, #12]
 8002f44:	60b9      	str	r1, [r7, #8]
 8002f46:	607a      	str	r2, [r7, #4]
 8002f48:	603b      	str	r3, [r7, #0]
		GPIO_TypeDef *gpioBPort, uint16_t gpioApin, uint16_t gpioBpin,
		uint32_t pwm_period) {

	this->htimer = ctrl;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	68ba      	ldr	r2, [r7, #8]
 8002f4e:	601a      	str	r2, [r3, #0]
	this->channel = channel;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	605a      	str	r2, [r3, #4]
	this->period = pwm_period;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f5a:	609a      	str	r2, [r3, #8]
	this->gpioAPort = gpioAPort;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	60da      	str	r2, [r3, #12]
	this->gpioBPort = gpioBPort;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	69ba      	ldr	r2, [r7, #24]
 8002f66:	611a      	str	r2, [r3, #16]
	this->gpioAPin = gpioApin;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	8bba      	ldrh	r2, [r7, #28]
 8002f6c:	829a      	strh	r2, [r3, #20]
	this->gpioBpin = gpioBpin;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	8c3a      	ldrh	r2, [r7, #32]
 8002f72:	82da      	strh	r2, [r3, #22]
	HAL_TIM_PWM_Start(ctrl, channel);
 8002f74:	6879      	ldr	r1, [r7, #4]
 8002f76:	68b8      	ldr	r0, [r7, #8]
 8002f78:	f004 ff98 	bl	8007eac <HAL_TIM_PWM_Start>

}
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3710      	adds	r7, #16
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
	...

08002f88 <_ZN9AppMotion5Motor8setSpeedEm>:

bool Motor::setSpeed(uint32_t percent) {
 8002f88:	b480      	push	{r7}
 8002f8a:	b085      	sub	sp, #20
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	6039      	str	r1, [r7, #0]
	if (percent > 100)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	2b64      	cmp	r3, #100	; 0x64
 8002f96:	d901      	bls.n	8002f9c <_ZN9AppMotion5Motor8setSpeedEm+0x14>
		return false;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	e02d      	b.n	8002ff8 <_ZN9AppMotion5Motor8setSpeedEm+0x70>
	uint32_t value = this->period / 100 * percent;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	4a18      	ldr	r2, [pc, #96]	; (8003004 <_ZN9AppMotion5Motor8setSpeedEm+0x7c>)
 8002fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa6:	095a      	lsrs	r2, r3, #5
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	fb02 f303 	mul.w	r3, r2, r3
 8002fae:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(this->htimer, this->channel, value);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d105      	bne.n	8002fc4 <_ZN9AppMotion5Motor8setSpeedEm+0x3c>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	68fa      	ldr	r2, [r7, #12]
 8002fc0:	635a      	str	r2, [r3, #52]	; 0x34
 8002fc2:	e018      	b.n	8002ff6 <_ZN9AppMotion5Motor8setSpeedEm+0x6e>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	2b04      	cmp	r3, #4
 8002fca:	d105      	bne.n	8002fd8 <_ZN9AppMotion5Motor8setSpeedEm+0x50>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	68fa      	ldr	r2, [r7, #12]
 8002fd4:	639a      	str	r2, [r3, #56]	; 0x38
 8002fd6:	e00e      	b.n	8002ff6 <_ZN9AppMotion5Motor8setSpeedEm+0x6e>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	d105      	bne.n	8002fec <_ZN9AppMotion5Motor8setSpeedEm+0x64>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	68fa      	ldr	r2, [r7, #12]
 8002fe8:	63da      	str	r2, [r3, #60]	; 0x3c
 8002fea:	e004      	b.n	8002ff6 <_ZN9AppMotion5Motor8setSpeedEm+0x6e>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	68fa      	ldr	r2, [r7, #12]
 8002ff4:	641a      	str	r2, [r3, #64]	; 0x40
	return true;
 8002ff6:	2301      	movs	r3, #1
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3714      	adds	r7, #20
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003002:	4770      	bx	lr
 8003004:	51eb851f 	.word	0x51eb851f

08003008 <_ZN9AppMotion5Motor4haltEv>:

void Motor::halt() {
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(this->htimer, this->channel, 0);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d105      	bne.n	8003024 <_ZN9AppMotion5Motor4haltEv+0x1c>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	2200      	movs	r2, #0
 8003020:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003022:	e018      	b.n	8003056 <_ZN9AppMotion5Motor4haltEv+0x4e>
	__HAL_TIM_SET_COMPARE(this->htimer, this->channel, 0);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	2b04      	cmp	r3, #4
 800302a:	d105      	bne.n	8003038 <_ZN9AppMotion5Motor4haltEv+0x30>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2200      	movs	r2, #0
 8003034:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003036:	e00e      	b.n	8003056 <_ZN9AppMotion5Motor4haltEv+0x4e>
	__HAL_TIM_SET_COMPARE(this->htimer, this->channel, 0);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	2b08      	cmp	r3, #8
 800303e:	d105      	bne.n	800304c <_ZN9AppMotion5Motor4haltEv+0x44>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2200      	movs	r2, #0
 8003048:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800304a:	e004      	b.n	8003056 <_ZN9AppMotion5Motor4haltEv+0x4e>
	__HAL_TIM_SET_COMPARE(this->htimer, this->channel, 0);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2200      	movs	r2, #0
 8003054:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr

08003062 <_ZN9AppMotion5Motor10setForwardEv>:

void Motor::setForward() {
 8003062:	b580      	push	{r7, lr}
 8003064:	b082      	sub	sp, #8
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(this->gpioAPort, this->gpioAPin, GPIO_PIN_RESET);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	68d8      	ldr	r0, [r3, #12]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	8a9b      	ldrh	r3, [r3, #20]
 8003072:	2200      	movs	r2, #0
 8003074:	4619      	mov	r1, r3
 8003076:	f002 ffd3 	bl	8006020 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(this->gpioBPort, this->gpioBpin, GPIO_PIN_SET);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6918      	ldr	r0, [r3, #16]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	8adb      	ldrh	r3, [r3, #22]
 8003082:	2201      	movs	r2, #1
 8003084:	4619      	mov	r1, r3
 8003086:	f002 ffcb 	bl	8006020 <HAL_GPIO_WritePin>
}
 800308a:	bf00      	nop
 800308c:	3708      	adds	r7, #8
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}

08003092 <_ZN9AppMotion5Motor11setBackwardEv>:

void Motor::setBackward() {
 8003092:	b580      	push	{r7, lr}
 8003094:	b082      	sub	sp, #8
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(this->gpioAPort, this->gpioAPin, GPIO_PIN_SET);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	68d8      	ldr	r0, [r3, #12]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	8a9b      	ldrh	r3, [r3, #20]
 80030a2:	2201      	movs	r2, #1
 80030a4:	4619      	mov	r1, r3
 80030a6:	f002 ffbb 	bl	8006020 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(this->gpioBPort, this->gpioBpin, GPIO_PIN_RESET);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6918      	ldr	r0, [r3, #16]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	8adb      	ldrh	r3, [r3, #22]
 80030b2:	2200      	movs	r2, #0
 80030b4:	4619      	mov	r1, r3
 80030b6:	f002 ffb3 	bl	8006020 <HAL_GPIO_WritePin>
}
 80030ba:	bf00      	nop
 80030bc:	3708      	adds	r7, #8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}

080030c2 <_ZN9AppParser8ListenerC1EP5u_ctx>:

namespace AppParser {

static volatile BUF_CMP_t uartRxBuf[10];
static volatile BUF_CMP_t uartOKBuf[10];
Listener::Listener(u_ctx *ctx) {
 80030c2:	b480      	push	{r7}
 80030c4:	b083      	sub	sp, #12
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	6078      	str	r0, [r7, #4]
 80030ca:	6039      	str	r1, [r7, #0]
	this->ctx = ctx;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	601a      	str	r2, [r3, #0]
}
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4618      	mov	r0, r3
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr

080030e0 <_ZN9AppParser8ListenerD1Ev>:

Listener::~Listener() {
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
}
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4618      	mov	r0, r3
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
	...

080030f8 <_ZN9AppParser8Listener6invokeEv>:
;
// not needed

/*! called from ISR */
volatile void Listener::invoke() {
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b088      	sub	sp, #32
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
	//osMutexRelease(this->ctx->mailbox.lock);
	AppMessage_t msg;
	memcpy(&msg.buffer, (const BUF_CMP_t*) &uartRxBuf, 10);
 8003100:	4a0e      	ldr	r2, [pc, #56]	; (800313c <_ZN9AppParser8Listener6invokeEv+0x44>)
 8003102:	f107 030c 	add.w	r3, r7, #12
 8003106:	ca07      	ldmia	r2, {r0, r1, r2}
 8003108:	c303      	stmia	r3!, {r0, r1}
 800310a:	801a      	strh	r2, [r3, #0]
	memset((BUF_CMP_t*) &uartRxBuf, 0, 10);
 800310c:	220a      	movs	r2, #10
 800310e:	2100      	movs	r1, #0
 8003110:	480a      	ldr	r0, [pc, #40]	; (800313c <_ZN9AppParser8Listener6invokeEv+0x44>)
 8003112:	f00b fcbd 	bl	800ea90 <memset>
	osStatus_t tmp = osMessageQueuePut(ctx->mailbox.queue, &msg, 0, 0);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800311c:	f107 010c 	add.w	r1, r7, #12
 8003120:	2300      	movs	r3, #0
 8003122:	2200      	movs	r2, #0
 8003124:	f007 fba8 	bl	800a878 <osMessageQueuePut>
 8003128:	61f8      	str	r0, [r7, #28]
	//HAL_UART_Transmit(&huart3, (uint8_t *)ibuf, sizeof(ibuf), 10);
	HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_10);
 800312a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800312e:	4804      	ldr	r0, [pc, #16]	; (8003140 <_ZN9AppParser8Listener6invokeEv+0x48>)
 8003130:	f002 ff8f 	bl	8006052 <HAL_GPIO_TogglePin>

	//HAL_UART_Receive_DMA(&huart3, (uint8_t *) aRxBuffer, 5);
}
 8003134:	bf00      	nop
 8003136:	3720      	adds	r7, #32
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}
 800313c:	200006c0 	.word	0x200006c0
 8003140:	40021000 	.word	0x40021000

08003144 <_ZN9AppParser9ProcessorC1EP5u_ctxS2_>:

Processor::Processor(u_ctx *rx_ctx, u_ctx *tx_ctx) {
 8003144:	b590      	push	{r4, r7, lr}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
	this->this_ctx = rx_ctx;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	68ba      	ldr	r2, [r7, #8]
 8003154:	601a      	str	r2, [r3, #0]
	this->o_ctx = tx_ctx;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	605a      	str	r2, [r3, #4]
	this->this_ctx->mailbox.queue = osMessageQueueNew(10, sizeof(AppMessage_t),
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681c      	ldr	r4, [r3, #0]
 8003160:	2200      	movs	r2, #0
 8003162:	2110      	movs	r1, #16
 8003164:	200a      	movs	r0, #10
 8003166:	f007 fb14 	bl	800a792 <osMessageQueueNew>
 800316a:	4603      	mov	r3, r0
 800316c:	62a3      	str	r3, [r4, #40]	; 0x28
	NULL);
}
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	4618      	mov	r0, r3
 8003172:	3714      	adds	r7, #20
 8003174:	46bd      	mov	sp, r7
 8003176:	bd90      	pop	{r4, r7, pc}

08003178 <_ZN9AppParser9ProcessorD1Ev>:

Processor::~Processor() {
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
}
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	4618      	mov	r0, r3
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
	...

08003190 <_ZN9AppParser9Processor5startEv>:
void Processor::startImpl(void *_this) // hardfaults on queue for some reason so made static
		{
	//static_cast<Processor *>(_this)->processorTask();
}

void Processor::start(void) {
 8003190:	b590      	push	{r4, r7, lr}
 8003192:	b085      	sub	sp, #20
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
	ctx_wrapper *wrapper_instance = new ctx_wrapper();
 8003198:	2008      	movs	r0, #8
 800319a:	f00a f947 	bl	800d42c <_Znwj>
 800319e:	4603      	mov	r3, r0
 80031a0:	2200      	movs	r2, #0
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	2200      	movs	r2, #0
 80031a6:	605a      	str	r2, [r3, #4]
 80031a8:	60fb      	str	r3, [r7, #12]
	wrapper_instance->rx_ctx = this_ctx;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	601a      	str	r2, [r3, #0]
	wrapper_instance->tx_ctx = o_ctx;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685a      	ldr	r2, [r3, #4]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	605a      	str	r2, [r3, #4]
// pass context information to the thread fn since there is some issue with making the fn a class instance.
// note that this_ctx refers to this class and o_ctx refers to the (o)ther class, i.e. the destination, MotionController
	this->this_ctx->runner = osThreadNew(
			(osThreadFunc_t) Processor::processorTask, wrapper_instance,
			&(this_ctx->attr));
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	1d1a      	adds	r2, r3, #4
	this->this_ctx->runner = osThreadNew(
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681c      	ldr	r4, [r3, #0]
 80031c4:	68f9      	ldr	r1, [r7, #12]
 80031c6:	4804      	ldr	r0, [pc, #16]	; (80031d8 <_ZN9AppParser9Processor5startEv+0x48>)
 80031c8:	f007 fa14 	bl	800a5f4 <osThreadNew>
 80031cc:	4603      	mov	r3, r0
 80031ce:	6023      	str	r3, [r4, #0]

	return;
 80031d0:	bf00      	nop
}
 80031d2:	3714      	adds	r7, #20
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd90      	pop	{r4, r7, pc}
 80031d8:	080031dd 	.word	0x080031dd

080031dc <_ZN9AppParser9Processor13processorTaskEPv>:

void Processor::processorTask(void *pv) {
 80031dc:	b580      	push	{r7, lr}
 80031de:	b08c      	sub	sp, #48	; 0x30
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(&huart3, (BUF_CMP_t*) uartRxBuf, 10);
 80031e4:	220a      	movs	r2, #10
 80031e6:	4969      	ldr	r1, [pc, #420]	; (800338c <_ZN9AppParser9Processor13processorTaskEPv+0x1b0>)
 80031e8:	4869      	ldr	r0, [pc, #420]	; (8003390 <_ZN9AppParser9Processor13processorTaskEPv+0x1b4>)
 80031ea:	f005 ff65 	bl	80090b8 <HAL_UART_Receive_DMA>

	ctx_wrapper *wrapper = static_cast<ctx_wrapper*>(pv);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	62bb      	str	r3, [r7, #40]	; 0x28

	// Access rx_ctx and tx_ctx pointers from the wrapper
	u_ctx *rx_ctx = wrapper->rx_ctx;
 80031f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	627b      	str	r3, [r7, #36]	; 0x24
	u_ctx *tx_ctx = wrapper->tx_ctx;
 80031f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	623b      	str	r3, [r7, #32]

	for (;;) {

		//HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_10);
		is_task_alive_struct.proc = true;
 80031fe:	4b65      	ldr	r3, [pc, #404]	; (8003394 <_ZN9AppParser9Processor13processorTaskEPv+0x1b8>)
 8003200:	2201      	movs	r2, #1
 8003202:	701a      	strb	r2, [r3, #0]
		osDelay(50);
 8003204:	2032      	movs	r0, #50	; 0x32
 8003206:	f007 faa9 	bl	800a75c <osDelay>
		osThreadYield();
 800320a:	f007 fa87 	bl	800a71c <osThreadYield>
		 * enough for this purpose..
		 *
		 * Any alternative to get per-byte interrupt etc., will require rewriting of the HAL funcs
		 * or polling mechanism.
		 */
		uint32_t buf_fill = 0;
 800320e:	2300      	movs	r3, #0
 8003210:	61fb      	str	r3, [r7, #28]
		for (uint32_t i = 0; i < sizeof(uartRxBuf); i++) {
 8003212:	2300      	movs	r3, #0
 8003214:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003218:	2b09      	cmp	r3, #9
 800321a:	d81d      	bhi.n	8003258 <_ZN9AppParser9Processor13processorTaskEPv+0x7c>
			if (uartRxBuf[i] != 0) {
 800321c:	4a5b      	ldr	r2, [pc, #364]	; (800338c <_ZN9AppParser9Processor13processorTaskEPv+0x1b0>)
 800321e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003220:	4413      	add	r3, r2
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	bf14      	ite	ne
 800322a:	2301      	movne	r3, #1
 800322c:	2300      	moveq	r3, #0
 800322e:	b2db      	uxtb	r3, r3
 8003230:	2b00      	cmp	r3, #0
 8003232:	d00d      	beq.n	8003250 <_ZN9AppParser9Processor13processorTaskEPv+0x74>
				HAL_UART_DMAStop(&huart3);
 8003234:	4856      	ldr	r0, [pc, #344]	; (8003390 <_ZN9AppParser9Processor13processorTaskEPv+0x1b4>)
 8003236:	f005 ff6f 	bl	8009118 <HAL_UART_DMAStop>
				HAL_UART_Receive_DMA(&huart3, (BUF_CMP_t*) uartRxBuf, 10);
 800323a:	220a      	movs	r2, #10
 800323c:	4953      	ldr	r1, [pc, #332]	; (800338c <_ZN9AppParser9Processor13processorTaskEPv+0x1b0>)
 800323e:	4854      	ldr	r0, [pc, #336]	; (8003390 <_ZN9AppParser9Processor13processorTaskEPv+0x1b4>)
 8003240:	f005 ff3a 	bl	80090b8 <HAL_UART_Receive_DMA>
				memset((BUF_CMP_t*) &uartRxBuf, 0, 10);
 8003244:	220a      	movs	r2, #10
 8003246:	2100      	movs	r1, #0
 8003248:	4850      	ldr	r0, [pc, #320]	; (800338c <_ZN9AppParser9Processor13processorTaskEPv+0x1b0>)
 800324a:	f00b fc21 	bl	800ea90 <memset>
				break;
 800324e:	e003      	b.n	8003258 <_ZN9AppParser9Processor13processorTaskEPv+0x7c>
		for (uint32_t i = 0; i < sizeof(uartRxBuf); i++) {
 8003250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003252:	3301      	adds	r3, #1
 8003254:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003256:	e7de      	b.n	8003216 <_ZN9AppParser9Processor13processorTaskEPv+0x3a>
			}
		}

		/* end buffer cleaning algorithm */

		sensor_data.ql = osMessageQueueGetCount(rx_ctx->mailbox.queue);
 8003258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800325c:	4618      	mov	r0, r3
 800325e:	f007 fbc9 	bl	800a9f4 <osMessageQueueGetCount>
 8003262:	4603      	mov	r3, r0
 8003264:	4a4c      	ldr	r2, [pc, #304]	; (8003398 <_ZN9AppParser9Processor13processorTaskEPv+0x1bc>)
 8003266:	6193      	str	r3, [r2, #24]
		if (uxQueueMessagesWaiting((QueueHandle_t) rx_ctx->mailbox.queue)) {
 8003268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326c:	4618      	mov	r0, r3
 800326e:	f008 f8cf 	bl	800b410 <uxQueueMessagesWaiting>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	bf14      	ite	ne
 8003278:	2301      	movne	r3, #1
 800327a:	2300      	moveq	r3, #0
 800327c:	b2db      	uxtb	r3, r3
 800327e:	2b00      	cmp	r3, #0
 8003280:	d0bd      	beq.n	80031fe <_ZN9AppParser9Processor13processorTaskEPv+0x22>

			AppMessage_t msg;
			osMessageQueueGet(rx_ctx->mailbox.queue, &msg.buffer, 0, 5);
 8003282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003284:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003286:	f107 0108 	add.w	r1, r7, #8
 800328a:	2305      	movs	r3, #5
 800328c:	2200      	movs	r2, #0
 800328e:	f007 fb53 	bl	800a938 <osMessageQueueGet>
			// osMessageQueueReset(procCtx.mailbox.queue);

			/* DATA VALIDATION */
			if (!isEq<BUF_CMP_t>(START_CHAR, msg.buffer[0])) {
 8003292:	f107 0308 	add.w	r3, r7, #8
 8003296:	4619      	mov	r1, r3
 8003298:	4840      	ldr	r0, [pc, #256]	; (800339c <_ZN9AppParser9Processor13processorTaskEPv+0x1c0>)
 800329a:	f000 fa31 	bl	8003700 <_ZN9AppParser9Processor4isEqIhEEbRKT_S4_>
 800329e:	4603      	mov	r3, r0
 80032a0:	f083 0301 	eor.w	r3, r3, #1
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d005      	beq.n	80032b6 <_ZN9AppParser9Processor13processorTaskEPv+0xda>
				HAL_UART_Transmit(&huart3, (BUF_CMP_t*) nack, sizeof(nack), 10);
 80032aa:	230a      	movs	r3, #10
 80032ac:	2204      	movs	r2, #4
 80032ae:	493c      	ldr	r1, [pc, #240]	; (80033a0 <_ZN9AppParser9Processor13processorTaskEPv+0x1c4>)
 80032b0:	4837      	ldr	r0, [pc, #220]	; (8003390 <_ZN9AppParser9Processor13processorTaskEPv+0x1b4>)
 80032b2:	f005 fe6f 	bl	8008f94 <HAL_UART_Transmit>
			}
			if (!isEq<BUF_CMP_t>(END_CHAR, msg.buffer[9])) {
 80032b6:	f107 0308 	add.w	r3, r7, #8
 80032ba:	3309      	adds	r3, #9
 80032bc:	4619      	mov	r1, r3
 80032be:	4839      	ldr	r0, [pc, #228]	; (80033a4 <_ZN9AppParser9Processor13processorTaskEPv+0x1c8>)
 80032c0:	f000 fa1e 	bl	8003700 <_ZN9AppParser9Processor4isEqIhEEbRKT_S4_>
 80032c4:	4603      	mov	r3, r0
 80032c6:	f083 0301 	eor.w	r3, r3, #1
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d005      	beq.n	80032dc <_ZN9AppParser9Processor13processorTaskEPv+0x100>
				HAL_UART_Transmit(&huart3, (BUF_CMP_t*) nack, sizeof(nack), 10);
 80032d0:	230a      	movs	r3, #10
 80032d2:	2204      	movs	r2, #4
 80032d4:	4932      	ldr	r1, [pc, #200]	; (80033a0 <_ZN9AppParser9Processor13processorTaskEPv+0x1c4>)
 80032d6:	482e      	ldr	r0, [pc, #184]	; (8003390 <_ZN9AppParser9Processor13processorTaskEPv+0x1b4>)
 80032d8:	f005 fe5c 	bl	8008f94 <HAL_UART_Transmit>
			}
			/******************/

			// do request stuff
			if (isEq<BUF_CMP_t>(REQ_CHAR, msg.buffer[1])) {
 80032dc:	f107 0308 	add.w	r3, r7, #8
 80032e0:	3301      	adds	r3, #1
 80032e2:	4619      	mov	r1, r3
 80032e4:	4830      	ldr	r0, [pc, #192]	; (80033a8 <_ZN9AppParser9Processor13processorTaskEPv+0x1cc>)
 80032e6:	f000 fa0b 	bl	8003700 <_ZN9AppParser9Processor4isEqIhEEbRKT_S4_>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d00e      	beq.n	800330e <_ZN9AppParser9Processor13processorTaskEPv+0x132>
				if (isEq(SENSOR_CHAR, msg.buffer[2])) {
 80032f0:	f107 0308 	add.w	r3, r7, #8
 80032f4:	3302      	adds	r3, #2
 80032f6:	4619      	mov	r1, r3
 80032f8:	482c      	ldr	r0, [pc, #176]	; (80033ac <_ZN9AppParser9Processor13processorTaskEPv+0x1d0>)
 80032fa:	f000 fa01 	bl	8003700 <_ZN9AppParser9Processor4isEqIhEEbRKT_S4_>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d03c      	beq.n	800337e <_ZN9AppParser9Processor13processorTaskEPv+0x1a2>
					returnSensorRequestCmd(msg.buffer[3]);
 8003304:	7afb      	ldrb	r3, [r7, #11]
 8003306:	4618      	mov	r0, r3
 8003308:	f000 f856 	bl	80033b8 <_ZN9AppParser9Processor22returnSensorRequestCmdEh>
 800330c:	e037      	b.n	800337e <_ZN9AppParser9Processor13processorTaskEPv+0x1a2>
				}

			} else if (isEq<BUF_CMP_t>(CMD_CHAR, msg.buffer[1])) {
 800330e:	f107 0308 	add.w	r3, r7, #8
 8003312:	3301      	adds	r3, #1
 8003314:	4619      	mov	r1, r3
 8003316:	4826      	ldr	r0, [pc, #152]	; (80033b0 <_ZN9AppParser9Processor13processorTaskEPv+0x1d4>)
 8003318:	f000 f9f2 	bl	8003700 <_ZN9AppParser9Processor4isEqIhEEbRKT_S4_>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d027      	beq.n	8003372 <_ZN9AppParser9Processor13processorTaskEPv+0x196>
				// do command stuff
				switch (msg.buffer[2]) {
 8003322:	7abb      	ldrb	r3, [r7, #10]
 8003324:	2b6d      	cmp	r3, #109	; 0x6d
 8003326:	d11d      	bne.n	8003364 <_ZN9AppParser9Processor13processorTaskEPv+0x188>
				case MOTOR_CHAR: {
					MOTION_PKT_t *pkt = getMotionCmdFromBytes(
 8003328:	f107 0308 	add.w	r3, r7, #8
 800332c:	4618      	mov	r0, r3
 800332e:	f000 f96b 	bl	8003608 <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh>
 8003332:	61b8      	str	r0, [r7, #24]
							(uint8_t*) &msg.buffer);
					if(pkt == NULL)
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d106      	bne.n	8003348 <_ZN9AppParser9Processor13processorTaskEPv+0x16c>
					{
						HAL_UART_Transmit(&huart3, (BUF_CMP_t*) nack, sizeof(nack),
 800333a:	230a      	movs	r3, #10
 800333c:	2204      	movs	r2, #4
 800333e:	4918      	ldr	r1, [pc, #96]	; (80033a0 <_ZN9AppParser9Processor13processorTaskEPv+0x1c4>)
 8003340:	4813      	ldr	r0, [pc, #76]	; (8003390 <_ZN9AppParser9Processor13processorTaskEPv+0x1b4>)
 8003342:	f005 fe27 	bl	8008f94 <HAL_UART_Transmit>
													10);
						break;
 8003346:	e01a      	b.n	800337e <_ZN9AppParser9Processor13processorTaskEPv+0x1a2>
					}
					osMessageQueuePut(tx_ctx->mailbox.queue, pkt, 0, 0);
 8003348:	6a3b      	ldr	r3, [r7, #32]
 800334a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800334c:	2300      	movs	r3, #0
 800334e:	2200      	movs	r2, #0
 8003350:	69b9      	ldr	r1, [r7, #24]
 8003352:	f007 fa91 	bl	800a878 <osMessageQueuePut>
					HAL_UART_Transmit(&huart3, (BUF_CMP_t*) ack, sizeof(ack),
 8003356:	230a      	movs	r3, #10
 8003358:	2204      	movs	r2, #4
 800335a:	4916      	ldr	r1, [pc, #88]	; (80033b4 <_ZN9AppParser9Processor13processorTaskEPv+0x1d8>)
 800335c:	480c      	ldr	r0, [pc, #48]	; (8003390 <_ZN9AppParser9Processor13processorTaskEPv+0x1b4>)
 800335e:	f005 fe19 	bl	8008f94 <HAL_UART_Transmit>
												10);
					break;
 8003362:	e00c      	b.n	800337e <_ZN9AppParser9Processor13processorTaskEPv+0x1a2>
				}
				default: {
					// something went wrong..
					HAL_UART_Transmit(&huart3, (BUF_CMP_t*) nack, sizeof(nack),
 8003364:	230a      	movs	r3, #10
 8003366:	2204      	movs	r2, #4
 8003368:	490d      	ldr	r1, [pc, #52]	; (80033a0 <_ZN9AppParser9Processor13processorTaskEPv+0x1c4>)
 800336a:	4809      	ldr	r0, [pc, #36]	; (8003390 <_ZN9AppParser9Processor13processorTaskEPv+0x1b4>)
 800336c:	f005 fe12 	bl	8008f94 <HAL_UART_Transmit>
							10);
					break;
 8003370:	e005      	b.n	800337e <_ZN9AppParser9Processor13processorTaskEPv+0x1a2>
				}
				}
			} else
				HAL_UART_Transmit(&huart3, (BUF_CMP_t*) nack, sizeof(nack), 10);
 8003372:	230a      	movs	r3, #10
 8003374:	2204      	movs	r2, #4
 8003376:	490a      	ldr	r1, [pc, #40]	; (80033a0 <_ZN9AppParser9Processor13processorTaskEPv+0x1c4>)
 8003378:	4805      	ldr	r0, [pc, #20]	; (8003390 <_ZN9AppParser9Processor13processorTaskEPv+0x1b4>)
 800337a:	f005 fe0b 	bl	8008f94 <HAL_UART_Transmit>
			HAL_UART_Receive_DMA(&huart3, (BUF_CMP_t*) uartRxBuf, 10); // re-enable DMA buf for rx
 800337e:	220a      	movs	r2, #10
 8003380:	4902      	ldr	r1, [pc, #8]	; (800338c <_ZN9AppParser9Processor13processorTaskEPv+0x1b0>)
 8003382:	4803      	ldr	r0, [pc, #12]	; (8003390 <_ZN9AppParser9Processor13processorTaskEPv+0x1b4>)
 8003384:	f005 fe98 	bl	80090b8 <HAL_UART_Receive_DMA>
		}

	}
 8003388:	e739      	b.n	80031fe <_ZN9AppParser9Processor13processorTaskEPv+0x22>
 800338a:	bf00      	nop
 800338c:	200006c0 	.word	0x200006c0
 8003390:	200008f0 	.word	0x200008f0
 8003394:	20000680 	.word	0x20000680
 8003398:	2000065c 	.word	0x2000065c
 800339c:	08012670 	.word	0x08012670
 80033a0:	08011b90 	.word	0x08011b90
 80033a4:	08012675 	.word	0x08012675
 80033a8:	08012672 	.word	0x08012672
 80033ac:	08012673 	.word	0x08012673
 80033b0:	08012671 	.word	0x08012671
 80033b4:	08011b8c 	.word	0x08011b8c

080033b8 <_ZN9AppParser9Processor22returnSensorRequestCmdEh>:

}

void Processor::returnSensorRequestCmd(BUF_CMP_t id) {
 80033b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033bc:	b092      	sub	sp, #72	; 0x48
 80033be:	af08      	add	r7, sp, #32
 80033c0:	4603      	mov	r3, r0
 80033c2:	71fb      	strb	r3, [r7, #7]
	uint8_t tx_buf[25] = { 0 };
 80033c4:	2300      	movs	r3, #0
 80033c6:	60fb      	str	r3, [r7, #12]
 80033c8:	f107 0310 	add.w	r3, r7, #16
 80033cc:	2200      	movs	r2, #0
 80033ce:	601a      	str	r2, [r3, #0]
 80033d0:	605a      	str	r2, [r3, #4]
 80033d2:	609a      	str	r2, [r3, #8]
 80033d4:	60da      	str	r2, [r3, #12]
 80033d6:	611a      	str	r2, [r3, #16]
 80033d8:	751a      	strb	r2, [r3, #20]

	switch (id) {
 80033da:	79fb      	ldrb	r3, [r7, #7]
 80033dc:	3b65      	subs	r3, #101	; 0x65
 80033de:	2b14      	cmp	r3, #20
 80033e0:	f200 80fc 	bhi.w	80035dc <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x224>
 80033e4:	a201      	add	r2, pc, #4	; (adr r2, 80033ec <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x34>)
 80033e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ea:	bf00      	nop
 80033ec:	0800347b 	.word	0x0800347b
 80033f0:	080035dd 	.word	0x080035dd
 80033f4:	080034ef 	.word	0x080034ef
 80033f8:	080035dd 	.word	0x080035dd
 80033fc:	080035dd 	.word	0x080035dd
 8003400:	080035dd 	.word	0x080035dd
 8003404:	08003565 	.word	0x08003565
 8003408:	080035dd 	.word	0x080035dd
 800340c:	080035dd 	.word	0x080035dd
 8003410:	080035dd 	.word	0x080035dd
 8003414:	080035dd 	.word	0x080035dd
 8003418:	080035dd 	.word	0x080035dd
 800341c:	080035dd 	.word	0x080035dd
 8003420:	080035dd 	.word	0x080035dd
 8003424:	080035dd 	.word	0x080035dd
 8003428:	080035dd 	.word	0x080035dd
 800342c:	080034b5 	.word	0x080034b5
 8003430:	080035dd 	.word	0x080035dd
 8003434:	08003441 	.word	0x08003441
 8003438:	080035dd 	.word	0x080035dd
 800343c:	0800352b 	.word	0x0800352b
	case IR_L_CHAR: {
		snprintf((char*) &tx_buf, sizeof(tx_buf), "%4.2f",
				sensor_data.ir_distL);
 8003440:	4b6c      	ldr	r3, [pc, #432]	; (80035f4 <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x23c>)
 8003442:	685b      	ldr	r3, [r3, #4]
		snprintf((char*) &tx_buf, sizeof(tx_buf), "%4.2f",
 8003444:	4618      	mov	r0, r3
 8003446:	f7fd f87f 	bl	8000548 <__aeabi_f2d>
 800344a:	4602      	mov	r2, r0
 800344c:	460b      	mov	r3, r1
 800344e:	f107 000c 	add.w	r0, r7, #12
 8003452:	e9cd 2300 	strd	r2, r3, [sp]
 8003456:	4a68      	ldr	r2, [pc, #416]	; (80035f8 <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x240>)
 8003458:	2119      	movs	r1, #25
 800345a:	f00c f9cd 	bl	800f7f8 <sniprintf>
		HAL_UART_Transmit(&huart3, (BUF_CMP_t*) tx_buf, strlen((char*) tx_buf),
 800345e:	f107 030c 	add.w	r3, r7, #12
 8003462:	4618      	mov	r0, r3
 8003464:	f7fc feb4 	bl	80001d0 <strlen>
 8003468:	4603      	mov	r3, r0
 800346a:	b29a      	uxth	r2, r3
 800346c:	f107 010c 	add.w	r1, r7, #12
 8003470:	230a      	movs	r3, #10
 8003472:	4862      	ldr	r0, [pc, #392]	; (80035fc <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x244>)
 8003474:	f005 fd8e 	bl	8008f94 <HAL_UART_Transmit>
				10);
		break;
 8003478:	e0b7      	b.n	80035ea <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x232>
	}
	case IR_R_CHAR: {
		snprintf((char*) &tx_buf, sizeof(tx_buf), "%4.2f",
				sensor_data.ir_distR);
 800347a:	4b5e      	ldr	r3, [pc, #376]	; (80035f4 <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x23c>)
 800347c:	689b      	ldr	r3, [r3, #8]
		snprintf((char*) &tx_buf, sizeof(tx_buf), "%4.2f",
 800347e:	4618      	mov	r0, r3
 8003480:	f7fd f862 	bl	8000548 <__aeabi_f2d>
 8003484:	4602      	mov	r2, r0
 8003486:	460b      	mov	r3, r1
 8003488:	f107 000c 	add.w	r0, r7, #12
 800348c:	e9cd 2300 	strd	r2, r3, [sp]
 8003490:	4a59      	ldr	r2, [pc, #356]	; (80035f8 <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x240>)
 8003492:	2119      	movs	r1, #25
 8003494:	f00c f9b0 	bl	800f7f8 <sniprintf>
		HAL_UART_Transmit(&huart3, (BUF_CMP_t*) tx_buf, strlen((char*) tx_buf),
 8003498:	f107 030c 	add.w	r3, r7, #12
 800349c:	4618      	mov	r0, r3
 800349e:	f7fc fe97 	bl	80001d0 <strlen>
 80034a2:	4603      	mov	r3, r0
 80034a4:	b29a      	uxth	r2, r3
 80034a6:	f107 010c 	add.w	r1, r7, #12
 80034aa:	230a      	movs	r3, #10
 80034ac:	4853      	ldr	r0, [pc, #332]	; (80035fc <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x244>)
 80034ae:	f005 fd71 	bl	8008f94 <HAL_UART_Transmit>
				10);
		break;
 80034b2:	e09a      	b.n	80035ea <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x232>
	}
	case USOUND_CHAR: {
		snprintf((char*) &tx_buf, sizeof(tx_buf), "%4.2f",
				sensor_data.usonic_dist);
 80034b4:	4b4f      	ldr	r3, [pc, #316]	; (80035f4 <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x23c>)
 80034b6:	68db      	ldr	r3, [r3, #12]
		snprintf((char*) &tx_buf, sizeof(tx_buf), "%4.2f",
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7fd f845 	bl	8000548 <__aeabi_f2d>
 80034be:	4602      	mov	r2, r0
 80034c0:	460b      	mov	r3, r1
 80034c2:	f107 000c 	add.w	r0, r7, #12
 80034c6:	e9cd 2300 	strd	r2, r3, [sp]
 80034ca:	4a4b      	ldr	r2, [pc, #300]	; (80035f8 <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x240>)
 80034cc:	2119      	movs	r1, #25
 80034ce:	f00c f993 	bl	800f7f8 <sniprintf>
		HAL_UART_Transmit(&huart3, (BUF_CMP_t*) tx_buf, strlen((char*) tx_buf),
 80034d2:	f107 030c 	add.w	r3, r7, #12
 80034d6:	4618      	mov	r0, r3
 80034d8:	f7fc fe7a 	bl	80001d0 <strlen>
 80034dc:	4603      	mov	r3, r0
 80034de:	b29a      	uxth	r2, r3
 80034e0:	f107 010c 	add.w	r1, r7, #12
 80034e4:	230a      	movs	r3, #10
 80034e6:	4845      	ldr	r0, [pc, #276]	; (80035fc <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x244>)
 80034e8:	f005 fd54 	bl	8008f94 <HAL_UART_Transmit>
				10);
		break;
 80034ec:	e07d      	b.n	80035ea <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x232>
	}
	case GY_Z_CHAR: {
		snprintf((char*) &tx_buf, sizeof(tx_buf), "%4.2f",
				sensor_data.imu->gyro[2]);
 80034ee:	4b41      	ldr	r3, [pc, #260]	; (80035f4 <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x23c>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	699b      	ldr	r3, [r3, #24]
		snprintf((char*) &tx_buf, sizeof(tx_buf), "%4.2f",
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7fd f827 	bl	8000548 <__aeabi_f2d>
 80034fa:	4602      	mov	r2, r0
 80034fc:	460b      	mov	r3, r1
 80034fe:	f107 000c 	add.w	r0, r7, #12
 8003502:	e9cd 2300 	strd	r2, r3, [sp]
 8003506:	4a3c      	ldr	r2, [pc, #240]	; (80035f8 <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x240>)
 8003508:	2119      	movs	r1, #25
 800350a:	f00c f975 	bl	800f7f8 <sniprintf>
		HAL_UART_Transmit(&huart3, (BUF_CMP_t*) tx_buf, strlen((char*) tx_buf),
 800350e:	f107 030c 	add.w	r3, r7, #12
 8003512:	4618      	mov	r0, r3
 8003514:	f7fc fe5c 	bl	80001d0 <strlen>
 8003518:	4603      	mov	r3, r0
 800351a:	b29a      	uxth	r2, r3
 800351c:	f107 010c 	add.w	r1, r7, #12
 8003520:	230a      	movs	r3, #10
 8003522:	4836      	ldr	r0, [pc, #216]	; (80035fc <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x244>)
 8003524:	f005 fd36 	bl	8008f94 <HAL_UART_Transmit>
				10);
		break;
 8003528:	e05f      	b.n	80035ea <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x232>
	}
	case QTRN_YAW_CHAR: {
		snprintf((char*) &tx_buf, sizeof(tx_buf), "%4.2f", sensor_data.yaw_abs);
 800352a:	4b32      	ldr	r3, [pc, #200]	; (80035f4 <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x23c>)
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	4618      	mov	r0, r3
 8003530:	f7fd f80a 	bl	8000548 <__aeabi_f2d>
 8003534:	4602      	mov	r2, r0
 8003536:	460b      	mov	r3, r1
 8003538:	f107 000c 	add.w	r0, r7, #12
 800353c:	e9cd 2300 	strd	r2, r3, [sp]
 8003540:	4a2d      	ldr	r2, [pc, #180]	; (80035f8 <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x240>)
 8003542:	2119      	movs	r1, #25
 8003544:	f00c f958 	bl	800f7f8 <sniprintf>
		HAL_UART_Transmit(&huart3, (BUF_CMP_t*) tx_buf, strlen((char*) tx_buf),
 8003548:	f107 030c 	add.w	r3, r7, #12
 800354c:	4618      	mov	r0, r3
 800354e:	f7fc fe3f 	bl	80001d0 <strlen>
 8003552:	4603      	mov	r3, r0
 8003554:	b29a      	uxth	r2, r3
 8003556:	f107 010c 	add.w	r1, r7, #12
 800355a:	230a      	movs	r3, #10
 800355c:	4827      	ldr	r0, [pc, #156]	; (80035fc <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x244>)
 800355e:	f005 fd19 	bl	8008f94 <HAL_UART_Transmit>
				10);
		break;
 8003562:	e042      	b.n	80035ea <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x232>
	}
	case QTRN_ALL_CHAR: {
		snprintf((char*) &tx_buf, sizeof(tx_buf), "%4.1f;%4.1f;%4.1f;%4.1f", sensor_data.imu->q[0],
 8003564:	4b23      	ldr	r3, [pc, #140]	; (80035f4 <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x23c>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800356a:	4618      	mov	r0, r3
 800356c:	f7fc ffec 	bl	8000548 <__aeabi_f2d>
 8003570:	4604      	mov	r4, r0
 8003572:	460d      	mov	r5, r1
				sensor_data.imu->q[1], sensor_data.imu->q[2], sensor_data.imu->q[3]);
 8003574:	4b1f      	ldr	r3, [pc, #124]	; (80035f4 <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x23c>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
		snprintf((char*) &tx_buf, sizeof(tx_buf), "%4.1f;%4.1f;%4.1f;%4.1f", sensor_data.imu->q[0],
 800357a:	4618      	mov	r0, r3
 800357c:	f7fc ffe4 	bl	8000548 <__aeabi_f2d>
 8003580:	4680      	mov	r8, r0
 8003582:	4689      	mov	r9, r1
				sensor_data.imu->q[1], sensor_data.imu->q[2], sensor_data.imu->q[3]);
 8003584:	4b1b      	ldr	r3, [pc, #108]	; (80035f4 <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x23c>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	6e1b      	ldr	r3, [r3, #96]	; 0x60
		snprintf((char*) &tx_buf, sizeof(tx_buf), "%4.1f;%4.1f;%4.1f;%4.1f", sensor_data.imu->q[0],
 800358a:	4618      	mov	r0, r3
 800358c:	f7fc ffdc 	bl	8000548 <__aeabi_f2d>
 8003590:	4682      	mov	sl, r0
 8003592:	468b      	mov	fp, r1
				sensor_data.imu->q[1], sensor_data.imu->q[2], sensor_data.imu->q[3]);
 8003594:	4b17      	ldr	r3, [pc, #92]	; (80035f4 <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x23c>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6e5b      	ldr	r3, [r3, #100]	; 0x64
		snprintf((char*) &tx_buf, sizeof(tx_buf), "%4.1f;%4.1f;%4.1f;%4.1f", sensor_data.imu->q[0],
 800359a:	4618      	mov	r0, r3
 800359c:	f7fc ffd4 	bl	8000548 <__aeabi_f2d>
 80035a0:	4602      	mov	r2, r0
 80035a2:	460b      	mov	r3, r1
 80035a4:	f107 000c 	add.w	r0, r7, #12
 80035a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80035ac:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80035b0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80035b4:	e9cd 4500 	strd	r4, r5, [sp]
 80035b8:	4a11      	ldr	r2, [pc, #68]	; (8003600 <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x248>)
 80035ba:	2119      	movs	r1, #25
 80035bc:	f00c f91c 	bl	800f7f8 <sniprintf>
		HAL_UART_Transmit(&huart3, (BUF_CMP_t*) tx_buf, strlen((char*) tx_buf),
 80035c0:	f107 030c 	add.w	r3, r7, #12
 80035c4:	4618      	mov	r0, r3
 80035c6:	f7fc fe03 	bl	80001d0 <strlen>
 80035ca:	4603      	mov	r3, r0
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	f107 010c 	add.w	r1, r7, #12
 80035d2:	230a      	movs	r3, #10
 80035d4:	4809      	ldr	r0, [pc, #36]	; (80035fc <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x244>)
 80035d6:	f005 fcdd 	bl	8008f94 <HAL_UART_Transmit>
				10);
		break;
 80035da:	e006      	b.n	80035ea <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x232>
	}
	default: {
		HAL_UART_Transmit(&huart3, (BUF_CMP_t*) nack, sizeof(nack), 10);
 80035dc:	230a      	movs	r3, #10
 80035de:	2204      	movs	r2, #4
 80035e0:	4908      	ldr	r1, [pc, #32]	; (8003604 <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x24c>)
 80035e2:	4806      	ldr	r0, [pc, #24]	; (80035fc <_ZN9AppParser9Processor22returnSensorRequestCmdEh+0x244>)
 80035e4:	f005 fcd6 	bl	8008f94 <HAL_UART_Transmit>
	}
	}
}
 80035e8:	bf00      	nop
 80035ea:	bf00      	nop
 80035ec:	3728      	adds	r7, #40	; 0x28
 80035ee:	46bd      	mov	sp, r7
 80035f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035f4:	2000065c 	.word	0x2000065c
 80035f8:	08011b98 	.word	0x08011b98
 80035fc:	200008f0 	.word	0x200008f0
 8003600:	08011ba0 	.word	0x08011ba0
 8003604:	08011b90 	.word	0x08011b90

08003608 <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh>:

MOTION_PKT_t* Processor::getMotionCmdFromBytes(BUF_CMP_t *bytes) {
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]

	uint32_t val = strtol((const char*) &bytes[4], NULL, 10);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	3304      	adds	r3, #4
 8003614:	220a      	movs	r2, #10
 8003616:	2100      	movs	r1, #0
 8003618:	4618      	mov	r0, r3
 800361a:	f00c fa07 	bl	800fa2c <strtol>
 800361e:	4603      	mov	r3, r0
 8003620:	60fb      	str	r3, [r7, #12]
	if (val == 0)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d101      	bne.n	800362c <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh+0x24>
		return NULL; // invalid input or no action
 8003628:	2300      	movs	r3, #0
 800362a:	e062      	b.n	80036f2 <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh+0xea>
	MOTION_PKT_t *pkt = new MOTION_PKT_t();
 800362c:	200c      	movs	r0, #12
 800362e:	f009 fefd 	bl	800d42c <_Znwj>
 8003632:	4603      	mov	r3, r0
 8003634:	4619      	mov	r1, r3
 8003636:	460a      	mov	r2, r1
 8003638:	2300      	movs	r3, #0
 800363a:	6013      	str	r3, [r2, #0]
 800363c:	6053      	str	r3, [r2, #4]
 800363e:	6093      	str	r3, [r2, #8]
 8003640:	60b9      	str	r1, [r7, #8]
	pkt->arg = val;
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	68fa      	ldr	r2, [r7, #12]
 8003646:	605a      	str	r2, [r3, #4]
	switch (bytes[3]) {
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	3303      	adds	r3, #3
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	3b62      	subs	r3, #98	; 0x62
 8003650:	2b10      	cmp	r3, #16
 8003652:	d84b      	bhi.n	80036ec <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh+0xe4>
 8003654:	a201      	add	r2, pc, #4	; (adr r2, 800365c <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh+0x54>)
 8003656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800365a:	bf00      	nop
 800365c:	080036a9 	.word	0x080036a9
 8003660:	080036ed 	.word	0x080036ed
 8003664:	080036ed 	.word	0x080036ed
 8003668:	080036ed 	.word	0x080036ed
 800366c:	080036a1 	.word	0x080036a1
 8003670:	080036ed 	.word	0x080036ed
 8003674:	080036ed 	.word	0x080036ed
 8003678:	080036ed 	.word	0x080036ed
 800367c:	080036ed 	.word	0x080036ed
 8003680:	080036ed 	.word	0x080036ed
 8003684:	080036b1 	.word	0x080036b1
 8003688:	080036ed 	.word	0x080036ed
 800368c:	080036ed 	.word	0x080036ed
 8003690:	080036ed 	.word	0x080036ed
 8003694:	080036ed 	.word	0x080036ed
 8003698:	080036ed 	.word	0x080036ed
 800369c:	080036cf 	.word	0x080036cf
	case FWD_CHAR: {
		pkt->cmd = MOVE_FWD;
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	2200      	movs	r2, #0
 80036a4:	601a      	str	r2, [r3, #0]
		break;
 80036a6:	e023      	b.n	80036f0 <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh+0xe8>
	}
	case BWD_CHAR: {
		pkt->cmd = MOVE_BWD;
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	2201      	movs	r2, #1
 80036ac:	601a      	str	r2, [r3, #0]
		break;
 80036ae:	e01f      	b.n	80036f0 <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh+0xe8>
	}
	case LEFT_CHAR: {
		pkt->cmd =
				(bool) (isEq<BUF_CMP_t>(BWD_CHAR, bytes[7])) ?
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	3307      	adds	r3, #7
 80036b4:	4619      	mov	r1, r3
 80036b6:	4811      	ldr	r0, [pc, #68]	; (80036fc <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh+0xf4>)
 80036b8:	f000 f822 	bl	8003700 <_ZN9AppParser9Processor4isEqIhEEbRKT_S4_>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh+0xbe>
 80036c2:	2205      	movs	r2, #5
 80036c4:	e000      	b.n	80036c8 <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh+0xc0>
 80036c6:	2203      	movs	r2, #3
		pkt->cmd =
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	601a      	str	r2, [r3, #0]
						MOVE_LEFT_BWD : MOVE_LEFT_FWD;
		break;
 80036cc:	e010      	b.n	80036f0 <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh+0xe8>
	}
	case RIGHT_CHAR: {
		pkt->cmd =
				(bool) (isEq<BUF_CMP_t>(BWD_CHAR, bytes[7])) ?
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	3307      	adds	r3, #7
 80036d2:	4619      	mov	r1, r3
 80036d4:	4809      	ldr	r0, [pc, #36]	; (80036fc <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh+0xf4>)
 80036d6:	f000 f813 	bl	8003700 <_ZN9AppParser9Processor4isEqIhEEbRKT_S4_>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d001      	beq.n	80036e4 <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh+0xdc>
 80036e0:	2204      	movs	r2, #4
 80036e2:	e000      	b.n	80036e6 <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh+0xde>
 80036e4:	2202      	movs	r2, #2
		pkt->cmd =
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	601a      	str	r2, [r3, #0]
						MOVE_RIGHT_BWD : MOVE_RIGHT_FWD;
		break;
 80036ea:	e001      	b.n	80036f0 <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh+0xe8>

	}
	default:
		// something went wrong..
		return NULL;
 80036ec:	2300      	movs	r3, #0
 80036ee:	e000      	b.n	80036f2 <_ZN9AppParser9Processor21getMotionCmdFromBytesEPh+0xea>
	}

	return pkt;
 80036f0:	68bb      	ldr	r3, [r7, #8]

}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3710      	adds	r7, #16
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	08012674 	.word	0x08012674

08003700 <_ZN9AppParser9Processor4isEqIhEEbRKT_S4_>:
	static void processorTask(void *pv);
private:

	static void startImpl(void * _this); //unused
	template <typename T> // no type bounds enforcement, must be uint8_t, char etc.
	static bool isEq(const T &a, const T &b)
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]
	{
		return a == b;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	781a      	ldrb	r2, [r3, #0]
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	429a      	cmp	r2, r3
 8003714:	bf0c      	ite	eq
 8003716:	2301      	moveq	r3, #1
 8003718:	2300      	movne	r3, #0
 800371a:	b2db      	uxtb	r3, r3
	}
 800371c:	4618      	mov	r0, r3
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <__io_putchar>:
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
PUTCHAR_PROTOTYPE {
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart3, (uint8_t*) &ch, 1, 0xFFFF);
 8003730:	1d39      	adds	r1, r7, #4
 8003732:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003736:	2201      	movs	r2, #1
 8003738:	4803      	ldr	r0, [pc, #12]	; (8003748 <__io_putchar+0x20>)
 800373a:	f005 fc2b 	bl	8008f94 <HAL_UART_Transmit>

	return ch;
 800373e:	687b      	ldr	r3, [r7, #4]
}
 8003740:	4618      	mov	r0, r3
 8003742:	3708      	adds	r7, #8
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	200008f0 	.word	0x200008f0

0800374c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003750:	f001 f980 	bl	8004a54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003754:	f000 f834 	bl	80037c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003758:	f000 fb54 	bl	8003e04 <MX_GPIO_Init>
  MX_DMA_Init();
 800375c:	f000 fb2a 	bl	8003db4 <MX_DMA_Init>
  MX_TIM8_Init();
 8003760:	f000 fa54 	bl	8003c0c <MX_TIM8_Init>
  MX_TIM1_Init();
 8003764:	f000 f90a 	bl	800397c <MX_TIM1_Init>
  MX_TIM2_Init();
 8003768:	f000 f9a8 	bl	8003abc <MX_TIM2_Init>
  MX_TIM3_Init();
 800376c:	f000 f9fa 	bl	8003b64 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8003770:	f000 faf6 	bl	8003d60 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8003774:	f000 f8d4 	bl	8003920 <MX_I2C1_Init>
  MX_ADC1_Init();
 8003778:	f000 f880 	bl	800387c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL,
 800377c:	4a0b      	ldr	r2, [pc, #44]	; (80037ac <main+0x60>)
 800377e:	2100      	movs	r1, #0
 8003780:	480b      	ldr	r0, [pc, #44]	; (80037b0 <main+0x64>)
 8003782:	f006 ff37 	bl	800a5f4 <osThreadNew>
 8003786:	4603      	mov	r3, r0
 8003788:	4a0a      	ldr	r2, [pc, #40]	; (80037b4 <main+0x68>)
 800378a:	6013      	str	r3, [r2, #0]
			&defaultTask_attributes);

	defaultTaskHandle = osThreadNew(sensorTask, NULL, &sensorTask_attr);
 800378c:	4a0a      	ldr	r2, [pc, #40]	; (80037b8 <main+0x6c>)
 800378e:	2100      	movs	r1, #0
 8003790:	480a      	ldr	r0, [pc, #40]	; (80037bc <main+0x70>)
 8003792:	f006 ff2f 	bl	800a5f4 <osThreadNew>
 8003796:	4603      	mov	r3, r0
 8003798:	4a06      	ldr	r2, [pc, #24]	; (80037b4 <main+0x68>)
 800379a:	6013      	str	r3, [r2, #0]
	initializeCPPconstructs();
 800379c:	f7fe fbac 	bl	8001ef8 <initializeCPPconstructs>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80037a0:	f006 fede 	bl	800a560 <osKernelInitialize>
/**
* @}
*/

  /* Start scheduler */
  osKernelStart();
 80037a4:	f006 ff00 	bl	800a5a8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80037a8:	e7fe      	b.n	80037a8 <main+0x5c>
 80037aa:	bf00      	nop
 80037ac:	08012678 	.word	0x08012678
 80037b0:	08003f59 	.word	0x08003f59
 80037b4:	20000a24 	.word	0x20000a24
 80037b8:	0801269c 	.word	0x0801269c
 80037bc:	08001f49 	.word	0x08001f49

080037c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b094      	sub	sp, #80	; 0x50
 80037c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80037c6:	f107 0320 	add.w	r3, r7, #32
 80037ca:	2230      	movs	r2, #48	; 0x30
 80037cc:	2100      	movs	r1, #0
 80037ce:	4618      	mov	r0, r3
 80037d0:	f00b f95e 	bl	800ea90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80037d4:	f107 030c 	add.w	r3, r7, #12
 80037d8:	2200      	movs	r2, #0
 80037da:	601a      	str	r2, [r3, #0]
 80037dc:	605a      	str	r2, [r3, #4]
 80037de:	609a      	str	r2, [r3, #8]
 80037e0:	60da      	str	r2, [r3, #12]
 80037e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80037e4:	2300      	movs	r3, #0
 80037e6:	60bb      	str	r3, [r7, #8]
 80037e8:	4b22      	ldr	r3, [pc, #136]	; (8003874 <SystemClock_Config+0xb4>)
 80037ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ec:	4a21      	ldr	r2, [pc, #132]	; (8003874 <SystemClock_Config+0xb4>)
 80037ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037f2:	6413      	str	r3, [r2, #64]	; 0x40
 80037f4:	4b1f      	ldr	r3, [pc, #124]	; (8003874 <SystemClock_Config+0xb4>)
 80037f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037fc:	60bb      	str	r3, [r7, #8]
 80037fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003800:	2300      	movs	r3, #0
 8003802:	607b      	str	r3, [r7, #4]
 8003804:	4b1c      	ldr	r3, [pc, #112]	; (8003878 <SystemClock_Config+0xb8>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a1b      	ldr	r2, [pc, #108]	; (8003878 <SystemClock_Config+0xb8>)
 800380a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800380e:	6013      	str	r3, [r2, #0]
 8003810:	4b19      	ldr	r3, [pc, #100]	; (8003878 <SystemClock_Config+0xb8>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003818:	607b      	str	r3, [r7, #4]
 800381a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800381c:	2302      	movs	r3, #2
 800381e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003820:	2301      	movs	r3, #1
 8003822:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003824:	2310      	movs	r3, #16
 8003826:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003828:	2300      	movs	r3, #0
 800382a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800382c:	f107 0320 	add.w	r3, r7, #32
 8003830:	4618      	mov	r0, r3
 8003832:	f003 fd57 	bl	80072e4 <HAL_RCC_OscConfig>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d001      	beq.n	8003840 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800383c:	f000 fba6 	bl	8003f8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003840:	230f      	movs	r3, #15
 8003842:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003844:	2300      	movs	r3, #0
 8003846:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003848:	2300      	movs	r3, #0
 800384a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800384c:	2300      	movs	r3, #0
 800384e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003850:	2300      	movs	r3, #0
 8003852:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003854:	f107 030c 	add.w	r3, r7, #12
 8003858:	2100      	movs	r1, #0
 800385a:	4618      	mov	r0, r3
 800385c:	f003 ffba 	bl	80077d4 <HAL_RCC_ClockConfig>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8003866:	f000 fb91 	bl	8003f8c <Error_Handler>
  }
}
 800386a:	bf00      	nop
 800386c:	3750      	adds	r7, #80	; 0x50
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	40023800 	.word	0x40023800
 8003878:	40007000 	.word	0x40007000

0800387c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003882:	463b      	mov	r3, r7
 8003884:	2200      	movs	r2, #0
 8003886:	601a      	str	r2, [r3, #0]
 8003888:	605a      	str	r2, [r3, #4]
 800388a:	609a      	str	r2, [r3, #8]
 800388c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800388e:	4b21      	ldr	r3, [pc, #132]	; (8003914 <MX_ADC1_Init+0x98>)
 8003890:	4a21      	ldr	r2, [pc, #132]	; (8003918 <MX_ADC1_Init+0x9c>)
 8003892:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003894:	4b1f      	ldr	r3, [pc, #124]	; (8003914 <MX_ADC1_Init+0x98>)
 8003896:	2200      	movs	r2, #0
 8003898:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800389a:	4b1e      	ldr	r3, [pc, #120]	; (8003914 <MX_ADC1_Init+0x98>)
 800389c:	2200      	movs	r2, #0
 800389e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80038a0:	4b1c      	ldr	r3, [pc, #112]	; (8003914 <MX_ADC1_Init+0x98>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80038a6:	4b1b      	ldr	r3, [pc, #108]	; (8003914 <MX_ADC1_Init+0x98>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80038ac:	4b19      	ldr	r3, [pc, #100]	; (8003914 <MX_ADC1_Init+0x98>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80038b4:	4b17      	ldr	r3, [pc, #92]	; (8003914 <MX_ADC1_Init+0x98>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80038ba:	4b16      	ldr	r3, [pc, #88]	; (8003914 <MX_ADC1_Init+0x98>)
 80038bc:	4a17      	ldr	r2, [pc, #92]	; (800391c <MX_ADC1_Init+0xa0>)
 80038be:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80038c0:	4b14      	ldr	r3, [pc, #80]	; (8003914 <MX_ADC1_Init+0x98>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80038c6:	4b13      	ldr	r3, [pc, #76]	; (8003914 <MX_ADC1_Init+0x98>)
 80038c8:	2201      	movs	r2, #1
 80038ca:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80038cc:	4b11      	ldr	r3, [pc, #68]	; (8003914 <MX_ADC1_Init+0x98>)
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80038d4:	4b0f      	ldr	r3, [pc, #60]	; (8003914 <MX_ADC1_Init+0x98>)
 80038d6:	2201      	movs	r2, #1
 80038d8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80038da:	480e      	ldr	r0, [pc, #56]	; (8003914 <MX_ADC1_Init+0x98>)
 80038dc:	f001 f920 	bl	8004b20 <HAL_ADC_Init>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d001      	beq.n	80038ea <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80038e6:	f000 fb51 	bl	8003f8c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80038ea:	230a      	movs	r3, #10
 80038ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80038ee:	2301      	movs	r3, #1
 80038f0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80038f2:	2300      	movs	r3, #0
 80038f4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80038f6:	463b      	mov	r3, r7
 80038f8:	4619      	mov	r1, r3
 80038fa:	4806      	ldr	r0, [pc, #24]	; (8003914 <MX_ADC1_Init+0x98>)
 80038fc:	f001 faf2 	bl	8004ee4 <HAL_ADC_ConfigChannel>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d001      	beq.n	800390a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8003906:	f000 fb41 	bl	8003f8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800390a:	bf00      	nop
 800390c:	3710      	adds	r7, #16
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	20000734 	.word	0x20000734
 8003918:	40012000 	.word	0x40012000
 800391c:	0f000001 	.word	0x0f000001

08003920 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003924:	4b12      	ldr	r3, [pc, #72]	; (8003970 <MX_I2C1_Init+0x50>)
 8003926:	4a13      	ldr	r2, [pc, #76]	; (8003974 <MX_I2C1_Init+0x54>)
 8003928:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800392a:	4b11      	ldr	r3, [pc, #68]	; (8003970 <MX_I2C1_Init+0x50>)
 800392c:	4a12      	ldr	r2, [pc, #72]	; (8003978 <MX_I2C1_Init+0x58>)
 800392e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003930:	4b0f      	ldr	r3, [pc, #60]	; (8003970 <MX_I2C1_Init+0x50>)
 8003932:	2200      	movs	r2, #0
 8003934:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003936:	4b0e      	ldr	r3, [pc, #56]	; (8003970 <MX_I2C1_Init+0x50>)
 8003938:	2200      	movs	r2, #0
 800393a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800393c:	4b0c      	ldr	r3, [pc, #48]	; (8003970 <MX_I2C1_Init+0x50>)
 800393e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003942:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003944:	4b0a      	ldr	r3, [pc, #40]	; (8003970 <MX_I2C1_Init+0x50>)
 8003946:	2200      	movs	r2, #0
 8003948:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800394a:	4b09      	ldr	r3, [pc, #36]	; (8003970 <MX_I2C1_Init+0x50>)
 800394c:	2200      	movs	r2, #0
 800394e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003950:	4b07      	ldr	r3, [pc, #28]	; (8003970 <MX_I2C1_Init+0x50>)
 8003952:	2200      	movs	r2, #0
 8003954:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003956:	4b06      	ldr	r3, [pc, #24]	; (8003970 <MX_I2C1_Init+0x50>)
 8003958:	2200      	movs	r2, #0
 800395a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800395c:	4804      	ldr	r0, [pc, #16]	; (8003970 <MX_I2C1_Init+0x50>)
 800395e:	f002 fbab 	bl	80060b8 <HAL_I2C_Init>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d001      	beq.n	800396c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003968:	f000 fb10 	bl	8003f8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800396c:	bf00      	nop
 800396e:	bd80      	pop	{r7, pc}
 8003970:	2000077c 	.word	0x2000077c
 8003974:	40005400 	.word	0x40005400
 8003978:	00061a80 	.word	0x00061a80

0800397c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b096      	sub	sp, #88	; 0x58
 8003980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003982:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003986:	2200      	movs	r2, #0
 8003988:	601a      	str	r2, [r3, #0]
 800398a:	605a      	str	r2, [r3, #4]
 800398c:	609a      	str	r2, [r3, #8]
 800398e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003990:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003994:	2200      	movs	r2, #0
 8003996:	601a      	str	r2, [r3, #0]
 8003998:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800399a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800399e:	2200      	movs	r2, #0
 80039a0:	601a      	str	r2, [r3, #0]
 80039a2:	605a      	str	r2, [r3, #4]
 80039a4:	609a      	str	r2, [r3, #8]
 80039a6:	60da      	str	r2, [r3, #12]
 80039a8:	611a      	str	r2, [r3, #16]
 80039aa:	615a      	str	r2, [r3, #20]
 80039ac:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80039ae:	1d3b      	adds	r3, r7, #4
 80039b0:	2220      	movs	r2, #32
 80039b2:	2100      	movs	r1, #0
 80039b4:	4618      	mov	r0, r3
 80039b6:	f00b f86b 	bl	800ea90 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80039ba:	4b3e      	ldr	r3, [pc, #248]	; (8003ab4 <MX_TIM1_Init+0x138>)
 80039bc:	4a3e      	ldr	r2, [pc, #248]	; (8003ab8 <MX_TIM1_Init+0x13c>)
 80039be:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160;
 80039c0:	4b3c      	ldr	r3, [pc, #240]	; (8003ab4 <MX_TIM1_Init+0x138>)
 80039c2:	22a0      	movs	r2, #160	; 0xa0
 80039c4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039c6:	4b3b      	ldr	r3, [pc, #236]	; (8003ab4 <MX_TIM1_Init+0x138>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 80039cc:	4b39      	ldr	r3, [pc, #228]	; (8003ab4 <MX_TIM1_Init+0x138>)
 80039ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80039d2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039d4:	4b37      	ldr	r3, [pc, #220]	; (8003ab4 <MX_TIM1_Init+0x138>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80039da:	4b36      	ldr	r3, [pc, #216]	; (8003ab4 <MX_TIM1_Init+0x138>)
 80039dc:	2200      	movs	r2, #0
 80039de:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80039e0:	4b34      	ldr	r3, [pc, #208]	; (8003ab4 <MX_TIM1_Init+0x138>)
 80039e2:	2280      	movs	r2, #128	; 0x80
 80039e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80039e6:	4833      	ldr	r0, [pc, #204]	; (8003ab4 <MX_TIM1_Init+0x138>)
 80039e8:	f004 f946 	bl	8007c78 <HAL_TIM_Base_Init>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d001      	beq.n	80039f6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80039f2:	f000 facb 	bl	8003f8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039fa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80039fc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003a00:	4619      	mov	r1, r3
 8003a02:	482c      	ldr	r0, [pc, #176]	; (8003ab4 <MX_TIM1_Init+0x138>)
 8003a04:	f004 fd8a 	bl	800851c <HAL_TIM_ConfigClockSource>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d001      	beq.n	8003a12 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003a0e:	f000 fabd 	bl	8003f8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003a12:	4828      	ldr	r0, [pc, #160]	; (8003ab4 <MX_TIM1_Init+0x138>)
 8003a14:	f004 f9f0 	bl	8007df8 <HAL_TIM_PWM_Init>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8003a1e:	f000 fab5 	bl	8003f8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a22:	2300      	movs	r3, #0
 8003a24:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a26:	2300      	movs	r3, #0
 8003a28:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003a2a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003a2e:	4619      	mov	r1, r3
 8003a30:	4820      	ldr	r0, [pc, #128]	; (8003ab4 <MX_TIM1_Init+0x138>)
 8003a32:	f005 f973 	bl	8008d1c <HAL_TIMEx_MasterConfigSynchronization>
 8003a36:	4603      	mov	r3, r0
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d001      	beq.n	8003a40 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003a3c:	f000 faa6 	bl	8003f8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a40:	2360      	movs	r3, #96	; 0x60
 8003a42:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003a44:	2300      	movs	r3, #0
 8003a46:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a50:	2300      	movs	r3, #0
 8003a52:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003a54:	2300      	movs	r3, #0
 8003a56:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a60:	2200      	movs	r2, #0
 8003a62:	4619      	mov	r1, r3
 8003a64:	4813      	ldr	r0, [pc, #76]	; (8003ab4 <MX_TIM1_Init+0x138>)
 8003a66:	f004 fc97 	bl	8008398 <HAL_TIM_PWM_ConfigChannel>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d001      	beq.n	8003a74 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8003a70:	f000 fa8c 	bl	8003f8c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003a74:	2300      	movs	r3, #0
 8003a76:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003a80:	2300      	movs	r3, #0
 8003a82:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003a84:	2300      	movs	r3, #0
 8003a86:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003a88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a8c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003a92:	1d3b      	adds	r3, r7, #4
 8003a94:	4619      	mov	r1, r3
 8003a96:	4807      	ldr	r0, [pc, #28]	; (8003ab4 <MX_TIM1_Init+0x138>)
 8003a98:	f005 f9bc 	bl	8008e14 <HAL_TIMEx_ConfigBreakDeadTime>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d001      	beq.n	8003aa6 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8003aa2:	f000 fa73 	bl	8003f8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003aa6:	4803      	ldr	r0, [pc, #12]	; (8003ab4 <MX_TIM1_Init+0x138>)
 8003aa8:	f000 fc46 	bl	8004338 <HAL_TIM_MspPostInit>

}
 8003aac:	bf00      	nop
 8003aae:	3758      	adds	r7, #88	; 0x58
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	200007d0 	.word	0x200007d0
 8003ab8:	40010000 	.word	0x40010000

08003abc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b08c      	sub	sp, #48	; 0x30
 8003ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003ac2:	f107 030c 	add.w	r3, r7, #12
 8003ac6:	2224      	movs	r2, #36	; 0x24
 8003ac8:	2100      	movs	r1, #0
 8003aca:	4618      	mov	r0, r3
 8003acc:	f00a ffe0 	bl	800ea90 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ad0:	1d3b      	adds	r3, r7, #4
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	601a      	str	r2, [r3, #0]
 8003ad6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003ad8:	4b21      	ldr	r3, [pc, #132]	; (8003b60 <MX_TIM2_Init+0xa4>)
 8003ada:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003ade:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003ae0:	4b1f      	ldr	r3, [pc, #124]	; (8003b60 <MX_TIM2_Init+0xa4>)
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ae6:	4b1e      	ldr	r3, [pc, #120]	; (8003b60 <MX_TIM2_Init+0xa4>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8003aec:	4b1c      	ldr	r3, [pc, #112]	; (8003b60 <MX_TIM2_Init+0xa4>)
 8003aee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003af2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003af4:	4b1a      	ldr	r3, [pc, #104]	; (8003b60 <MX_TIM2_Init+0xa4>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003afa:	4b19      	ldr	r3, [pc, #100]	; (8003b60 <MX_TIM2_Init+0xa4>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003b00:	2303      	movs	r3, #3
 8003b02:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003b04:	2300      	movs	r3, #0
 8003b06:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8003b10:	230a      	movs	r3, #10
 8003b12:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003b14:	2300      	movs	r3, #0
 8003b16:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003b20:	2300      	movs	r3, #0
 8003b22:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003b24:	f107 030c 	add.w	r3, r7, #12
 8003b28:	4619      	mov	r1, r3
 8003b2a:	480d      	ldr	r0, [pc, #52]	; (8003b60 <MX_TIM2_Init+0xa4>)
 8003b2c:	f004 fa86 	bl	800803c <HAL_TIM_Encoder_Init>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d001      	beq.n	8003b3a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8003b36:	f000 fa29 	bl	8003f8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003b42:	1d3b      	adds	r3, r7, #4
 8003b44:	4619      	mov	r1, r3
 8003b46:	4806      	ldr	r0, [pc, #24]	; (8003b60 <MX_TIM2_Init+0xa4>)
 8003b48:	f005 f8e8 	bl	8008d1c <HAL_TIMEx_MasterConfigSynchronization>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d001      	beq.n	8003b56 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003b52:	f000 fa1b 	bl	8003f8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003b56:	bf00      	nop
 8003b58:	3730      	adds	r7, #48	; 0x30
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	20000818 	.word	0x20000818

08003b64 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b08c      	sub	sp, #48	; 0x30
 8003b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003b6a:	f107 030c 	add.w	r3, r7, #12
 8003b6e:	2224      	movs	r2, #36	; 0x24
 8003b70:	2100      	movs	r1, #0
 8003b72:	4618      	mov	r0, r3
 8003b74:	f00a ff8c 	bl	800ea90 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b78:	1d3b      	adds	r3, r7, #4
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	601a      	str	r2, [r3, #0]
 8003b7e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003b80:	4b20      	ldr	r3, [pc, #128]	; (8003c04 <MX_TIM3_Init+0xa0>)
 8003b82:	4a21      	ldr	r2, [pc, #132]	; (8003c08 <MX_TIM3_Init+0xa4>)
 8003b84:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003b86:	4b1f      	ldr	r3, [pc, #124]	; (8003c04 <MX_TIM3_Init+0xa0>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b8c:	4b1d      	ldr	r3, [pc, #116]	; (8003c04 <MX_TIM3_Init+0xa0>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003b92:	4b1c      	ldr	r3, [pc, #112]	; (8003c04 <MX_TIM3_Init+0xa0>)
 8003b94:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003b98:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b9a:	4b1a      	ldr	r3, [pc, #104]	; (8003c04 <MX_TIM3_Init+0xa0>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ba0:	4b18      	ldr	r3, [pc, #96]	; (8003c04 <MX_TIM3_Init+0xa0>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003baa:	2300      	movs	r3, #0
 8003bac:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8003bb6:	230a      	movs	r3, #10
 8003bb8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003bca:	f107 030c 	add.w	r3, r7, #12
 8003bce:	4619      	mov	r1, r3
 8003bd0:	480c      	ldr	r0, [pc, #48]	; (8003c04 <MX_TIM3_Init+0xa0>)
 8003bd2:	f004 fa33 	bl	800803c <HAL_TIM_Encoder_Init>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d001      	beq.n	8003be0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003bdc:	f000 f9d6 	bl	8003f8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003be0:	2300      	movs	r3, #0
 8003be2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003be4:	2300      	movs	r3, #0
 8003be6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003be8:	1d3b      	adds	r3, r7, #4
 8003bea:	4619      	mov	r1, r3
 8003bec:	4805      	ldr	r0, [pc, #20]	; (8003c04 <MX_TIM3_Init+0xa0>)
 8003bee:	f005 f895 	bl	8008d1c <HAL_TIMEx_MasterConfigSynchronization>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d001      	beq.n	8003bfc <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8003bf8:	f000 f9c8 	bl	8003f8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003bfc:	bf00      	nop
 8003bfe:	3730      	adds	r7, #48	; 0x30
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	20000860 	.word	0x20000860
 8003c08:	40000400 	.word	0x40000400

08003c0c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b096      	sub	sp, #88	; 0x58
 8003c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003c12:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003c16:	2200      	movs	r2, #0
 8003c18:	601a      	str	r2, [r3, #0]
 8003c1a:	605a      	str	r2, [r3, #4]
 8003c1c:	609a      	str	r2, [r3, #8]
 8003c1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c20:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003c24:	2200      	movs	r2, #0
 8003c26:	601a      	str	r2, [r3, #0]
 8003c28:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003c2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c2e:	2200      	movs	r2, #0
 8003c30:	601a      	str	r2, [r3, #0]
 8003c32:	605a      	str	r2, [r3, #4]
 8003c34:	609a      	str	r2, [r3, #8]
 8003c36:	60da      	str	r2, [r3, #12]
 8003c38:	611a      	str	r2, [r3, #16]
 8003c3a:	615a      	str	r2, [r3, #20]
 8003c3c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003c3e:	1d3b      	adds	r3, r7, #4
 8003c40:	2220      	movs	r2, #32
 8003c42:	2100      	movs	r1, #0
 8003c44:	4618      	mov	r0, r3
 8003c46:	f00a ff23 	bl	800ea90 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003c4a:	4b43      	ldr	r3, [pc, #268]	; (8003d58 <MX_TIM8_Init+0x14c>)
 8003c4c:	4a43      	ldr	r2, [pc, #268]	; (8003d5c <MX_TIM8_Init+0x150>)
 8003c4e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003c50:	4b41      	ldr	r3, [pc, #260]	; (8003d58 <MX_TIM8_Init+0x14c>)
 8003c52:	2200      	movs	r2, #0
 8003c54:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c56:	4b40      	ldr	r3, [pc, #256]	; (8003d58 <MX_TIM8_Init+0x14c>)
 8003c58:	2200      	movs	r2, #0
 8003c5a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 8003c5c:	4b3e      	ldr	r3, [pc, #248]	; (8003d58 <MX_TIM8_Init+0x14c>)
 8003c5e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8003c62:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c64:	4b3c      	ldr	r3, [pc, #240]	; (8003d58 <MX_TIM8_Init+0x14c>)
 8003c66:	2200      	movs	r2, #0
 8003c68:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003c6a:	4b3b      	ldr	r3, [pc, #236]	; (8003d58 <MX_TIM8_Init+0x14c>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c70:	4b39      	ldr	r3, [pc, #228]	; (8003d58 <MX_TIM8_Init+0x14c>)
 8003c72:	2200      	movs	r2, #0
 8003c74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003c76:	4838      	ldr	r0, [pc, #224]	; (8003d58 <MX_TIM8_Init+0x14c>)
 8003c78:	f003 fffe 	bl	8007c78 <HAL_TIM_Base_Init>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d001      	beq.n	8003c86 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8003c82:	f000 f983 	bl	8003f8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c8a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003c8c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003c90:	4619      	mov	r1, r3
 8003c92:	4831      	ldr	r0, [pc, #196]	; (8003d58 <MX_TIM8_Init+0x14c>)
 8003c94:	f004 fc42 	bl	800851c <HAL_TIM_ConfigClockSource>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d001      	beq.n	8003ca2 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8003c9e:	f000 f975 	bl	8003f8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003ca2:	482d      	ldr	r0, [pc, #180]	; (8003d58 <MX_TIM8_Init+0x14c>)
 8003ca4:	f004 f8a8 	bl	8007df8 <HAL_TIM_PWM_Init>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d001      	beq.n	8003cb2 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8003cae:	f000 f96d 	bl	8003f8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003cba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	4825      	ldr	r0, [pc, #148]	; (8003d58 <MX_TIM8_Init+0x14c>)
 8003cc2:	f005 f82b 	bl	8008d1c <HAL_TIMEx_MasterConfigSynchronization>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d001      	beq.n	8003cd0 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8003ccc:	f000 f95e 	bl	8003f8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003cd0:	2360      	movs	r3, #96	; 0x60
 8003cd2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003cec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	4619      	mov	r1, r3
 8003cf4:	4818      	ldr	r0, [pc, #96]	; (8003d58 <MX_TIM8_Init+0x14c>)
 8003cf6:	f004 fb4f 	bl	8008398 <HAL_TIM_PWM_ConfigChannel>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d001      	beq.n	8003d04 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8003d00:	f000 f944 	bl	8003f8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003d04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d08:	2204      	movs	r2, #4
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	4812      	ldr	r0, [pc, #72]	; (8003d58 <MX_TIM8_Init+0x14c>)
 8003d0e:	f004 fb43 	bl	8008398 <HAL_TIM_PWM_ConfigChannel>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d001      	beq.n	8003d1c <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8003d18:	f000 f938 	bl	8003f8c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003d20:	2300      	movs	r3, #0
 8003d22:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003d24:	2300      	movs	r3, #0
 8003d26:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003d30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d34:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003d36:	2300      	movs	r3, #0
 8003d38:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003d3a:	1d3b      	adds	r3, r7, #4
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	4806      	ldr	r0, [pc, #24]	; (8003d58 <MX_TIM8_Init+0x14c>)
 8003d40:	f005 f868 	bl	8008e14 <HAL_TIMEx_ConfigBreakDeadTime>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d001      	beq.n	8003d4e <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8003d4a:	f000 f91f 	bl	8003f8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003d4e:	bf00      	nop
 8003d50:	3758      	adds	r7, #88	; 0x58
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	200008a8 	.word	0x200008a8
 8003d5c:	40010400 	.word	0x40010400

08003d60 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003d64:	4b11      	ldr	r3, [pc, #68]	; (8003dac <MX_USART3_UART_Init+0x4c>)
 8003d66:	4a12      	ldr	r2, [pc, #72]	; (8003db0 <MX_USART3_UART_Init+0x50>)
 8003d68:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003d6a:	4b10      	ldr	r3, [pc, #64]	; (8003dac <MX_USART3_UART_Init+0x4c>)
 8003d6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003d70:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003d72:	4b0e      	ldr	r3, [pc, #56]	; (8003dac <MX_USART3_UART_Init+0x4c>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003d78:	4b0c      	ldr	r3, [pc, #48]	; (8003dac <MX_USART3_UART_Init+0x4c>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003d7e:	4b0b      	ldr	r3, [pc, #44]	; (8003dac <MX_USART3_UART_Init+0x4c>)
 8003d80:	2200      	movs	r2, #0
 8003d82:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003d84:	4b09      	ldr	r3, [pc, #36]	; (8003dac <MX_USART3_UART_Init+0x4c>)
 8003d86:	220c      	movs	r2, #12
 8003d88:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d8a:	4b08      	ldr	r3, [pc, #32]	; (8003dac <MX_USART3_UART_Init+0x4c>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d90:	4b06      	ldr	r3, [pc, #24]	; (8003dac <MX_USART3_UART_Init+0x4c>)
 8003d92:	2200      	movs	r2, #0
 8003d94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003d96:	4805      	ldr	r0, [pc, #20]	; (8003dac <MX_USART3_UART_Init+0x4c>)
 8003d98:	f005 f8a2 	bl	8008ee0 <HAL_UART_Init>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003da2:	f000 f8f3 	bl	8003f8c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003da6:	bf00      	nop
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	200008f0 	.word	0x200008f0
 8003db0:	40004800 	.word	0x40004800

08003db4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003dba:	2300      	movs	r3, #0
 8003dbc:	607b      	str	r3, [r7, #4]
 8003dbe:	4b10      	ldr	r3, [pc, #64]	; (8003e00 <MX_DMA_Init+0x4c>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc2:	4a0f      	ldr	r2, [pc, #60]	; (8003e00 <MX_DMA_Init+0x4c>)
 8003dc4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8003dca:	4b0d      	ldr	r3, [pc, #52]	; (8003e00 <MX_DMA_Init+0x4c>)
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003dd2:	607b      	str	r3, [r7, #4]
 8003dd4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	2105      	movs	r1, #5
 8003dda:	200c      	movs	r0, #12
 8003ddc:	f001 fb58 	bl	8005490 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8003de0:	200c      	movs	r0, #12
 8003de2:	f001 fb71 	bl	80054c8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8003de6:	2200      	movs	r2, #0
 8003de8:	2105      	movs	r1, #5
 8003dea:	200e      	movs	r0, #14
 8003dec:	f001 fb50 	bl	8005490 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8003df0:	200e      	movs	r0, #14
 8003df2:	f001 fb69 	bl	80054c8 <HAL_NVIC_EnableIRQ>

}
 8003df6:	bf00      	nop
 8003df8:	3708      	adds	r7, #8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	40023800 	.word	0x40023800

08003e04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b08a      	sub	sp, #40	; 0x28
 8003e08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e0a:	f107 0314 	add.w	r3, r7, #20
 8003e0e:	2200      	movs	r2, #0
 8003e10:	601a      	str	r2, [r3, #0]
 8003e12:	605a      	str	r2, [r3, #4]
 8003e14:	609a      	str	r2, [r3, #8]
 8003e16:	60da      	str	r2, [r3, #12]
 8003e18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	613b      	str	r3, [r7, #16]
 8003e1e:	4b4a      	ldr	r3, [pc, #296]	; (8003f48 <MX_GPIO_Init+0x144>)
 8003e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e22:	4a49      	ldr	r2, [pc, #292]	; (8003f48 <MX_GPIO_Init+0x144>)
 8003e24:	f043 0310 	orr.w	r3, r3, #16
 8003e28:	6313      	str	r3, [r2, #48]	; 0x30
 8003e2a:	4b47      	ldr	r3, [pc, #284]	; (8003f48 <MX_GPIO_Init+0x144>)
 8003e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e2e:	f003 0310 	and.w	r3, r3, #16
 8003e32:	613b      	str	r3, [r7, #16]
 8003e34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e36:	2300      	movs	r3, #0
 8003e38:	60fb      	str	r3, [r7, #12]
 8003e3a:	4b43      	ldr	r3, [pc, #268]	; (8003f48 <MX_GPIO_Init+0x144>)
 8003e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3e:	4a42      	ldr	r2, [pc, #264]	; (8003f48 <MX_GPIO_Init+0x144>)
 8003e40:	f043 0304 	orr.w	r3, r3, #4
 8003e44:	6313      	str	r3, [r2, #48]	; 0x30
 8003e46:	4b40      	ldr	r3, [pc, #256]	; (8003f48 <MX_GPIO_Init+0x144>)
 8003e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e4a:	f003 0304 	and.w	r3, r3, #4
 8003e4e:	60fb      	str	r3, [r7, #12]
 8003e50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e52:	2300      	movs	r3, #0
 8003e54:	60bb      	str	r3, [r7, #8]
 8003e56:	4b3c      	ldr	r3, [pc, #240]	; (8003f48 <MX_GPIO_Init+0x144>)
 8003e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5a:	4a3b      	ldr	r2, [pc, #236]	; (8003f48 <MX_GPIO_Init+0x144>)
 8003e5c:	f043 0301 	orr.w	r3, r3, #1
 8003e60:	6313      	str	r3, [r2, #48]	; 0x30
 8003e62:	4b39      	ldr	r3, [pc, #228]	; (8003f48 <MX_GPIO_Init+0x144>)
 8003e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	60bb      	str	r3, [r7, #8]
 8003e6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e6e:	2300      	movs	r3, #0
 8003e70:	607b      	str	r3, [r7, #4]
 8003e72:	4b35      	ldr	r3, [pc, #212]	; (8003f48 <MX_GPIO_Init+0x144>)
 8003e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e76:	4a34      	ldr	r2, [pc, #208]	; (8003f48 <MX_GPIO_Init+0x144>)
 8003e78:	f043 0308 	orr.w	r3, r3, #8
 8003e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e7e:	4b32      	ldr	r3, [pc, #200]	; (8003f48 <MX_GPIO_Init+0x144>)
 8003e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e82:	f003 0308 	and.w	r3, r3, #8
 8003e86:	607b      	str	r3, [r7, #4]
 8003e88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	603b      	str	r3, [r7, #0]
 8003e8e:	4b2e      	ldr	r3, [pc, #184]	; (8003f48 <MX_GPIO_Init+0x144>)
 8003e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e92:	4a2d      	ldr	r2, [pc, #180]	; (8003f48 <MX_GPIO_Init+0x144>)
 8003e94:	f043 0302 	orr.w	r3, r3, #2
 8003e98:	6313      	str	r3, [r2, #48]	; 0x30
 8003e9a:	4b2b      	ldr	r3, [pc, #172]	; (8003f48 <MX_GPIO_Init+0x144>)
 8003e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	603b      	str	r3, [r7, #0]
 8003ea4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCLK_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f44f 61bc 	mov.w	r1, #1504	; 0x5e0
 8003eac:	4827      	ldr	r0, [pc, #156]	; (8003f4c <MX_GPIO_Init+0x148>)
 8003eae:	f002 f8b7 	bl	8006020 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin, GPIO_PIN_RESET);
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	213c      	movs	r1, #60	; 0x3c
 8003eb6:	4826      	ldr	r0, [pc, #152]	; (8003f50 <MX_GPIO_Init+0x14c>)
 8003eb8:	f002 f8b2 	bl	8006020 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCLK_Pin OLED_SDA_Pin OLED_RST_Pin OLED_DC_Pin */
  GPIO_InitStruct.Pin = OLED_SCLK_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin;
 8003ebc:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8003ec0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003eca:	2302      	movs	r3, #2
 8003ecc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003ece:	f107 0314 	add.w	r3, r7, #20
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	481d      	ldr	r0, [pc, #116]	; (8003f4c <MX_GPIO_Init+0x148>)
 8003ed6:	f001 ff07 	bl	8005ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin;
 8003eda:	233c      	movs	r3, #60	; 0x3c
 8003edc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eea:	f107 0314 	add.w	r3, r7, #20
 8003eee:	4619      	mov	r1, r3
 8003ef0:	4817      	ldr	r0, [pc, #92]	; (8003f50 <MX_GPIO_Init+0x14c>)
 8003ef2:	f001 fef9 	bl	8005ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 8003ef6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003efa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003efc:	2301      	movs	r3, #1
 8003efe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f00:	2300      	movs	r3, #0
 8003f02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003f04:	2301      	movs	r3, #1
 8003f06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8003f08:	f107 0314 	add.w	r3, r7, #20
 8003f0c:	4619      	mov	r1, r3
 8003f0e:	480f      	ldr	r0, [pc, #60]	; (8003f4c <MX_GPIO_Init+0x148>)
 8003f10:	f001 feea 	bl	8005ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003f14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003f1a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003f1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f20:	2300      	movs	r3, #0
 8003f22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f24:	f107 0314 	add.w	r3, r7, #20
 8003f28:	4619      	mov	r1, r3
 8003f2a:	480a      	ldr	r0, [pc, #40]	; (8003f54 <MX_GPIO_Init+0x150>)
 8003f2c:	f001 fedc 	bl	8005ce8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8003f30:	2200      	movs	r2, #0
 8003f32:	2105      	movs	r1, #5
 8003f34:	2017      	movs	r0, #23
 8003f36:	f001 faab 	bl	8005490 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003f3a:	2017      	movs	r0, #23
 8003f3c:	f001 fac4 	bl	80054c8 <HAL_NVIC_EnableIRQ>

}
 8003f40:	bf00      	nop
 8003f42:	3728      	adds	r7, #40	; 0x28
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40023800 	.word	0x40023800
 8003f4c:	40021000 	.word	0x40021000
 8003f50:	40020000 	.word	0x40020000
 8003f54:	40020c00 	.word	0x40020c00

08003f58 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
	/* Infinite loop */

	for (;;) {

		//OLED_Refresh_Gram(); // Refresh Ram
		osDelay(50);
 8003f60:	2032      	movs	r0, #50	; 0x32
 8003f62:	f006 fbfb 	bl	800a75c <osDelay>
 8003f66:	e7fb      	b.n	8003f60 <StartDefaultTask+0x8>

08003f68 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b082      	sub	sp, #8
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a04      	ldr	r2, [pc, #16]	; (8003f88 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d101      	bne.n	8003f7e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003f7a:	f000 fd8d 	bl	8004a98 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003f7e:	bf00      	nop
 8003f80:	3708      	adds	r7, #8
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	40001400 	.word	0x40001400

08003f8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003f90:	b672      	cpsid	i
}
 8003f92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003f94:	e7fe      	b.n	8003f94 <Error_Handler+0x8>
	...

08003f98 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	607b      	str	r3, [r7, #4]
 8003fa2:	4b12      	ldr	r3, [pc, #72]	; (8003fec <HAL_MspInit+0x54>)
 8003fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa6:	4a11      	ldr	r2, [pc, #68]	; (8003fec <HAL_MspInit+0x54>)
 8003fa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fac:	6453      	str	r3, [r2, #68]	; 0x44
 8003fae:	4b0f      	ldr	r3, [pc, #60]	; (8003fec <HAL_MspInit+0x54>)
 8003fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fb6:	607b      	str	r3, [r7, #4]
 8003fb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fba:	2300      	movs	r3, #0
 8003fbc:	603b      	str	r3, [r7, #0]
 8003fbe:	4b0b      	ldr	r3, [pc, #44]	; (8003fec <HAL_MspInit+0x54>)
 8003fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc2:	4a0a      	ldr	r2, [pc, #40]	; (8003fec <HAL_MspInit+0x54>)
 8003fc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fc8:	6413      	str	r3, [r2, #64]	; 0x40
 8003fca:	4b08      	ldr	r3, [pc, #32]	; (8003fec <HAL_MspInit+0x54>)
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fd2:	603b      	str	r3, [r7, #0]
 8003fd4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	210f      	movs	r1, #15
 8003fda:	f06f 0001 	mvn.w	r0, #1
 8003fde:	f001 fa57 	bl	8005490 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003fe2:	bf00      	nop
 8003fe4:	3708      	adds	r7, #8
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	40023800 	.word	0x40023800

08003ff0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b08a      	sub	sp, #40	; 0x28
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ff8:	f107 0314 	add.w	r3, r7, #20
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	601a      	str	r2, [r3, #0]
 8004000:	605a      	str	r2, [r3, #4]
 8004002:	609a      	str	r2, [r3, #8]
 8004004:	60da      	str	r2, [r3, #12]
 8004006:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a17      	ldr	r2, [pc, #92]	; (800406c <HAL_ADC_MspInit+0x7c>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d127      	bne.n	8004062 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004012:	2300      	movs	r3, #0
 8004014:	613b      	str	r3, [r7, #16]
 8004016:	4b16      	ldr	r3, [pc, #88]	; (8004070 <HAL_ADC_MspInit+0x80>)
 8004018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800401a:	4a15      	ldr	r2, [pc, #84]	; (8004070 <HAL_ADC_MspInit+0x80>)
 800401c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004020:	6453      	str	r3, [r2, #68]	; 0x44
 8004022:	4b13      	ldr	r3, [pc, #76]	; (8004070 <HAL_ADC_MspInit+0x80>)
 8004024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800402a:	613b      	str	r3, [r7, #16]
 800402c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800402e:	2300      	movs	r3, #0
 8004030:	60fb      	str	r3, [r7, #12]
 8004032:	4b0f      	ldr	r3, [pc, #60]	; (8004070 <HAL_ADC_MspInit+0x80>)
 8004034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004036:	4a0e      	ldr	r2, [pc, #56]	; (8004070 <HAL_ADC_MspInit+0x80>)
 8004038:	f043 0304 	orr.w	r3, r3, #4
 800403c:	6313      	str	r3, [r2, #48]	; 0x30
 800403e:	4b0c      	ldr	r3, [pc, #48]	; (8004070 <HAL_ADC_MspInit+0x80>)
 8004040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004042:	f003 0304 	and.w	r3, r3, #4
 8004046:	60fb      	str	r3, [r7, #12]
 8004048:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800404a:	2301      	movs	r3, #1
 800404c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800404e:	2303      	movs	r3, #3
 8004050:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004052:	2300      	movs	r3, #0
 8004054:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004056:	f107 0314 	add.w	r3, r7, #20
 800405a:	4619      	mov	r1, r3
 800405c:	4805      	ldr	r0, [pc, #20]	; (8004074 <HAL_ADC_MspInit+0x84>)
 800405e:	f001 fe43 	bl	8005ce8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004062:	bf00      	nop
 8004064:	3728      	adds	r7, #40	; 0x28
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	40012000 	.word	0x40012000
 8004070:	40023800 	.word	0x40023800
 8004074:	40020800 	.word	0x40020800

08004078 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b08a      	sub	sp, #40	; 0x28
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004080:	f107 0314 	add.w	r3, r7, #20
 8004084:	2200      	movs	r2, #0
 8004086:	601a      	str	r2, [r3, #0]
 8004088:	605a      	str	r2, [r3, #4]
 800408a:	609a      	str	r2, [r3, #8]
 800408c:	60da      	str	r2, [r3, #12]
 800408e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a19      	ldr	r2, [pc, #100]	; (80040fc <HAL_I2C_MspInit+0x84>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d12c      	bne.n	80040f4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800409a:	2300      	movs	r3, #0
 800409c:	613b      	str	r3, [r7, #16]
 800409e:	4b18      	ldr	r3, [pc, #96]	; (8004100 <HAL_I2C_MspInit+0x88>)
 80040a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a2:	4a17      	ldr	r2, [pc, #92]	; (8004100 <HAL_I2C_MspInit+0x88>)
 80040a4:	f043 0302 	orr.w	r3, r3, #2
 80040a8:	6313      	str	r3, [r2, #48]	; 0x30
 80040aa:	4b15      	ldr	r3, [pc, #84]	; (8004100 <HAL_I2C_MspInit+0x88>)
 80040ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ae:	f003 0302 	and.w	r3, r3, #2
 80040b2:	613b      	str	r3, [r7, #16]
 80040b4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80040b6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80040ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040bc:	2312      	movs	r3, #18
 80040be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040c0:	2300      	movs	r3, #0
 80040c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040c4:	2303      	movs	r3, #3
 80040c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80040c8:	2304      	movs	r3, #4
 80040ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040cc:	f107 0314 	add.w	r3, r7, #20
 80040d0:	4619      	mov	r1, r3
 80040d2:	480c      	ldr	r0, [pc, #48]	; (8004104 <HAL_I2C_MspInit+0x8c>)
 80040d4:	f001 fe08 	bl	8005ce8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80040d8:	2300      	movs	r3, #0
 80040da:	60fb      	str	r3, [r7, #12]
 80040dc:	4b08      	ldr	r3, [pc, #32]	; (8004100 <HAL_I2C_MspInit+0x88>)
 80040de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e0:	4a07      	ldr	r2, [pc, #28]	; (8004100 <HAL_I2C_MspInit+0x88>)
 80040e2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80040e6:	6413      	str	r3, [r2, #64]	; 0x40
 80040e8:	4b05      	ldr	r3, [pc, #20]	; (8004100 <HAL_I2C_MspInit+0x88>)
 80040ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040f0:	60fb      	str	r3, [r7, #12]
 80040f2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80040f4:	bf00      	nop
 80040f6:	3728      	adds	r7, #40	; 0x28
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	40005400 	.word	0x40005400
 8004100:	40023800 	.word	0x40023800
 8004104:	40020400 	.word	0x40020400

08004108 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b08c      	sub	sp, #48	; 0x30
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004110:	f107 031c 	add.w	r3, r7, #28
 8004114:	2200      	movs	r2, #0
 8004116:	601a      	str	r2, [r3, #0]
 8004118:	605a      	str	r2, [r3, #4]
 800411a:	609a      	str	r2, [r3, #8]
 800411c:	60da      	str	r2, [r3, #12]
 800411e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a32      	ldr	r2, [pc, #200]	; (80041f0 <HAL_TIM_Base_MspInit+0xe8>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d12d      	bne.n	8004186 <HAL_TIM_Base_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800412a:	2300      	movs	r3, #0
 800412c:	61bb      	str	r3, [r7, #24]
 800412e:	4b31      	ldr	r3, [pc, #196]	; (80041f4 <HAL_TIM_Base_MspInit+0xec>)
 8004130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004132:	4a30      	ldr	r2, [pc, #192]	; (80041f4 <HAL_TIM_Base_MspInit+0xec>)
 8004134:	f043 0301 	orr.w	r3, r3, #1
 8004138:	6453      	str	r3, [r2, #68]	; 0x44
 800413a:	4b2e      	ldr	r3, [pc, #184]	; (80041f4 <HAL_TIM_Base_MspInit+0xec>)
 800413c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800413e:	f003 0301 	and.w	r3, r3, #1
 8004142:	61bb      	str	r3, [r7, #24]
 8004144:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004146:	2300      	movs	r3, #0
 8004148:	617b      	str	r3, [r7, #20]
 800414a:	4b2a      	ldr	r3, [pc, #168]	; (80041f4 <HAL_TIM_Base_MspInit+0xec>)
 800414c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800414e:	4a29      	ldr	r2, [pc, #164]	; (80041f4 <HAL_TIM_Base_MspInit+0xec>)
 8004150:	f043 0310 	orr.w	r3, r3, #16
 8004154:	6313      	str	r3, [r2, #48]	; 0x30
 8004156:	4b27      	ldr	r3, [pc, #156]	; (80041f4 <HAL_TIM_Base_MspInit+0xec>)
 8004158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800415a:	f003 0310 	and.w	r3, r3, #16
 800415e:	617b      	str	r3, [r7, #20]
 8004160:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Servo_Pin;
 8004162:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004166:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004168:	2302      	movs	r3, #2
 800416a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800416c:	2300      	movs	r3, #0
 800416e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004170:	2300      	movs	r3, #0
 8004172:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004174:	2301      	movs	r3, #1
 8004176:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Servo_GPIO_Port, &GPIO_InitStruct);
 8004178:	f107 031c 	add.w	r3, r7, #28
 800417c:	4619      	mov	r1, r3
 800417e:	481e      	ldr	r0, [pc, #120]	; (80041f8 <HAL_TIM_Base_MspInit+0xf0>)
 8004180:	f001 fdb2 	bl	8005ce8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004184:	e030      	b.n	80041e8 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM8)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a1c      	ldr	r2, [pc, #112]	; (80041fc <HAL_TIM_Base_MspInit+0xf4>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d12b      	bne.n	80041e8 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004190:	2300      	movs	r3, #0
 8004192:	613b      	str	r3, [r7, #16]
 8004194:	4b17      	ldr	r3, [pc, #92]	; (80041f4 <HAL_TIM_Base_MspInit+0xec>)
 8004196:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004198:	4a16      	ldr	r2, [pc, #88]	; (80041f4 <HAL_TIM_Base_MspInit+0xec>)
 800419a:	f043 0302 	orr.w	r3, r3, #2
 800419e:	6453      	str	r3, [r2, #68]	; 0x44
 80041a0:	4b14      	ldr	r3, [pc, #80]	; (80041f4 <HAL_TIM_Base_MspInit+0xec>)
 80041a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041a4:	f003 0302 	and.w	r3, r3, #2
 80041a8:	613b      	str	r3, [r7, #16]
 80041aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041ac:	2300      	movs	r3, #0
 80041ae:	60fb      	str	r3, [r7, #12]
 80041b0:	4b10      	ldr	r3, [pc, #64]	; (80041f4 <HAL_TIM_Base_MspInit+0xec>)
 80041b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b4:	4a0f      	ldr	r2, [pc, #60]	; (80041f4 <HAL_TIM_Base_MspInit+0xec>)
 80041b6:	f043 0304 	orr.w	r3, r3, #4
 80041ba:	6313      	str	r3, [r2, #48]	; 0x30
 80041bc:	4b0d      	ldr	r3, [pc, #52]	; (80041f4 <HAL_TIM_Base_MspInit+0xec>)
 80041be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041c0:	f003 0304 	and.w	r3, r3, #4
 80041c4:	60fb      	str	r3, [r7, #12]
 80041c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 80041c8:	23c0      	movs	r3, #192	; 0xc0
 80041ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041cc:	2302      	movs	r3, #2
 80041ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041d0:	2300      	movs	r3, #0
 80041d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041d4:	2300      	movs	r3, #0
 80041d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80041d8:	2303      	movs	r3, #3
 80041da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041dc:	f107 031c 	add.w	r3, r7, #28
 80041e0:	4619      	mov	r1, r3
 80041e2:	4807      	ldr	r0, [pc, #28]	; (8004200 <HAL_TIM_Base_MspInit+0xf8>)
 80041e4:	f001 fd80 	bl	8005ce8 <HAL_GPIO_Init>
}
 80041e8:	bf00      	nop
 80041ea:	3730      	adds	r7, #48	; 0x30
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	40010000 	.word	0x40010000
 80041f4:	40023800 	.word	0x40023800
 80041f8:	40021000 	.word	0x40021000
 80041fc:	40010400 	.word	0x40010400
 8004200:	40020800 	.word	0x40020800

08004204 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b08c      	sub	sp, #48	; 0x30
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800420c:	f107 031c 	add.w	r3, r7, #28
 8004210:	2200      	movs	r2, #0
 8004212:	601a      	str	r2, [r3, #0]
 8004214:	605a      	str	r2, [r3, #4]
 8004216:	609a      	str	r2, [r3, #8]
 8004218:	60da      	str	r2, [r3, #12]
 800421a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004224:	d14b      	bne.n	80042be <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004226:	2300      	movs	r3, #0
 8004228:	61bb      	str	r3, [r7, #24]
 800422a:	4b3f      	ldr	r3, [pc, #252]	; (8004328 <HAL_TIM_Encoder_MspInit+0x124>)
 800422c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422e:	4a3e      	ldr	r2, [pc, #248]	; (8004328 <HAL_TIM_Encoder_MspInit+0x124>)
 8004230:	f043 0301 	orr.w	r3, r3, #1
 8004234:	6413      	str	r3, [r2, #64]	; 0x40
 8004236:	4b3c      	ldr	r3, [pc, #240]	; (8004328 <HAL_TIM_Encoder_MspInit+0x124>)
 8004238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	61bb      	str	r3, [r7, #24]
 8004240:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004242:	2300      	movs	r3, #0
 8004244:	617b      	str	r3, [r7, #20]
 8004246:	4b38      	ldr	r3, [pc, #224]	; (8004328 <HAL_TIM_Encoder_MspInit+0x124>)
 8004248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800424a:	4a37      	ldr	r2, [pc, #220]	; (8004328 <HAL_TIM_Encoder_MspInit+0x124>)
 800424c:	f043 0301 	orr.w	r3, r3, #1
 8004250:	6313      	str	r3, [r2, #48]	; 0x30
 8004252:	4b35      	ldr	r3, [pc, #212]	; (8004328 <HAL_TIM_Encoder_MspInit+0x124>)
 8004254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	617b      	str	r3, [r7, #20]
 800425c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800425e:	2300      	movs	r3, #0
 8004260:	613b      	str	r3, [r7, #16]
 8004262:	4b31      	ldr	r3, [pc, #196]	; (8004328 <HAL_TIM_Encoder_MspInit+0x124>)
 8004264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004266:	4a30      	ldr	r2, [pc, #192]	; (8004328 <HAL_TIM_Encoder_MspInit+0x124>)
 8004268:	f043 0302 	orr.w	r3, r3, #2
 800426c:	6313      	str	r3, [r2, #48]	; 0x30
 800426e:	4b2e      	ldr	r3, [pc, #184]	; (8004328 <HAL_TIM_Encoder_MspInit+0x124>)
 8004270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004272:	f003 0302 	and.w	r3, r3, #2
 8004276:	613b      	str	r3, [r7, #16]
 8004278:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800427a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800427e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004280:	2302      	movs	r3, #2
 8004282:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004284:	2300      	movs	r3, #0
 8004286:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004288:	2300      	movs	r3, #0
 800428a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800428c:	2301      	movs	r3, #1
 800428e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004290:	f107 031c 	add.w	r3, r7, #28
 8004294:	4619      	mov	r1, r3
 8004296:	4825      	ldr	r0, [pc, #148]	; (800432c <HAL_TIM_Encoder_MspInit+0x128>)
 8004298:	f001 fd26 	bl	8005ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800429c:	2308      	movs	r3, #8
 800429e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042a0:	2302      	movs	r3, #2
 80042a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a4:	2300      	movs	r3, #0
 80042a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042a8:	2300      	movs	r3, #0
 80042aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80042ac:	2301      	movs	r3, #1
 80042ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042b0:	f107 031c 	add.w	r3, r7, #28
 80042b4:	4619      	mov	r1, r3
 80042b6:	481e      	ldr	r0, [pc, #120]	; (8004330 <HAL_TIM_Encoder_MspInit+0x12c>)
 80042b8:	f001 fd16 	bl	8005ce8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80042bc:	e030      	b.n	8004320 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a1c      	ldr	r2, [pc, #112]	; (8004334 <HAL_TIM_Encoder_MspInit+0x130>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d12b      	bne.n	8004320 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80042c8:	2300      	movs	r3, #0
 80042ca:	60fb      	str	r3, [r7, #12]
 80042cc:	4b16      	ldr	r3, [pc, #88]	; (8004328 <HAL_TIM_Encoder_MspInit+0x124>)
 80042ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d0:	4a15      	ldr	r2, [pc, #84]	; (8004328 <HAL_TIM_Encoder_MspInit+0x124>)
 80042d2:	f043 0302 	orr.w	r3, r3, #2
 80042d6:	6413      	str	r3, [r2, #64]	; 0x40
 80042d8:	4b13      	ldr	r3, [pc, #76]	; (8004328 <HAL_TIM_Encoder_MspInit+0x124>)
 80042da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	60fb      	str	r3, [r7, #12]
 80042e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042e4:	2300      	movs	r3, #0
 80042e6:	60bb      	str	r3, [r7, #8]
 80042e8:	4b0f      	ldr	r3, [pc, #60]	; (8004328 <HAL_TIM_Encoder_MspInit+0x124>)
 80042ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ec:	4a0e      	ldr	r2, [pc, #56]	; (8004328 <HAL_TIM_Encoder_MspInit+0x124>)
 80042ee:	f043 0301 	orr.w	r3, r3, #1
 80042f2:	6313      	str	r3, [r2, #48]	; 0x30
 80042f4:	4b0c      	ldr	r3, [pc, #48]	; (8004328 <HAL_TIM_Encoder_MspInit+0x124>)
 80042f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042f8:	f003 0301 	and.w	r3, r3, #1
 80042fc:	60bb      	str	r3, [r7, #8]
 80042fe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004300:	23c0      	movs	r3, #192	; 0xc0
 8004302:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004304:	2302      	movs	r3, #2
 8004306:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004308:	2300      	movs	r3, #0
 800430a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800430c:	2300      	movs	r3, #0
 800430e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004310:	2302      	movs	r3, #2
 8004312:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004314:	f107 031c 	add.w	r3, r7, #28
 8004318:	4619      	mov	r1, r3
 800431a:	4804      	ldr	r0, [pc, #16]	; (800432c <HAL_TIM_Encoder_MspInit+0x128>)
 800431c:	f001 fce4 	bl	8005ce8 <HAL_GPIO_Init>
}
 8004320:	bf00      	nop
 8004322:	3730      	adds	r7, #48	; 0x30
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	40023800 	.word	0x40023800
 800432c:	40020000 	.word	0x40020000
 8004330:	40020400 	.word	0x40020400
 8004334:	40000400 	.word	0x40000400

08004338 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b088      	sub	sp, #32
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004340:	f107 030c 	add.w	r3, r7, #12
 8004344:	2200      	movs	r2, #0
 8004346:	601a      	str	r2, [r3, #0]
 8004348:	605a      	str	r2, [r3, #4]
 800434a:	609a      	str	r2, [r3, #8]
 800434c:	60da      	str	r2, [r3, #12]
 800434e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a12      	ldr	r2, [pc, #72]	; (80043a0 <HAL_TIM_MspPostInit+0x68>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d11e      	bne.n	8004398 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800435a:	2300      	movs	r3, #0
 800435c:	60bb      	str	r3, [r7, #8]
 800435e:	4b11      	ldr	r3, [pc, #68]	; (80043a4 <HAL_TIM_MspPostInit+0x6c>)
 8004360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004362:	4a10      	ldr	r2, [pc, #64]	; (80043a4 <HAL_TIM_MspPostInit+0x6c>)
 8004364:	f043 0310 	orr.w	r3, r3, #16
 8004368:	6313      	str	r3, [r2, #48]	; 0x30
 800436a:	4b0e      	ldr	r3, [pc, #56]	; (80043a4 <HAL_TIM_MspPostInit+0x6c>)
 800436c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800436e:	f003 0310 	and.w	r3, r3, #16
 8004372:	60bb      	str	r3, [r7, #8]
 8004374:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004376:	f44f 7300 	mov.w	r3, #512	; 0x200
 800437a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800437c:	2302      	movs	r3, #2
 800437e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004380:	2300      	movs	r3, #0
 8004382:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004384:	2300      	movs	r3, #0
 8004386:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004388:	2301      	movs	r3, #1
 800438a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800438c:	f107 030c 	add.w	r3, r7, #12
 8004390:	4619      	mov	r1, r3
 8004392:	4805      	ldr	r0, [pc, #20]	; (80043a8 <HAL_TIM_MspPostInit+0x70>)
 8004394:	f001 fca8 	bl	8005ce8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004398:	bf00      	nop
 800439a:	3720      	adds	r7, #32
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	40010000 	.word	0x40010000
 80043a4:	40023800 	.word	0x40023800
 80043a8:	40021000 	.word	0x40021000

080043ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b08a      	sub	sp, #40	; 0x28
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043b4:	f107 0314 	add.w	r3, r7, #20
 80043b8:	2200      	movs	r2, #0
 80043ba:	601a      	str	r2, [r3, #0]
 80043bc:	605a      	str	r2, [r3, #4]
 80043be:	609a      	str	r2, [r3, #8]
 80043c0:	60da      	str	r2, [r3, #12]
 80043c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a55      	ldr	r2, [pc, #340]	; (8004520 <HAL_UART_MspInit+0x174>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	f040 80a4 	bne.w	8004518 <HAL_UART_MspInit+0x16c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80043d0:	2300      	movs	r3, #0
 80043d2:	613b      	str	r3, [r7, #16]
 80043d4:	4b53      	ldr	r3, [pc, #332]	; (8004524 <HAL_UART_MspInit+0x178>)
 80043d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d8:	4a52      	ldr	r2, [pc, #328]	; (8004524 <HAL_UART_MspInit+0x178>)
 80043da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043de:	6413      	str	r3, [r2, #64]	; 0x40
 80043e0:	4b50      	ldr	r3, [pc, #320]	; (8004524 <HAL_UART_MspInit+0x178>)
 80043e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043e8:	613b      	str	r3, [r7, #16]
 80043ea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043ec:	2300      	movs	r3, #0
 80043ee:	60fb      	str	r3, [r7, #12]
 80043f0:	4b4c      	ldr	r3, [pc, #304]	; (8004524 <HAL_UART_MspInit+0x178>)
 80043f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f4:	4a4b      	ldr	r2, [pc, #300]	; (8004524 <HAL_UART_MspInit+0x178>)
 80043f6:	f043 0304 	orr.w	r3, r3, #4
 80043fa:	6313      	str	r3, [r2, #48]	; 0x30
 80043fc:	4b49      	ldr	r3, [pc, #292]	; (8004524 <HAL_UART_MspInit+0x178>)
 80043fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004400:	f003 0304 	and.w	r3, r3, #4
 8004404:	60fb      	str	r3, [r7, #12]
 8004406:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004408:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800440c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800440e:	2302      	movs	r3, #2
 8004410:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004412:	2300      	movs	r3, #0
 8004414:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004416:	2302      	movs	r3, #2
 8004418:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800441a:	2307      	movs	r3, #7
 800441c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800441e:	f107 0314 	add.w	r3, r7, #20
 8004422:	4619      	mov	r1, r3
 8004424:	4840      	ldr	r0, [pc, #256]	; (8004528 <HAL_UART_MspInit+0x17c>)
 8004426:	f001 fc5f 	bl	8005ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800442a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800442e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004430:	2302      	movs	r3, #2
 8004432:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004434:	2302      	movs	r3, #2
 8004436:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004438:	2302      	movs	r3, #2
 800443a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800443c:	2307      	movs	r3, #7
 800443e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004440:	f107 0314 	add.w	r3, r7, #20
 8004444:	4619      	mov	r1, r3
 8004446:	4838      	ldr	r0, [pc, #224]	; (8004528 <HAL_UART_MspInit+0x17c>)
 8004448:	f001 fc4e 	bl	8005ce8 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800444c:	4b37      	ldr	r3, [pc, #220]	; (800452c <HAL_UART_MspInit+0x180>)
 800444e:	4a38      	ldr	r2, [pc, #224]	; (8004530 <HAL_UART_MspInit+0x184>)
 8004450:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8004452:	4b36      	ldr	r3, [pc, #216]	; (800452c <HAL_UART_MspInit+0x180>)
 8004454:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004458:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800445a:	4b34      	ldr	r3, [pc, #208]	; (800452c <HAL_UART_MspInit+0x180>)
 800445c:	2200      	movs	r2, #0
 800445e:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004460:	4b32      	ldr	r3, [pc, #200]	; (800452c <HAL_UART_MspInit+0x180>)
 8004462:	2200      	movs	r2, #0
 8004464:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004466:	4b31      	ldr	r3, [pc, #196]	; (800452c <HAL_UART_MspInit+0x180>)
 8004468:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800446c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800446e:	4b2f      	ldr	r3, [pc, #188]	; (800452c <HAL_UART_MspInit+0x180>)
 8004470:	2200      	movs	r2, #0
 8004472:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004474:	4b2d      	ldr	r3, [pc, #180]	; (800452c <HAL_UART_MspInit+0x180>)
 8004476:	2200      	movs	r2, #0
 8004478:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800447a:	4b2c      	ldr	r3, [pc, #176]	; (800452c <HAL_UART_MspInit+0x180>)
 800447c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004480:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004482:	4b2a      	ldr	r3, [pc, #168]	; (800452c <HAL_UART_MspInit+0x180>)
 8004484:	2200      	movs	r2, #0
 8004486:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004488:	4b28      	ldr	r3, [pc, #160]	; (800452c <HAL_UART_MspInit+0x180>)
 800448a:	2200      	movs	r2, #0
 800448c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800448e:	4827      	ldr	r0, [pc, #156]	; (800452c <HAL_UART_MspInit+0x180>)
 8004490:	f001 f828 	bl	80054e4 <HAL_DMA_Init>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	d001      	beq.n	800449e <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 800449a:	f7ff fd77 	bl	8003f8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a22      	ldr	r2, [pc, #136]	; (800452c <HAL_UART_MspInit+0x180>)
 80044a2:	639a      	str	r2, [r3, #56]	; 0x38
 80044a4:	4a21      	ldr	r2, [pc, #132]	; (800452c <HAL_UART_MspInit+0x180>)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80044aa:	4b22      	ldr	r3, [pc, #136]	; (8004534 <HAL_UART_MspInit+0x188>)
 80044ac:	4a22      	ldr	r2, [pc, #136]	; (8004538 <HAL_UART_MspInit+0x18c>)
 80044ae:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80044b0:	4b20      	ldr	r3, [pc, #128]	; (8004534 <HAL_UART_MspInit+0x188>)
 80044b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80044b6:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80044b8:	4b1e      	ldr	r3, [pc, #120]	; (8004534 <HAL_UART_MspInit+0x188>)
 80044ba:	2240      	movs	r2, #64	; 0x40
 80044bc:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80044be:	4b1d      	ldr	r3, [pc, #116]	; (8004534 <HAL_UART_MspInit+0x188>)
 80044c0:	2200      	movs	r2, #0
 80044c2:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80044c4:	4b1b      	ldr	r3, [pc, #108]	; (8004534 <HAL_UART_MspInit+0x188>)
 80044c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80044ca:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80044cc:	4b19      	ldr	r3, [pc, #100]	; (8004534 <HAL_UART_MspInit+0x188>)
 80044ce:	2200      	movs	r2, #0
 80044d0:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80044d2:	4b18      	ldr	r3, [pc, #96]	; (8004534 <HAL_UART_MspInit+0x188>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_CIRCULAR;
 80044d8:	4b16      	ldr	r3, [pc, #88]	; (8004534 <HAL_UART_MspInit+0x188>)
 80044da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80044de:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80044e0:	4b14      	ldr	r3, [pc, #80]	; (8004534 <HAL_UART_MspInit+0x188>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80044e6:	4b13      	ldr	r3, [pc, #76]	; (8004534 <HAL_UART_MspInit+0x188>)
 80044e8:	2200      	movs	r2, #0
 80044ea:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80044ec:	4811      	ldr	r0, [pc, #68]	; (8004534 <HAL_UART_MspInit+0x188>)
 80044ee:	f000 fff9 	bl	80054e4 <HAL_DMA_Init>
 80044f2:	4603      	mov	r3, r0
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d001      	beq.n	80044fc <HAL_UART_MspInit+0x150>
    {
      Error_Handler();
 80044f8:	f7ff fd48 	bl	8003f8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a0d      	ldr	r2, [pc, #52]	; (8004534 <HAL_UART_MspInit+0x188>)
 8004500:	635a      	str	r2, [r3, #52]	; 0x34
 8004502:	4a0c      	ldr	r2, [pc, #48]	; (8004534 <HAL_UART_MspInit+0x188>)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8004508:	2200      	movs	r2, #0
 800450a:	2105      	movs	r1, #5
 800450c:	2027      	movs	r0, #39	; 0x27
 800450e:	f000 ffbf 	bl	8005490 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004512:	2027      	movs	r0, #39	; 0x27
 8004514:	f000 ffd8 	bl	80054c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004518:	bf00      	nop
 800451a:	3728      	adds	r7, #40	; 0x28
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}
 8004520:	40004800 	.word	0x40004800
 8004524:	40023800 	.word	0x40023800
 8004528:	40020800 	.word	0x40020800
 800452c:	20000964 	.word	0x20000964
 8004530:	40026028 	.word	0x40026028
 8004534:	200009c4 	.word	0x200009c4
 8004538:	40026058 	.word	0x40026058

0800453c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b08e      	sub	sp, #56	; 0x38
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8004544:	2300      	movs	r3, #0
 8004546:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8004548:	2300      	movs	r3, #0
 800454a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 800454c:	2300      	movs	r3, #0
 800454e:	60fb      	str	r3, [r7, #12]
 8004550:	4b33      	ldr	r3, [pc, #204]	; (8004620 <HAL_InitTick+0xe4>)
 8004552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004554:	4a32      	ldr	r2, [pc, #200]	; (8004620 <HAL_InitTick+0xe4>)
 8004556:	f043 0320 	orr.w	r3, r3, #32
 800455a:	6413      	str	r3, [r2, #64]	; 0x40
 800455c:	4b30      	ldr	r3, [pc, #192]	; (8004620 <HAL_InitTick+0xe4>)
 800455e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004560:	f003 0320 	and.w	r3, r3, #32
 8004564:	60fb      	str	r3, [r7, #12]
 8004566:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004568:	f107 0210 	add.w	r2, r7, #16
 800456c:	f107 0314 	add.w	r3, r7, #20
 8004570:	4611      	mov	r1, r2
 8004572:	4618      	mov	r0, r3
 8004574:	f003 fb4e 	bl	8007c14 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004578:	6a3b      	ldr	r3, [r7, #32]
 800457a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800457c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800457e:	2b00      	cmp	r3, #0
 8004580:	d103      	bne.n	800458a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004582:	f003 fb1f 	bl	8007bc4 <HAL_RCC_GetPCLK1Freq>
 8004586:	6378      	str	r0, [r7, #52]	; 0x34
 8004588:	e004      	b.n	8004594 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800458a:	f003 fb1b 	bl	8007bc4 <HAL_RCC_GetPCLK1Freq>
 800458e:	4603      	mov	r3, r0
 8004590:	005b      	lsls	r3, r3, #1
 8004592:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004596:	4a23      	ldr	r2, [pc, #140]	; (8004624 <HAL_InitTick+0xe8>)
 8004598:	fba2 2303 	umull	r2, r3, r2, r3
 800459c:	0c9b      	lsrs	r3, r3, #18
 800459e:	3b01      	subs	r3, #1
 80045a0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80045a2:	4b21      	ldr	r3, [pc, #132]	; (8004628 <HAL_InitTick+0xec>)
 80045a4:	4a21      	ldr	r2, [pc, #132]	; (800462c <HAL_InitTick+0xf0>)
 80045a6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80045a8:	4b1f      	ldr	r3, [pc, #124]	; (8004628 <HAL_InitTick+0xec>)
 80045aa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80045ae:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80045b0:	4a1d      	ldr	r2, [pc, #116]	; (8004628 <HAL_InitTick+0xec>)
 80045b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b4:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 80045b6:	4b1c      	ldr	r3, [pc, #112]	; (8004628 <HAL_InitTick+0xec>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045bc:	4b1a      	ldr	r3, [pc, #104]	; (8004628 <HAL_InitTick+0xec>)
 80045be:	2200      	movs	r2, #0
 80045c0:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045c2:	4b19      	ldr	r3, [pc, #100]	; (8004628 <HAL_InitTick+0xec>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 80045c8:	4817      	ldr	r0, [pc, #92]	; (8004628 <HAL_InitTick+0xec>)
 80045ca:	f003 fb55 	bl	8007c78 <HAL_TIM_Base_Init>
 80045ce:	4603      	mov	r3, r0
 80045d0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80045d4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d11b      	bne.n	8004614 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 80045dc:	4812      	ldr	r0, [pc, #72]	; (8004628 <HAL_InitTick+0xec>)
 80045de:	f003 fb9b 	bl	8007d18 <HAL_TIM_Base_Start_IT>
 80045e2:	4603      	mov	r3, r0
 80045e4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80045e8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d111      	bne.n	8004614 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80045f0:	2037      	movs	r0, #55	; 0x37
 80045f2:	f000 ff69 	bl	80054c8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b0f      	cmp	r3, #15
 80045fa:	d808      	bhi.n	800460e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 80045fc:	2200      	movs	r2, #0
 80045fe:	6879      	ldr	r1, [r7, #4]
 8004600:	2037      	movs	r0, #55	; 0x37
 8004602:	f000 ff45 	bl	8005490 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004606:	4a0a      	ldr	r2, [pc, #40]	; (8004630 <HAL_InitTick+0xf4>)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6013      	str	r3, [r2, #0]
 800460c:	e002      	b.n	8004614 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8004614:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8004618:	4618      	mov	r0, r3
 800461a:	3738      	adds	r7, #56	; 0x38
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}
 8004620:	40023800 	.word	0x40023800
 8004624:	431bde83 	.word	0x431bde83
 8004628:	20000a28 	.word	0x20000a28
 800462c:	40001400 	.word	0x40001400
 8004630:	20000060 	.word	0x20000060

08004634 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004634:	b480      	push	{r7}
 8004636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004638:	e7fe      	b.n	8004638 <NMI_Handler+0x4>

0800463a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800463a:	b480      	push	{r7}
 800463c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800463e:	e7fe      	b.n	800463e <HardFault_Handler+0x4>

08004640 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004640:	b480      	push	{r7}
 8004642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004644:	e7fe      	b.n	8004644 <MemManage_Handler+0x4>

08004646 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004646:	b480      	push	{r7}
 8004648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800464a:	e7fe      	b.n	800464a <BusFault_Handler+0x4>

0800464c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800464c:	b480      	push	{r7}
 800464e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004650:	e7fe      	b.n	8004650 <UsageFault_Handler+0x4>

08004652 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004652:	b480      	push	{r7}
 8004654:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004656:	bf00      	nop
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004664:	4802      	ldr	r0, [pc, #8]	; (8004670 <DMA1_Stream1_IRQHandler+0x10>)
 8004666:	f001 f8d5 	bl	8005814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800466a:	bf00      	nop
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	20000964 	.word	0x20000964

08004674 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004678:	4802      	ldr	r0, [pc, #8]	; (8004684 <DMA1_Stream3_IRQHandler+0x10>)
 800467a:	f001 f8cb 	bl	8005814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800467e:	bf00      	nop
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	200009c4 	.word	0x200009c4

08004688 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800468c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004690:	f001 fcfa 	bl	8006088 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004694:	bf00      	nop
 8004696:	bd80      	pop	{r7, pc}

08004698 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800469c:	4802      	ldr	r0, [pc, #8]	; (80046a8 <USART3_IRQHandler+0x10>)
 800469e:	f004 fdbb 	bl	8009218 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80046a2:	bf00      	nop
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	200008f0 	.word	0x200008f0

080046ac <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80046b0:	4802      	ldr	r0, [pc, #8]	; (80046bc <TIM7_IRQHandler+0x10>)
 80046b2:	f003 fd69 	bl	8008188 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80046b6:	bf00      	nop
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	20000a28 	.word	0x20000a28

080046c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80046c0:	b480      	push	{r7}
 80046c2:	af00      	add	r7, sp, #0
  return 1;
 80046c4:	2301      	movs	r3, #1
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr

080046d0 <_kill>:

int _kill(int pid, int sig)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80046da:	f00a f8a3 	bl	800e824 <__errno>
 80046de:	4603      	mov	r3, r0
 80046e0:	2216      	movs	r2, #22
 80046e2:	601a      	str	r2, [r3, #0]
  return -1;
 80046e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3708      	adds	r7, #8
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <_exit>:

void _exit (int status)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b082      	sub	sp, #8
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80046f8:	f04f 31ff 	mov.w	r1, #4294967295
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	f7ff ffe7 	bl	80046d0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004702:	e7fe      	b.n	8004702 <_exit+0x12>

08004704 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af00      	add	r7, sp, #0
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004710:	2300      	movs	r3, #0
 8004712:	617b      	str	r3, [r7, #20]
 8004714:	e00a      	b.n	800472c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004716:	f3af 8000 	nop.w
 800471a:	4601      	mov	r1, r0
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	1c5a      	adds	r2, r3, #1
 8004720:	60ba      	str	r2, [r7, #8]
 8004722:	b2ca      	uxtb	r2, r1
 8004724:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	3301      	adds	r3, #1
 800472a:	617b      	str	r3, [r7, #20]
 800472c:	697a      	ldr	r2, [r7, #20]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	429a      	cmp	r2, r3
 8004732:	dbf0      	blt.n	8004716 <_read+0x12>
  }

  return len;
 8004734:	687b      	ldr	r3, [r7, #4]
}
 8004736:	4618      	mov	r0, r3
 8004738:	3718      	adds	r7, #24
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}

0800473e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	b086      	sub	sp, #24
 8004742:	af00      	add	r7, sp, #0
 8004744:	60f8      	str	r0, [r7, #12]
 8004746:	60b9      	str	r1, [r7, #8]
 8004748:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800474a:	2300      	movs	r3, #0
 800474c:	617b      	str	r3, [r7, #20]
 800474e:	e009      	b.n	8004764 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	1c5a      	adds	r2, r3, #1
 8004754:	60ba      	str	r2, [r7, #8]
 8004756:	781b      	ldrb	r3, [r3, #0]
 8004758:	4618      	mov	r0, r3
 800475a:	f7fe ffe5 	bl	8003728 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	3301      	adds	r3, #1
 8004762:	617b      	str	r3, [r7, #20]
 8004764:	697a      	ldr	r2, [r7, #20]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	429a      	cmp	r2, r3
 800476a:	dbf1      	blt.n	8004750 <_write+0x12>
  }
  return len;
 800476c:	687b      	ldr	r3, [r7, #4]
}
 800476e:	4618      	mov	r0, r3
 8004770:	3718      	adds	r7, #24
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <_close>:

int _close(int file)
{
 8004776:	b480      	push	{r7}
 8004778:	b083      	sub	sp, #12
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800477e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004782:	4618      	mov	r0, r3
 8004784:	370c      	adds	r7, #12
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr

0800478e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800478e:	b480      	push	{r7}
 8004790:	b083      	sub	sp, #12
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
 8004796:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800479e:	605a      	str	r2, [r3, #4]
  return 0;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	370c      	adds	r7, #12
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr

080047ae <_isatty>:

int _isatty(int file)
{
 80047ae:	b480      	push	{r7}
 80047b0:	b083      	sub	sp, #12
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80047b6:	2301      	movs	r3, #1
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b085      	sub	sp, #20
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	60f8      	str	r0, [r7, #12]
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3714      	adds	r7, #20
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr
	...

080047e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b086      	sub	sp, #24
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80047e8:	4a14      	ldr	r2, [pc, #80]	; (800483c <_sbrk+0x5c>)
 80047ea:	4b15      	ldr	r3, [pc, #84]	; (8004840 <_sbrk+0x60>)
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80047f4:	4b13      	ldr	r3, [pc, #76]	; (8004844 <_sbrk+0x64>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d102      	bne.n	8004802 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80047fc:	4b11      	ldr	r3, [pc, #68]	; (8004844 <_sbrk+0x64>)
 80047fe:	4a12      	ldr	r2, [pc, #72]	; (8004848 <_sbrk+0x68>)
 8004800:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004802:	4b10      	ldr	r3, [pc, #64]	; (8004844 <_sbrk+0x64>)
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4413      	add	r3, r2
 800480a:	693a      	ldr	r2, [r7, #16]
 800480c:	429a      	cmp	r2, r3
 800480e:	d207      	bcs.n	8004820 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004810:	f00a f808 	bl	800e824 <__errno>
 8004814:	4603      	mov	r3, r0
 8004816:	220c      	movs	r2, #12
 8004818:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800481a:	f04f 33ff 	mov.w	r3, #4294967295
 800481e:	e009      	b.n	8004834 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004820:	4b08      	ldr	r3, [pc, #32]	; (8004844 <_sbrk+0x64>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004826:	4b07      	ldr	r3, [pc, #28]	; (8004844 <_sbrk+0x64>)
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4413      	add	r3, r2
 800482e:	4a05      	ldr	r2, [pc, #20]	; (8004844 <_sbrk+0x64>)
 8004830:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004832:	68fb      	ldr	r3, [r7, #12]
}
 8004834:	4618      	mov	r0, r3
 8004836:	3718      	adds	r7, #24
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}
 800483c:	20020000 	.word	0x20020000
 8004840:	00000800 	.word	0x00000800
 8004844:	20000a70 	.word	0x20000a70
 8004848:	20005ac0 	.word	0x20005ac0

0800484c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800484c:	b480      	push	{r7}
 800484e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004850:	4b06      	ldr	r3, [pc, #24]	; (800486c <SystemInit+0x20>)
 8004852:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004856:	4a05      	ldr	r2, [pc, #20]	; (800486c <SystemInit+0x20>)
 8004858:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800485c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004860:	bf00      	nop
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr
 800486a:	bf00      	nop
 800486c:	e000ed00 	.word	0xe000ed00

08004870 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004870:	f8df d034 	ldr.w	sp, [pc, #52]	; 80048a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004874:	480d      	ldr	r0, [pc, #52]	; (80048ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004876:	490e      	ldr	r1, [pc, #56]	; (80048b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004878:	4a0e      	ldr	r2, [pc, #56]	; (80048b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800487a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800487c:	e002      	b.n	8004884 <LoopCopyDataInit>

0800487e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800487e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004880:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004882:	3304      	adds	r3, #4

08004884 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004884:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004886:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004888:	d3f9      	bcc.n	800487e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800488a:	4a0b      	ldr	r2, [pc, #44]	; (80048b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800488c:	4c0b      	ldr	r4, [pc, #44]	; (80048bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800488e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004890:	e001      	b.n	8004896 <LoopFillZerobss>

08004892 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004892:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004894:	3204      	adds	r2, #4

08004896 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004896:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004898:	d3fb      	bcc.n	8004892 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800489a:	f7ff ffd7 	bl	800484c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800489e:	f00a f8bd 	bl	800ea1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80048a2:	f7fe ff53 	bl	800374c <main>
  bx  lr    
 80048a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80048a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80048ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80048b0:	2000023c 	.word	0x2000023c
  ldr r2, =_sidata
 80048b4:	08012b74 	.word	0x08012b74
  ldr r2, =_sbss
 80048b8:	2000023c 	.word	0x2000023c
  ldr r4, =_ebss
 80048bc:	20005abc 	.word	0x20005abc

080048c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80048c0:	e7fe      	b.n	80048c0 <ADC_IRQHandler>

080048c2 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 80048c2:	b580      	push	{r7, lr}
 80048c4:	b084      	sub	sp, #16
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d104      	bne.n	80048da <stm32_lock_init+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80048d0:	b672      	cpsid	i
}
 80048d2:	bf00      	nop
 80048d4:	f7ff fb5a 	bl	8003f8c <Error_Handler>
 80048d8:	e7fe      	b.n	80048d8 <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 80048da:	2300      	movs	r3, #0
 80048dc:	60fb      	str	r3, [r7, #12]
 80048de:	e007      	b.n	80048f0 <stm32_lock_init+0x2e>
  {
    lock->basepri[i] = 0;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	68fa      	ldr	r2, [r7, #12]
 80048e4:	2100      	movs	r1, #0
 80048e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	3301      	adds	r3, #1
 80048ee:	60fb      	str	r3, [r7, #12]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d9f4      	bls.n	80048e0 <stm32_lock_init+0x1e>
  }
  lock->nesting_level = 0;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	721a      	strb	r2, [r3, #8]
}
 80048fc:	bf00      	nop
 80048fe:	3710      	adds	r7, #16
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d104      	bne.n	800491c <stm32_lock_acquire+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8004912:	b672      	cpsid	i
}
 8004914:	bf00      	nop
 8004916:	f7ff fb39 	bl	8003f8c <Error_Handler>
 800491a:	e7fe      	b.n	800491a <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	7a1b      	ldrb	r3, [r3, #8]
 8004920:	2b01      	cmp	r3, #1
 8004922:	d904      	bls.n	800492e <stm32_lock_acquire+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 8004924:	b672      	cpsid	i
}
 8004926:	bf00      	nop
 8004928:	f7ff fb30 	bl	8003f8c <Error_Handler>
 800492c:	e7fe      	b.n	800492c <stm32_lock_acquire+0x28>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	7a1b      	ldrb	r3, [r3, #8]
 8004932:	1c5a      	adds	r2, r3, #1
 8004934:	b2d1      	uxtb	r1, r2
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	7211      	strb	r1, [r2, #8]
 800493a:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800493c:	f3ef 8211 	mrs	r2, BASEPRI
 8004940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004944:	f383 8811 	msr	BASEPRI, r3
 8004948:	f3bf 8f6f 	isb	sy
 800494c:	f3bf 8f4f 	dsb	sy
 8004950:	60fa      	str	r2, [r7, #12]
 8004952:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 800495c:	bf00      	nop
 800495e:	3710      	adds	r7, #16
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}

08004964 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b084      	sub	sp, #16
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d104      	bne.n	800497c <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8004972:	b672      	cpsid	i
}
 8004974:	bf00      	nop
 8004976:	f7ff fb09 	bl	8003f8c <Error_Handler>
 800497a:	e7fe      	b.n	800497a <stm32_lock_release+0x16>
  lock->nesting_level--;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	7a1b      	ldrb	r3, [r3, #8]
 8004980:	3b01      	subs	r3, #1
 8004982:	b2da      	uxtb	r2, r3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	7a1b      	ldrb	r3, [r3, #8]
 800498c:	2b01      	cmp	r3, #1
 800498e:	d904      	bls.n	800499a <stm32_lock_release+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
 8004990:	b672      	cpsid	i
}
 8004992:	bf00      	nop
 8004994:	f7ff fafa 	bl	8003f8c <Error_Handler>
 8004998:	e7fe      	b.n	8004998 <stm32_lock_release+0x34>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	7a1b      	ldrb	r3, [r3, #8]
 800499e:	461a      	mov	r2, r3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049a6:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80049ae:	bf00      	nop
}
 80049b0:	bf00      	nop
 80049b2:	3710      	adds	r7, #16
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b082      	sub	sp, #8
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d105      	bne.n	80049d2 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 80049c6:	f009 ff2d 	bl	800e824 <__errno>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2216      	movs	r2, #22
 80049ce:	601a      	str	r2, [r3, #0]
    return;
 80049d0:	e015      	b.n	80049fe <__retarget_lock_init_recursive+0x46>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 80049d2:	200c      	movs	r0, #12
 80049d4:	f00a f846 	bl	800ea64 <malloc>
 80049d8:	4603      	mov	r3, r0
 80049da:	461a      	mov	r2, r3
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d005      	beq.n	80049f4 <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4618      	mov	r0, r3
 80049ee:	f7ff ff68 	bl	80048c2 <stm32_lock_init>
    return;
 80049f2:	e004      	b.n	80049fe <__retarget_lock_init_recursive+0x46>
  __ASM volatile ("cpsid i" : : : "memory");
 80049f4:	b672      	cpsid	i
}
 80049f6:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 80049f8:	f7ff fac8 	bl	8003f8c <Error_Handler>
 80049fc:	e7fe      	b.n	80049fc <__retarget_lock_init_recursive+0x44>
}
 80049fe:	3708      	adds	r7, #8
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d104      	bne.n	8004a1c <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8004a12:	b672      	cpsid	i
}
 8004a14:	bf00      	nop
 8004a16:	f7ff fab9 	bl	8003f8c <Error_Handler>
 8004a1a:	e7fe      	b.n	8004a1a <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f7ff ff70 	bl	8004904 <stm32_lock_acquire>
}
 8004a24:	bf00      	nop
 8004a26:	3708      	adds	r7, #8
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d104      	bne.n	8004a44 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8004a3a:	b672      	cpsid	i
}
 8004a3c:	bf00      	nop
 8004a3e:	f7ff faa5 	bl	8003f8c <Error_Handler>
 8004a42:	e7fe      	b.n	8004a42 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7ff ff8c 	bl	8004964 <stm32_lock_release>
}
 8004a4c:	bf00      	nop
 8004a4e:	3708      	adds	r7, #8
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004a58:	4b0e      	ldr	r3, [pc, #56]	; (8004a94 <HAL_Init+0x40>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a0d      	ldr	r2, [pc, #52]	; (8004a94 <HAL_Init+0x40>)
 8004a5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004a64:	4b0b      	ldr	r3, [pc, #44]	; (8004a94 <HAL_Init+0x40>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a0a      	ldr	r2, [pc, #40]	; (8004a94 <HAL_Init+0x40>)
 8004a6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004a6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a70:	4b08      	ldr	r3, [pc, #32]	; (8004a94 <HAL_Init+0x40>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a07      	ldr	r2, [pc, #28]	; (8004a94 <HAL_Init+0x40>)
 8004a76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a7c:	2003      	movs	r0, #3
 8004a7e:	f000 fcfc 	bl	800547a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004a82:	200f      	movs	r0, #15
 8004a84:	f7ff fd5a 	bl	800453c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004a88:	f7ff fa86 	bl	8003f98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop
 8004a94:	40023c00 	.word	0x40023c00

08004a98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a9c:	4b06      	ldr	r3, [pc, #24]	; (8004ab8 <HAL_IncTick+0x20>)
 8004a9e:	781b      	ldrb	r3, [r3, #0]
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	4b06      	ldr	r3, [pc, #24]	; (8004abc <HAL_IncTick+0x24>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4413      	add	r3, r2
 8004aa8:	4a04      	ldr	r2, [pc, #16]	; (8004abc <HAL_IncTick+0x24>)
 8004aaa:	6013      	str	r3, [r2, #0]
}
 8004aac:	bf00      	nop
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	20000064 	.word	0x20000064
 8004abc:	20000a98 	.word	0x20000a98

08004ac0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	af00      	add	r7, sp, #0
  return uwTick;
 8004ac4:	4b03      	ldr	r3, [pc, #12]	; (8004ad4 <HAL_GetTick+0x14>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	20000a98 	.word	0x20000a98

08004ad8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b084      	sub	sp, #16
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ae0:	f7ff ffee 	bl	8004ac0 <HAL_GetTick>
 8004ae4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af0:	d005      	beq.n	8004afe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004af2:	4b0a      	ldr	r3, [pc, #40]	; (8004b1c <HAL_Delay+0x44>)
 8004af4:	781b      	ldrb	r3, [r3, #0]
 8004af6:	461a      	mov	r2, r3
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	4413      	add	r3, r2
 8004afc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004afe:	bf00      	nop
 8004b00:	f7ff ffde 	bl	8004ac0 <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	68fa      	ldr	r2, [r7, #12]
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	d8f7      	bhi.n	8004b00 <HAL_Delay+0x28>
  {
  }
}
 8004b10:	bf00      	nop
 8004b12:	bf00      	nop
 8004b14:	3710      	adds	r7, #16
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	20000064 	.word	0x20000064

08004b20 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d101      	bne.n	8004b36 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e033      	b.n	8004b9e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d109      	bne.n	8004b52 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f7ff fa56 	bl	8003ff0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b56:	f003 0310 	and.w	r3, r3, #16
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d118      	bne.n	8004b90 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b62:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004b66:	f023 0302 	bic.w	r3, r3, #2
 8004b6a:	f043 0202 	orr.w	r2, r3, #2
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 fad8 	bl	8005128 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b82:	f023 0303 	bic.w	r3, r3, #3
 8004b86:	f043 0201 	orr.w	r2, r3, #1
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	641a      	str	r2, [r3, #64]	; 0x40
 8004b8e:	e001      	b.n	8004b94 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
	...

08004ba8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b085      	sub	sp, #20
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d101      	bne.n	8004bc2 <HAL_ADC_Start+0x1a>
 8004bbe:	2302      	movs	r3, #2
 8004bc0:	e0b2      	b.n	8004d28 <HAL_ADC_Start+0x180>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f003 0301 	and.w	r3, r3, #1
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d018      	beq.n	8004c0a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	689a      	ldr	r2, [r3, #8]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f042 0201 	orr.w	r2, r2, #1
 8004be6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004be8:	4b52      	ldr	r3, [pc, #328]	; (8004d34 <HAL_ADC_Start+0x18c>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a52      	ldr	r2, [pc, #328]	; (8004d38 <HAL_ADC_Start+0x190>)
 8004bee:	fba2 2303 	umull	r2, r3, r2, r3
 8004bf2:	0c9a      	lsrs	r2, r3, #18
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	005b      	lsls	r3, r3, #1
 8004bf8:	4413      	add	r3, r2
 8004bfa:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004bfc:	e002      	b.n	8004c04 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	3b01      	subs	r3, #1
 8004c02:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d1f9      	bne.n	8004bfe <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	f003 0301 	and.w	r3, r3, #1
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d17a      	bne.n	8004d0e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004c20:	f023 0301 	bic.w	r3, r3, #1
 8004c24:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d007      	beq.n	8004c4a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004c42:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c56:	d106      	bne.n	8004c66 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c5c:	f023 0206 	bic.w	r2, r3, #6
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	645a      	str	r2, [r3, #68]	; 0x44
 8004c64:	e002      	b.n	8004c6c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004c74:	4b31      	ldr	r3, [pc, #196]	; (8004d3c <HAL_ADC_Start+0x194>)
 8004c76:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004c80:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	f003 031f 	and.w	r3, r3, #31
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d12a      	bne.n	8004ce4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a2b      	ldr	r2, [pc, #172]	; (8004d40 <HAL_ADC_Start+0x198>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d015      	beq.n	8004cc4 <HAL_ADC_Start+0x11c>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a29      	ldr	r2, [pc, #164]	; (8004d44 <HAL_ADC_Start+0x19c>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d105      	bne.n	8004cae <HAL_ADC_Start+0x106>
 8004ca2:	4b26      	ldr	r3, [pc, #152]	; (8004d3c <HAL_ADC_Start+0x194>)
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	f003 031f 	and.w	r3, r3, #31
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d00a      	beq.n	8004cc4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a25      	ldr	r2, [pc, #148]	; (8004d48 <HAL_ADC_Start+0x1a0>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d136      	bne.n	8004d26 <HAL_ADC_Start+0x17e>
 8004cb8:	4b20      	ldr	r3, [pc, #128]	; (8004d3c <HAL_ADC_Start+0x194>)
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f003 0310 	and.w	r3, r3, #16
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d130      	bne.n	8004d26 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d129      	bne.n	8004d26 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	689a      	ldr	r2, [r3, #8]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004ce0:	609a      	str	r2, [r3, #8]
 8004ce2:	e020      	b.n	8004d26 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a15      	ldr	r2, [pc, #84]	; (8004d40 <HAL_ADC_Start+0x198>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d11b      	bne.n	8004d26 <HAL_ADC_Start+0x17e>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d114      	bne.n	8004d26 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	689a      	ldr	r2, [r3, #8]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004d0a:	609a      	str	r2, [r3, #8]
 8004d0c:	e00b      	b.n	8004d26 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d12:	f043 0210 	orr.w	r2, r3, #16
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d1e:	f043 0201 	orr.w	r2, r3, #1
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004d26:	2300      	movs	r3, #0
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3714      	adds	r7, #20
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr
 8004d34:	2000005c 	.word	0x2000005c
 8004d38:	431bde83 	.word	0x431bde83
 8004d3c:	40012300 	.word	0x40012300
 8004d40:	40012000 	.word	0x40012000
 8004d44:	40012100 	.word	0x40012100
 8004d48:	40012200 	.word	0x40012200

08004d4c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d101      	bne.n	8004d62 <HAL_ADC_Stop+0x16>
 8004d5e:	2302      	movs	r3, #2
 8004d60:	e021      	b.n	8004da6 <HAL_ADC_Stop+0x5a>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	689a      	ldr	r2, [r3, #8]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f022 0201 	bic.w	r2, r2, #1
 8004d78:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	f003 0301 	and.w	r3, r3, #1
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d109      	bne.n	8004d9c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004d90:	f023 0301 	bic.w	r3, r3, #1
 8004d94:	f043 0201 	orr.w	r2, r3, #1
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	370c      	adds	r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr

08004db2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b084      	sub	sp, #16
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
 8004dba:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dce:	d113      	bne.n	8004df8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004dda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004dde:	d10b      	bne.n	8004df8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de4:	f043 0220 	orr.w	r2, r3, #32
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e063      	b.n	8004ec0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8004df8:	f7ff fe62 	bl	8004ac0 <HAL_GetTick>
 8004dfc:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004dfe:	e021      	b.n	8004e44 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e06:	d01d      	beq.n	8004e44 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d007      	beq.n	8004e1e <HAL_ADC_PollForConversion+0x6c>
 8004e0e:	f7ff fe57 	bl	8004ac0 <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	683a      	ldr	r2, [r7, #0]
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	d212      	bcs.n	8004e44 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0302 	and.w	r3, r3, #2
 8004e28:	2b02      	cmp	r3, #2
 8004e2a:	d00b      	beq.n	8004e44 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e30:	f043 0204 	orr.w	r2, r3, #4
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8004e40:	2303      	movs	r3, #3
 8004e42:	e03d      	b.n	8004ec0 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0302 	and.w	r3, r3, #2
 8004e4e:	2b02      	cmp	r3, #2
 8004e50:	d1d6      	bne.n	8004e00 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f06f 0212 	mvn.w	r2, #18
 8004e5a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e60:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d123      	bne.n	8004ebe <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d11f      	bne.n	8004ebe <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e84:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d006      	beq.n	8004e9a <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d111      	bne.n	8004ebe <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eaa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d105      	bne.n	8004ebe <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb6:	f043 0201 	orr.w	r2, r3, #1
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004ebe:	2300      	movs	r3, #0
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3710      	adds	r7, #16
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004ec8:	b480      	push	{r7}
 8004eca:	b083      	sub	sp, #12
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	370c      	adds	r7, #12
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
	...

08004ee4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b085      	sub	sp, #20
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d101      	bne.n	8004f00 <HAL_ADC_ConfigChannel+0x1c>
 8004efc:	2302      	movs	r3, #2
 8004efe:	e105      	b.n	800510c <HAL_ADC_ConfigChannel+0x228>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2b09      	cmp	r3, #9
 8004f0e:	d925      	bls.n	8004f5c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68d9      	ldr	r1, [r3, #12]
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	4613      	mov	r3, r2
 8004f20:	005b      	lsls	r3, r3, #1
 8004f22:	4413      	add	r3, r2
 8004f24:	3b1e      	subs	r3, #30
 8004f26:	2207      	movs	r2, #7
 8004f28:	fa02 f303 	lsl.w	r3, r2, r3
 8004f2c:	43da      	mvns	r2, r3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	400a      	ands	r2, r1
 8004f34:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	68d9      	ldr	r1, [r3, #12]
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	689a      	ldr	r2, [r3, #8]
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	4618      	mov	r0, r3
 8004f48:	4603      	mov	r3, r0
 8004f4a:	005b      	lsls	r3, r3, #1
 8004f4c:	4403      	add	r3, r0
 8004f4e:	3b1e      	subs	r3, #30
 8004f50:	409a      	lsls	r2, r3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	430a      	orrs	r2, r1
 8004f58:	60da      	str	r2, [r3, #12]
 8004f5a:	e022      	b.n	8004fa2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	6919      	ldr	r1, [r3, #16]
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	461a      	mov	r2, r3
 8004f6a:	4613      	mov	r3, r2
 8004f6c:	005b      	lsls	r3, r3, #1
 8004f6e:	4413      	add	r3, r2
 8004f70:	2207      	movs	r2, #7
 8004f72:	fa02 f303 	lsl.w	r3, r2, r3
 8004f76:	43da      	mvns	r2, r3
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	400a      	ands	r2, r1
 8004f7e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	6919      	ldr	r1, [r3, #16]
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	689a      	ldr	r2, [r3, #8]
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	4618      	mov	r0, r3
 8004f92:	4603      	mov	r3, r0
 8004f94:	005b      	lsls	r3, r3, #1
 8004f96:	4403      	add	r3, r0
 8004f98:	409a      	lsls	r2, r3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	430a      	orrs	r2, r1
 8004fa0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	2b06      	cmp	r3, #6
 8004fa8:	d824      	bhi.n	8004ff4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	685a      	ldr	r2, [r3, #4]
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	4413      	add	r3, r2
 8004fba:	3b05      	subs	r3, #5
 8004fbc:	221f      	movs	r2, #31
 8004fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc2:	43da      	mvns	r2, r3
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	400a      	ands	r2, r1
 8004fca:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	4618      	mov	r0, r3
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	685a      	ldr	r2, [r3, #4]
 8004fde:	4613      	mov	r3, r2
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	4413      	add	r3, r2
 8004fe4:	3b05      	subs	r3, #5
 8004fe6:	fa00 f203 	lsl.w	r2, r0, r3
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	430a      	orrs	r2, r1
 8004ff0:	635a      	str	r2, [r3, #52]	; 0x34
 8004ff2:	e04c      	b.n	800508e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	2b0c      	cmp	r3, #12
 8004ffa:	d824      	bhi.n	8005046 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	685a      	ldr	r2, [r3, #4]
 8005006:	4613      	mov	r3, r2
 8005008:	009b      	lsls	r3, r3, #2
 800500a:	4413      	add	r3, r2
 800500c:	3b23      	subs	r3, #35	; 0x23
 800500e:	221f      	movs	r2, #31
 8005010:	fa02 f303 	lsl.w	r3, r2, r3
 8005014:	43da      	mvns	r2, r3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	400a      	ands	r2, r1
 800501c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	b29b      	uxth	r3, r3
 800502a:	4618      	mov	r0, r3
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	685a      	ldr	r2, [r3, #4]
 8005030:	4613      	mov	r3, r2
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	4413      	add	r3, r2
 8005036:	3b23      	subs	r3, #35	; 0x23
 8005038:	fa00 f203 	lsl.w	r2, r0, r3
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	430a      	orrs	r2, r1
 8005042:	631a      	str	r2, [r3, #48]	; 0x30
 8005044:	e023      	b.n	800508e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	685a      	ldr	r2, [r3, #4]
 8005050:	4613      	mov	r3, r2
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	4413      	add	r3, r2
 8005056:	3b41      	subs	r3, #65	; 0x41
 8005058:	221f      	movs	r2, #31
 800505a:	fa02 f303 	lsl.w	r3, r2, r3
 800505e:	43da      	mvns	r2, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	400a      	ands	r2, r1
 8005066:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	b29b      	uxth	r3, r3
 8005074:	4618      	mov	r0, r3
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	685a      	ldr	r2, [r3, #4]
 800507a:	4613      	mov	r3, r2
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	4413      	add	r3, r2
 8005080:	3b41      	subs	r3, #65	; 0x41
 8005082:	fa00 f203 	lsl.w	r2, r0, r3
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	430a      	orrs	r2, r1
 800508c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800508e:	4b22      	ldr	r3, [pc, #136]	; (8005118 <HAL_ADC_ConfigChannel+0x234>)
 8005090:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a21      	ldr	r2, [pc, #132]	; (800511c <HAL_ADC_ConfigChannel+0x238>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d109      	bne.n	80050b0 <HAL_ADC_ConfigChannel+0x1cc>
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2b12      	cmp	r3, #18
 80050a2:	d105      	bne.n	80050b0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a19      	ldr	r2, [pc, #100]	; (800511c <HAL_ADC_ConfigChannel+0x238>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d123      	bne.n	8005102 <HAL_ADC_ConfigChannel+0x21e>
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2b10      	cmp	r3, #16
 80050c0:	d003      	beq.n	80050ca <HAL_ADC_ConfigChannel+0x1e6>
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	2b11      	cmp	r3, #17
 80050c8:	d11b      	bne.n	8005102 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	2b10      	cmp	r3, #16
 80050dc:	d111      	bne.n	8005102 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80050de:	4b10      	ldr	r3, [pc, #64]	; (8005120 <HAL_ADC_ConfigChannel+0x23c>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a10      	ldr	r2, [pc, #64]	; (8005124 <HAL_ADC_ConfigChannel+0x240>)
 80050e4:	fba2 2303 	umull	r2, r3, r2, r3
 80050e8:	0c9a      	lsrs	r2, r3, #18
 80050ea:	4613      	mov	r3, r2
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	4413      	add	r3, r2
 80050f0:	005b      	lsls	r3, r3, #1
 80050f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80050f4:	e002      	b.n	80050fc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	3b01      	subs	r3, #1
 80050fa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1f9      	bne.n	80050f6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800510a:	2300      	movs	r3, #0
}
 800510c:	4618      	mov	r0, r3
 800510e:	3714      	adds	r7, #20
 8005110:	46bd      	mov	sp, r7
 8005112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005116:	4770      	bx	lr
 8005118:	40012300 	.word	0x40012300
 800511c:	40012000 	.word	0x40012000
 8005120:	2000005c 	.word	0x2000005c
 8005124:	431bde83 	.word	0x431bde83

08005128 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005130:	4b79      	ldr	r3, [pc, #484]	; (8005318 <ADC_Init+0x1f0>)
 8005132:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	685a      	ldr	r2, [r3, #4]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	431a      	orrs	r2, r3
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	685a      	ldr	r2, [r3, #4]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800515c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	6859      	ldr	r1, [r3, #4]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	691b      	ldr	r3, [r3, #16]
 8005168:	021a      	lsls	r2, r3, #8
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	430a      	orrs	r2, r1
 8005170:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	685a      	ldr	r2, [r3, #4]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005180:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	6859      	ldr	r1, [r3, #4]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	689a      	ldr	r2, [r3, #8]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	430a      	orrs	r2, r1
 8005192:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	689a      	ldr	r2, [r3, #8]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	6899      	ldr	r1, [r3, #8]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	68da      	ldr	r2, [r3, #12]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	430a      	orrs	r2, r1
 80051b4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ba:	4a58      	ldr	r2, [pc, #352]	; (800531c <ADC_Init+0x1f4>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d022      	beq.n	8005206 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	689a      	ldr	r2, [r3, #8]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80051ce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	6899      	ldr	r1, [r3, #8]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	430a      	orrs	r2, r1
 80051e0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	689a      	ldr	r2, [r3, #8]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80051f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	6899      	ldr	r1, [r3, #8]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	430a      	orrs	r2, r1
 8005202:	609a      	str	r2, [r3, #8]
 8005204:	e00f      	b.n	8005226 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	689a      	ldr	r2, [r3, #8]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005214:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	689a      	ldr	r2, [r3, #8]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005224:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	689a      	ldr	r2, [r3, #8]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f022 0202 	bic.w	r2, r2, #2
 8005234:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	6899      	ldr	r1, [r3, #8]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	7e1b      	ldrb	r3, [r3, #24]
 8005240:	005a      	lsls	r2, r3, #1
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	430a      	orrs	r2, r1
 8005248:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d01b      	beq.n	800528c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	685a      	ldr	r2, [r3, #4]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005262:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	685a      	ldr	r2, [r3, #4]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005272:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	6859      	ldr	r1, [r3, #4]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527e:	3b01      	subs	r3, #1
 8005280:	035a      	lsls	r2, r3, #13
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	430a      	orrs	r2, r1
 8005288:	605a      	str	r2, [r3, #4]
 800528a:	e007      	b.n	800529c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	685a      	ldr	r2, [r3, #4]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800529a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80052aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	69db      	ldr	r3, [r3, #28]
 80052b6:	3b01      	subs	r3, #1
 80052b8:	051a      	lsls	r2, r3, #20
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	430a      	orrs	r2, r1
 80052c0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	689a      	ldr	r2, [r3, #8]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80052d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	6899      	ldr	r1, [r3, #8]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80052de:	025a      	lsls	r2, r3, #9
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	430a      	orrs	r2, r1
 80052e6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	689a      	ldr	r2, [r3, #8]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	6899      	ldr	r1, [r3, #8]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	695b      	ldr	r3, [r3, #20]
 8005302:	029a      	lsls	r2, r3, #10
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	430a      	orrs	r2, r1
 800530a:	609a      	str	r2, [r3, #8]
}
 800530c:	bf00      	nop
 800530e:	3714      	adds	r7, #20
 8005310:	46bd      	mov	sp, r7
 8005312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005316:	4770      	bx	lr
 8005318:	40012300 	.word	0x40012300
 800531c:	0f000001 	.word	0x0f000001

08005320 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f003 0307 	and.w	r3, r3, #7
 800532e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005330:	4b0c      	ldr	r3, [pc, #48]	; (8005364 <__NVIC_SetPriorityGrouping+0x44>)
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005336:	68ba      	ldr	r2, [r7, #8]
 8005338:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800533c:	4013      	ands	r3, r2
 800533e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005348:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800534c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005350:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005352:	4a04      	ldr	r2, [pc, #16]	; (8005364 <__NVIC_SetPriorityGrouping+0x44>)
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	60d3      	str	r3, [r2, #12]
}
 8005358:	bf00      	nop
 800535a:	3714      	adds	r7, #20
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr
 8005364:	e000ed00 	.word	0xe000ed00

08005368 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005368:	b480      	push	{r7}
 800536a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800536c:	4b04      	ldr	r3, [pc, #16]	; (8005380 <__NVIC_GetPriorityGrouping+0x18>)
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	0a1b      	lsrs	r3, r3, #8
 8005372:	f003 0307 	and.w	r3, r3, #7
}
 8005376:	4618      	mov	r0, r3
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr
 8005380:	e000ed00 	.word	0xe000ed00

08005384 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	4603      	mov	r3, r0
 800538c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800538e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005392:	2b00      	cmp	r3, #0
 8005394:	db0b      	blt.n	80053ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005396:	79fb      	ldrb	r3, [r7, #7]
 8005398:	f003 021f 	and.w	r2, r3, #31
 800539c:	4907      	ldr	r1, [pc, #28]	; (80053bc <__NVIC_EnableIRQ+0x38>)
 800539e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053a2:	095b      	lsrs	r3, r3, #5
 80053a4:	2001      	movs	r0, #1
 80053a6:	fa00 f202 	lsl.w	r2, r0, r2
 80053aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80053ae:	bf00      	nop
 80053b0:	370c      	adds	r7, #12
 80053b2:	46bd      	mov	sp, r7
 80053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b8:	4770      	bx	lr
 80053ba:	bf00      	nop
 80053bc:	e000e100 	.word	0xe000e100

080053c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	4603      	mov	r3, r0
 80053c8:	6039      	str	r1, [r7, #0]
 80053ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	db0a      	blt.n	80053ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	b2da      	uxtb	r2, r3
 80053d8:	490c      	ldr	r1, [pc, #48]	; (800540c <__NVIC_SetPriority+0x4c>)
 80053da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053de:	0112      	lsls	r2, r2, #4
 80053e0:	b2d2      	uxtb	r2, r2
 80053e2:	440b      	add	r3, r1
 80053e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80053e8:	e00a      	b.n	8005400 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	b2da      	uxtb	r2, r3
 80053ee:	4908      	ldr	r1, [pc, #32]	; (8005410 <__NVIC_SetPriority+0x50>)
 80053f0:	79fb      	ldrb	r3, [r7, #7]
 80053f2:	f003 030f 	and.w	r3, r3, #15
 80053f6:	3b04      	subs	r3, #4
 80053f8:	0112      	lsls	r2, r2, #4
 80053fa:	b2d2      	uxtb	r2, r2
 80053fc:	440b      	add	r3, r1
 80053fe:	761a      	strb	r2, [r3, #24]
}
 8005400:	bf00      	nop
 8005402:	370c      	adds	r7, #12
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr
 800540c:	e000e100 	.word	0xe000e100
 8005410:	e000ed00 	.word	0xe000ed00

08005414 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005414:	b480      	push	{r7}
 8005416:	b089      	sub	sp, #36	; 0x24
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f003 0307 	and.w	r3, r3, #7
 8005426:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005428:	69fb      	ldr	r3, [r7, #28]
 800542a:	f1c3 0307 	rsb	r3, r3, #7
 800542e:	2b04      	cmp	r3, #4
 8005430:	bf28      	it	cs
 8005432:	2304      	movcs	r3, #4
 8005434:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	3304      	adds	r3, #4
 800543a:	2b06      	cmp	r3, #6
 800543c:	d902      	bls.n	8005444 <NVIC_EncodePriority+0x30>
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	3b03      	subs	r3, #3
 8005442:	e000      	b.n	8005446 <NVIC_EncodePriority+0x32>
 8005444:	2300      	movs	r3, #0
 8005446:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005448:	f04f 32ff 	mov.w	r2, #4294967295
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	fa02 f303 	lsl.w	r3, r2, r3
 8005452:	43da      	mvns	r2, r3
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	401a      	ands	r2, r3
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800545c:	f04f 31ff 	mov.w	r1, #4294967295
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	fa01 f303 	lsl.w	r3, r1, r3
 8005466:	43d9      	mvns	r1, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800546c:	4313      	orrs	r3, r2
         );
}
 800546e:	4618      	mov	r0, r3
 8005470:	3724      	adds	r7, #36	; 0x24
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr

0800547a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800547a:	b580      	push	{r7, lr}
 800547c:	b082      	sub	sp, #8
 800547e:	af00      	add	r7, sp, #0
 8005480:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f7ff ff4c 	bl	8005320 <__NVIC_SetPriorityGrouping>
}
 8005488:	bf00      	nop
 800548a:	3708      	adds	r7, #8
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}

08005490 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005490:	b580      	push	{r7, lr}
 8005492:	b086      	sub	sp, #24
 8005494:	af00      	add	r7, sp, #0
 8005496:	4603      	mov	r3, r0
 8005498:	60b9      	str	r1, [r7, #8]
 800549a:	607a      	str	r2, [r7, #4]
 800549c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800549e:	2300      	movs	r3, #0
 80054a0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80054a2:	f7ff ff61 	bl	8005368 <__NVIC_GetPriorityGrouping>
 80054a6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	68b9      	ldr	r1, [r7, #8]
 80054ac:	6978      	ldr	r0, [r7, #20]
 80054ae:	f7ff ffb1 	bl	8005414 <NVIC_EncodePriority>
 80054b2:	4602      	mov	r2, r0
 80054b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054b8:	4611      	mov	r1, r2
 80054ba:	4618      	mov	r0, r3
 80054bc:	f7ff ff80 	bl	80053c0 <__NVIC_SetPriority>
}
 80054c0:	bf00      	nop
 80054c2:	3718      	adds	r7, #24
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b082      	sub	sp, #8
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	4603      	mov	r3, r0
 80054d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80054d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054d6:	4618      	mov	r0, r3
 80054d8:	f7ff ff54 	bl	8005384 <__NVIC_EnableIRQ>
}
 80054dc:	bf00      	nop
 80054de:	3708      	adds	r7, #8
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b086      	sub	sp, #24
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80054ec:	2300      	movs	r3, #0
 80054ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80054f0:	f7ff fae6 	bl	8004ac0 <HAL_GetTick>
 80054f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d101      	bne.n	8005500 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e099      	b.n	8005634 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2202      	movs	r2, #2
 8005504:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f022 0201 	bic.w	r2, r2, #1
 800551e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005520:	e00f      	b.n	8005542 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005522:	f7ff facd 	bl	8004ac0 <HAL_GetTick>
 8005526:	4602      	mov	r2, r0
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	1ad3      	subs	r3, r2, r3
 800552c:	2b05      	cmp	r3, #5
 800552e:	d908      	bls.n	8005542 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2220      	movs	r2, #32
 8005534:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2203      	movs	r2, #3
 800553a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800553e:	2303      	movs	r3, #3
 8005540:	e078      	b.n	8005634 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0301 	and.w	r3, r3, #1
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1e8      	bne.n	8005522 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005558:	697a      	ldr	r2, [r7, #20]
 800555a:	4b38      	ldr	r3, [pc, #224]	; (800563c <HAL_DMA_Init+0x158>)
 800555c:	4013      	ands	r3, r2
 800555e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	685a      	ldr	r2, [r3, #4]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800556e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	691b      	ldr	r3, [r3, #16]
 8005574:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800557a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005586:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a1b      	ldr	r3, [r3, #32]
 800558c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	4313      	orrs	r3, r2
 8005592:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005598:	2b04      	cmp	r3, #4
 800559a:	d107      	bne.n	80055ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a4:	4313      	orrs	r3, r2
 80055a6:	697a      	ldr	r2, [r7, #20]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	697a      	ldr	r2, [r7, #20]
 80055b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	f023 0307 	bic.w	r3, r3, #7
 80055c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c8:	697a      	ldr	r2, [r7, #20]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d2:	2b04      	cmp	r3, #4
 80055d4:	d117      	bne.n	8005606 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055da:	697a      	ldr	r2, [r7, #20]
 80055dc:	4313      	orrs	r3, r2
 80055de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d00e      	beq.n	8005606 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 fb01 	bl	8005bf0 <DMA_CheckFifoParam>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d008      	beq.n	8005606 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2240      	movs	r2, #64	; 0x40
 80055f8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2201      	movs	r2, #1
 80055fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005602:	2301      	movs	r3, #1
 8005604:	e016      	b.n	8005634 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	697a      	ldr	r2, [r7, #20]
 800560c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f000 fab8 	bl	8005b84 <DMA_CalcBaseAndBitshift>
 8005614:	4603      	mov	r3, r0
 8005616:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800561c:	223f      	movs	r2, #63	; 0x3f
 800561e:	409a      	lsls	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3718      	adds	r7, #24
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}
 800563c:	f010803f 	.word	0xf010803f

08005640 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b086      	sub	sp, #24
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	607a      	str	r2, [r7, #4]
 800564c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800564e:	2300      	movs	r3, #0
 8005650:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005656:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800565e:	2b01      	cmp	r3, #1
 8005660:	d101      	bne.n	8005666 <HAL_DMA_Start_IT+0x26>
 8005662:	2302      	movs	r3, #2
 8005664:	e040      	b.n	80056e8 <HAL_DMA_Start_IT+0xa8>
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2201      	movs	r2, #1
 800566a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005674:	b2db      	uxtb	r3, r3
 8005676:	2b01      	cmp	r3, #1
 8005678:	d12f      	bne.n	80056da <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2202      	movs	r2, #2
 800567e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	68b9      	ldr	r1, [r7, #8]
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f000 fa4a 	bl	8005b28 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005698:	223f      	movs	r2, #63	; 0x3f
 800569a:	409a      	lsls	r2, r3
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f042 0216 	orr.w	r2, r2, #22
 80056ae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d007      	beq.n	80056c8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f042 0208 	orr.w	r2, r2, #8
 80056c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f042 0201 	orr.w	r2, r2, #1
 80056d6:	601a      	str	r2, [r3, #0]
 80056d8:	e005      	b.n	80056e6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80056e2:	2302      	movs	r3, #2
 80056e4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80056e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3718      	adds	r7, #24
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}

080056f0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b084      	sub	sp, #16
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056fc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80056fe:	f7ff f9df 	bl	8004ac0 <HAL_GetTick>
 8005702:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800570a:	b2db      	uxtb	r3, r3
 800570c:	2b02      	cmp	r3, #2
 800570e:	d008      	beq.n	8005722 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2280      	movs	r2, #128	; 0x80
 8005714:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	e052      	b.n	80057c8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f022 0216 	bic.w	r2, r2, #22
 8005730:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	695a      	ldr	r2, [r3, #20]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005740:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005746:	2b00      	cmp	r3, #0
 8005748:	d103      	bne.n	8005752 <HAL_DMA_Abort+0x62>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800574e:	2b00      	cmp	r3, #0
 8005750:	d007      	beq.n	8005762 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f022 0208 	bic.w	r2, r2, #8
 8005760:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f022 0201 	bic.w	r2, r2, #1
 8005770:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005772:	e013      	b.n	800579c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005774:	f7ff f9a4 	bl	8004ac0 <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	2b05      	cmp	r3, #5
 8005780:	d90c      	bls.n	800579c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2220      	movs	r2, #32
 8005786:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2203      	movs	r2, #3
 800578c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e015      	b.n	80057c8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0301 	and.w	r3, r3, #1
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d1e4      	bne.n	8005774 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057ae:	223f      	movs	r2, #63	; 0x3f
 80057b0:	409a      	lsls	r2, r3
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2201      	movs	r2, #1
 80057ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80057c6:	2300      	movs	r3, #0
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3710      	adds	r7, #16
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	2b02      	cmp	r3, #2
 80057e2:	d004      	beq.n	80057ee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2280      	movs	r2, #128	; 0x80
 80057e8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e00c      	b.n	8005808 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2205      	movs	r2, #5
 80057f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f022 0201 	bic.w	r2, r2, #1
 8005804:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b086      	sub	sp, #24
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800581c:	2300      	movs	r3, #0
 800581e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005820:	4b8e      	ldr	r3, [pc, #568]	; (8005a5c <HAL_DMA_IRQHandler+0x248>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a8e      	ldr	r2, [pc, #568]	; (8005a60 <HAL_DMA_IRQHandler+0x24c>)
 8005826:	fba2 2303 	umull	r2, r3, r2, r3
 800582a:	0a9b      	lsrs	r3, r3, #10
 800582c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005832:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800583e:	2208      	movs	r2, #8
 8005840:	409a      	lsls	r2, r3
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	4013      	ands	r3, r2
 8005846:	2b00      	cmp	r3, #0
 8005848:	d01a      	beq.n	8005880 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0304 	and.w	r3, r3, #4
 8005854:	2b00      	cmp	r3, #0
 8005856:	d013      	beq.n	8005880 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f022 0204 	bic.w	r2, r2, #4
 8005866:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800586c:	2208      	movs	r2, #8
 800586e:	409a      	lsls	r2, r3
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005878:	f043 0201 	orr.w	r2, r3, #1
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005884:	2201      	movs	r2, #1
 8005886:	409a      	lsls	r2, r3
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	4013      	ands	r3, r2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d012      	beq.n	80058b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	695b      	ldr	r3, [r3, #20]
 8005896:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00b      	beq.n	80058b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058a2:	2201      	movs	r2, #1
 80058a4:	409a      	lsls	r2, r3
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058ae:	f043 0202 	orr.w	r2, r3, #2
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058ba:	2204      	movs	r2, #4
 80058bc:	409a      	lsls	r2, r3
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	4013      	ands	r3, r2
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d012      	beq.n	80058ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0302 	and.w	r3, r3, #2
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00b      	beq.n	80058ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058d8:	2204      	movs	r2, #4
 80058da:	409a      	lsls	r2, r3
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058e4:	f043 0204 	orr.w	r2, r3, #4
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058f0:	2210      	movs	r2, #16
 80058f2:	409a      	lsls	r2, r3
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	4013      	ands	r3, r2
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d043      	beq.n	8005984 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f003 0308 	and.w	r3, r3, #8
 8005906:	2b00      	cmp	r3, #0
 8005908:	d03c      	beq.n	8005984 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800590e:	2210      	movs	r2, #16
 8005910:	409a      	lsls	r2, r3
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d018      	beq.n	8005956 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800592e:	2b00      	cmp	r3, #0
 8005930:	d108      	bne.n	8005944 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005936:	2b00      	cmp	r3, #0
 8005938:	d024      	beq.n	8005984 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	4798      	blx	r3
 8005942:	e01f      	b.n	8005984 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005948:	2b00      	cmp	r3, #0
 800594a:	d01b      	beq.n	8005984 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	4798      	blx	r3
 8005954:	e016      	b.n	8005984 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005960:	2b00      	cmp	r3, #0
 8005962:	d107      	bne.n	8005974 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f022 0208 	bic.w	r2, r2, #8
 8005972:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005978:	2b00      	cmp	r3, #0
 800597a:	d003      	beq.n	8005984 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005988:	2220      	movs	r2, #32
 800598a:	409a      	lsls	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	4013      	ands	r3, r2
 8005990:	2b00      	cmp	r3, #0
 8005992:	f000 808f 	beq.w	8005ab4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f003 0310 	and.w	r3, r3, #16
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	f000 8087 	beq.w	8005ab4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059aa:	2220      	movs	r2, #32
 80059ac:	409a      	lsls	r2, r3
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	2b05      	cmp	r3, #5
 80059bc:	d136      	bne.n	8005a2c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f022 0216 	bic.w	r2, r2, #22
 80059cc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	695a      	ldr	r2, [r3, #20]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80059dc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d103      	bne.n	80059ee <HAL_DMA_IRQHandler+0x1da>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d007      	beq.n	80059fe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f022 0208 	bic.w	r2, r2, #8
 80059fc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a02:	223f      	movs	r2, #63	; 0x3f
 8005a04:	409a      	lsls	r2, r3
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d07e      	beq.n	8005b20 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	4798      	blx	r3
        }
        return;
 8005a2a:	e079      	b.n	8005b20 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d01d      	beq.n	8005a76 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d10d      	bne.n	8005a64 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d031      	beq.n	8005ab4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	4798      	blx	r3
 8005a58:	e02c      	b.n	8005ab4 <HAL_DMA_IRQHandler+0x2a0>
 8005a5a:	bf00      	nop
 8005a5c:	2000005c 	.word	0x2000005c
 8005a60:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d023      	beq.n	8005ab4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	4798      	blx	r3
 8005a74:	e01e      	b.n	8005ab4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d10f      	bne.n	8005aa4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f022 0210 	bic.w	r2, r2, #16
 8005a92:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d003      	beq.n	8005ab4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d032      	beq.n	8005b22 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ac0:	f003 0301 	and.w	r3, r3, #1
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d022      	beq.n	8005b0e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2205      	movs	r2, #5
 8005acc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f022 0201 	bic.w	r2, r2, #1
 8005ade:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	3301      	adds	r3, #1
 8005ae4:	60bb      	str	r3, [r7, #8]
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d307      	bcc.n	8005afc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 0301 	and.w	r3, r3, #1
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d1f2      	bne.n	8005ae0 <HAL_DMA_IRQHandler+0x2cc>
 8005afa:	e000      	b.n	8005afe <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005afc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2201      	movs	r2, #1
 8005b02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d005      	beq.n	8005b22 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	4798      	blx	r3
 8005b1e:	e000      	b.n	8005b22 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005b20:	bf00      	nop
    }
  }
}
 8005b22:	3718      	adds	r7, #24
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}

08005b28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	60f8      	str	r0, [r7, #12]
 8005b30:	60b9      	str	r1, [r7, #8]
 8005b32:	607a      	str	r2, [r7, #4]
 8005b34:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005b44:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	683a      	ldr	r2, [r7, #0]
 8005b4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	2b40      	cmp	r3, #64	; 0x40
 8005b54:	d108      	bne.n	8005b68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	68ba      	ldr	r2, [r7, #8]
 8005b64:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005b66:	e007      	b.n	8005b78 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	68ba      	ldr	r2, [r7, #8]
 8005b6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	60da      	str	r2, [r3, #12]
}
 8005b78:	bf00      	nop
 8005b7a:	3714      	adds	r7, #20
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr

08005b84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b085      	sub	sp, #20
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	3b10      	subs	r3, #16
 8005b94:	4a14      	ldr	r2, [pc, #80]	; (8005be8 <DMA_CalcBaseAndBitshift+0x64>)
 8005b96:	fba2 2303 	umull	r2, r3, r2, r3
 8005b9a:	091b      	lsrs	r3, r3, #4
 8005b9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005b9e:	4a13      	ldr	r2, [pc, #76]	; (8005bec <DMA_CalcBaseAndBitshift+0x68>)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	4413      	add	r3, r2
 8005ba4:	781b      	ldrb	r3, [r3, #0]
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2b03      	cmp	r3, #3
 8005bb0:	d909      	bls.n	8005bc6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005bba:	f023 0303 	bic.w	r3, r3, #3
 8005bbe:	1d1a      	adds	r2, r3, #4
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	659a      	str	r2, [r3, #88]	; 0x58
 8005bc4:	e007      	b.n	8005bd6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005bce:	f023 0303 	bic.w	r3, r3, #3
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	3714      	adds	r7, #20
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr
 8005be6:	bf00      	nop
 8005be8:	aaaaaaab 	.word	0xaaaaaaab
 8005bec:	080126d8 	.word	0x080126d8

08005bf0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b085      	sub	sp, #20
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d11f      	bne.n	8005c4a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	2b03      	cmp	r3, #3
 8005c0e:	d856      	bhi.n	8005cbe <DMA_CheckFifoParam+0xce>
 8005c10:	a201      	add	r2, pc, #4	; (adr r2, 8005c18 <DMA_CheckFifoParam+0x28>)
 8005c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c16:	bf00      	nop
 8005c18:	08005c29 	.word	0x08005c29
 8005c1c:	08005c3b 	.word	0x08005c3b
 8005c20:	08005c29 	.word	0x08005c29
 8005c24:	08005cbf 	.word	0x08005cbf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d046      	beq.n	8005cc2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c38:	e043      	b.n	8005cc2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c3e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005c42:	d140      	bne.n	8005cc6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c48:	e03d      	b.n	8005cc6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	699b      	ldr	r3, [r3, #24]
 8005c4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c52:	d121      	bne.n	8005c98 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	2b03      	cmp	r3, #3
 8005c58:	d837      	bhi.n	8005cca <DMA_CheckFifoParam+0xda>
 8005c5a:	a201      	add	r2, pc, #4	; (adr r2, 8005c60 <DMA_CheckFifoParam+0x70>)
 8005c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c60:	08005c71 	.word	0x08005c71
 8005c64:	08005c77 	.word	0x08005c77
 8005c68:	08005c71 	.word	0x08005c71
 8005c6c:	08005c89 	.word	0x08005c89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	73fb      	strb	r3, [r7, #15]
      break;
 8005c74:	e030      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d025      	beq.n	8005cce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c86:	e022      	b.n	8005cce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c8c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005c90:	d11f      	bne.n	8005cd2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005c96:	e01c      	b.n	8005cd2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d903      	bls.n	8005ca6 <DMA_CheckFifoParam+0xb6>
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	2b03      	cmp	r3, #3
 8005ca2:	d003      	beq.n	8005cac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005ca4:	e018      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	73fb      	strb	r3, [r7, #15]
      break;
 8005caa:	e015      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cb0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d00e      	beq.n	8005cd6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	73fb      	strb	r3, [r7, #15]
      break;
 8005cbc:	e00b      	b.n	8005cd6 <DMA_CheckFifoParam+0xe6>
      break;
 8005cbe:	bf00      	nop
 8005cc0:	e00a      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8005cc2:	bf00      	nop
 8005cc4:	e008      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8005cc6:	bf00      	nop
 8005cc8:	e006      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8005cca:	bf00      	nop
 8005ccc:	e004      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8005cce:	bf00      	nop
 8005cd0:	e002      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
      break;   
 8005cd2:	bf00      	nop
 8005cd4:	e000      	b.n	8005cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8005cd6:	bf00      	nop
    }
  } 
  
  return status; 
 8005cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3714      	adds	r7, #20
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr
 8005ce6:	bf00      	nop

08005ce8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b089      	sub	sp, #36	; 0x24
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005cfe:	2300      	movs	r3, #0
 8005d00:	61fb      	str	r3, [r7, #28]
 8005d02:	e16b      	b.n	8005fdc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005d04:	2201      	movs	r2, #1
 8005d06:	69fb      	ldr	r3, [r7, #28]
 8005d08:	fa02 f303 	lsl.w	r3, r2, r3
 8005d0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	697a      	ldr	r2, [r7, #20]
 8005d14:	4013      	ands	r3, r2
 8005d16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005d18:	693a      	ldr	r2, [r7, #16]
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	f040 815a 	bne.w	8005fd6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	f003 0303 	and.w	r3, r3, #3
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d005      	beq.n	8005d3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005d36:	2b02      	cmp	r3, #2
 8005d38:	d130      	bne.n	8005d9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005d40:	69fb      	ldr	r3, [r7, #28]
 8005d42:	005b      	lsls	r3, r3, #1
 8005d44:	2203      	movs	r2, #3
 8005d46:	fa02 f303 	lsl.w	r3, r2, r3
 8005d4a:	43db      	mvns	r3, r3
 8005d4c:	69ba      	ldr	r2, [r7, #24]
 8005d4e:	4013      	ands	r3, r2
 8005d50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	68da      	ldr	r2, [r3, #12]
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	005b      	lsls	r3, r3, #1
 8005d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d5e:	69ba      	ldr	r2, [r7, #24]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	69ba      	ldr	r2, [r7, #24]
 8005d68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005d70:	2201      	movs	r2, #1
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	fa02 f303 	lsl.w	r3, r2, r3
 8005d78:	43db      	mvns	r3, r3
 8005d7a:	69ba      	ldr	r2, [r7, #24]
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	091b      	lsrs	r3, r3, #4
 8005d86:	f003 0201 	and.w	r2, r3, #1
 8005d8a:	69fb      	ldr	r3, [r7, #28]
 8005d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d90:	69ba      	ldr	r2, [r7, #24]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	69ba      	ldr	r2, [r7, #24]
 8005d9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	f003 0303 	and.w	r3, r3, #3
 8005da4:	2b03      	cmp	r3, #3
 8005da6:	d017      	beq.n	8005dd8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005dae:	69fb      	ldr	r3, [r7, #28]
 8005db0:	005b      	lsls	r3, r3, #1
 8005db2:	2203      	movs	r2, #3
 8005db4:	fa02 f303 	lsl.w	r3, r2, r3
 8005db8:	43db      	mvns	r3, r3
 8005dba:	69ba      	ldr	r2, [r7, #24]
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	689a      	ldr	r2, [r3, #8]
 8005dc4:	69fb      	ldr	r3, [r7, #28]
 8005dc6:	005b      	lsls	r3, r3, #1
 8005dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dcc:	69ba      	ldr	r2, [r7, #24]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	69ba      	ldr	r2, [r7, #24]
 8005dd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f003 0303 	and.w	r3, r3, #3
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	d123      	bne.n	8005e2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005de4:	69fb      	ldr	r3, [r7, #28]
 8005de6:	08da      	lsrs	r2, r3, #3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	3208      	adds	r2, #8
 8005dec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005df2:	69fb      	ldr	r3, [r7, #28]
 8005df4:	f003 0307 	and.w	r3, r3, #7
 8005df8:	009b      	lsls	r3, r3, #2
 8005dfa:	220f      	movs	r2, #15
 8005dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8005e00:	43db      	mvns	r3, r3
 8005e02:	69ba      	ldr	r2, [r7, #24]
 8005e04:	4013      	ands	r3, r2
 8005e06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	691a      	ldr	r2, [r3, #16]
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	f003 0307 	and.w	r3, r3, #7
 8005e12:	009b      	lsls	r3, r3, #2
 8005e14:	fa02 f303 	lsl.w	r3, r2, r3
 8005e18:	69ba      	ldr	r2, [r7, #24]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005e1e:	69fb      	ldr	r3, [r7, #28]
 8005e20:	08da      	lsrs	r2, r3, #3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	3208      	adds	r2, #8
 8005e26:	69b9      	ldr	r1, [r7, #24]
 8005e28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	005b      	lsls	r3, r3, #1
 8005e36:	2203      	movs	r2, #3
 8005e38:	fa02 f303 	lsl.w	r3, r2, r3
 8005e3c:	43db      	mvns	r3, r3
 8005e3e:	69ba      	ldr	r2, [r7, #24]
 8005e40:	4013      	ands	r3, r2
 8005e42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	f003 0203 	and.w	r2, r3, #3
 8005e4c:	69fb      	ldr	r3, [r7, #28]
 8005e4e:	005b      	lsls	r3, r3, #1
 8005e50:	fa02 f303 	lsl.w	r3, r2, r3
 8005e54:	69ba      	ldr	r2, [r7, #24]
 8005e56:	4313      	orrs	r3, r2
 8005e58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	69ba      	ldr	r2, [r7, #24]
 8005e5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	f000 80b4 	beq.w	8005fd6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e6e:	2300      	movs	r3, #0
 8005e70:	60fb      	str	r3, [r7, #12]
 8005e72:	4b60      	ldr	r3, [pc, #384]	; (8005ff4 <HAL_GPIO_Init+0x30c>)
 8005e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e76:	4a5f      	ldr	r2, [pc, #380]	; (8005ff4 <HAL_GPIO_Init+0x30c>)
 8005e78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005e7c:	6453      	str	r3, [r2, #68]	; 0x44
 8005e7e:	4b5d      	ldr	r3, [pc, #372]	; (8005ff4 <HAL_GPIO_Init+0x30c>)
 8005e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e86:	60fb      	str	r3, [r7, #12]
 8005e88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005e8a:	4a5b      	ldr	r2, [pc, #364]	; (8005ff8 <HAL_GPIO_Init+0x310>)
 8005e8c:	69fb      	ldr	r3, [r7, #28]
 8005e8e:	089b      	lsrs	r3, r3, #2
 8005e90:	3302      	adds	r3, #2
 8005e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005e98:	69fb      	ldr	r3, [r7, #28]
 8005e9a:	f003 0303 	and.w	r3, r3, #3
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	220f      	movs	r2, #15
 8005ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea6:	43db      	mvns	r3, r3
 8005ea8:	69ba      	ldr	r2, [r7, #24]
 8005eaa:	4013      	ands	r3, r2
 8005eac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a52      	ldr	r2, [pc, #328]	; (8005ffc <HAL_GPIO_Init+0x314>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d02b      	beq.n	8005f0e <HAL_GPIO_Init+0x226>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a51      	ldr	r2, [pc, #324]	; (8006000 <HAL_GPIO_Init+0x318>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d025      	beq.n	8005f0a <HAL_GPIO_Init+0x222>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a50      	ldr	r2, [pc, #320]	; (8006004 <HAL_GPIO_Init+0x31c>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d01f      	beq.n	8005f06 <HAL_GPIO_Init+0x21e>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a4f      	ldr	r2, [pc, #316]	; (8006008 <HAL_GPIO_Init+0x320>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d019      	beq.n	8005f02 <HAL_GPIO_Init+0x21a>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a4e      	ldr	r2, [pc, #312]	; (800600c <HAL_GPIO_Init+0x324>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d013      	beq.n	8005efe <HAL_GPIO_Init+0x216>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a4d      	ldr	r2, [pc, #308]	; (8006010 <HAL_GPIO_Init+0x328>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d00d      	beq.n	8005efa <HAL_GPIO_Init+0x212>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a4c      	ldr	r2, [pc, #304]	; (8006014 <HAL_GPIO_Init+0x32c>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d007      	beq.n	8005ef6 <HAL_GPIO_Init+0x20e>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	4a4b      	ldr	r2, [pc, #300]	; (8006018 <HAL_GPIO_Init+0x330>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d101      	bne.n	8005ef2 <HAL_GPIO_Init+0x20a>
 8005eee:	2307      	movs	r3, #7
 8005ef0:	e00e      	b.n	8005f10 <HAL_GPIO_Init+0x228>
 8005ef2:	2308      	movs	r3, #8
 8005ef4:	e00c      	b.n	8005f10 <HAL_GPIO_Init+0x228>
 8005ef6:	2306      	movs	r3, #6
 8005ef8:	e00a      	b.n	8005f10 <HAL_GPIO_Init+0x228>
 8005efa:	2305      	movs	r3, #5
 8005efc:	e008      	b.n	8005f10 <HAL_GPIO_Init+0x228>
 8005efe:	2304      	movs	r3, #4
 8005f00:	e006      	b.n	8005f10 <HAL_GPIO_Init+0x228>
 8005f02:	2303      	movs	r3, #3
 8005f04:	e004      	b.n	8005f10 <HAL_GPIO_Init+0x228>
 8005f06:	2302      	movs	r3, #2
 8005f08:	e002      	b.n	8005f10 <HAL_GPIO_Init+0x228>
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e000      	b.n	8005f10 <HAL_GPIO_Init+0x228>
 8005f0e:	2300      	movs	r3, #0
 8005f10:	69fa      	ldr	r2, [r7, #28]
 8005f12:	f002 0203 	and.w	r2, r2, #3
 8005f16:	0092      	lsls	r2, r2, #2
 8005f18:	4093      	lsls	r3, r2
 8005f1a:	69ba      	ldr	r2, [r7, #24]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005f20:	4935      	ldr	r1, [pc, #212]	; (8005ff8 <HAL_GPIO_Init+0x310>)
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	089b      	lsrs	r3, r3, #2
 8005f26:	3302      	adds	r3, #2
 8005f28:	69ba      	ldr	r2, [r7, #24]
 8005f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005f2e:	4b3b      	ldr	r3, [pc, #236]	; (800601c <HAL_GPIO_Init+0x334>)
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	43db      	mvns	r3, r3
 8005f38:	69ba      	ldr	r2, [r7, #24]
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d003      	beq.n	8005f52 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005f4a:	69ba      	ldr	r2, [r7, #24]
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005f52:	4a32      	ldr	r2, [pc, #200]	; (800601c <HAL_GPIO_Init+0x334>)
 8005f54:	69bb      	ldr	r3, [r7, #24]
 8005f56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005f58:	4b30      	ldr	r3, [pc, #192]	; (800601c <HAL_GPIO_Init+0x334>)
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	43db      	mvns	r3, r3
 8005f62:	69ba      	ldr	r2, [r7, #24]
 8005f64:	4013      	ands	r3, r2
 8005f66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d003      	beq.n	8005f7c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005f74:	69ba      	ldr	r2, [r7, #24]
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005f7c:	4a27      	ldr	r2, [pc, #156]	; (800601c <HAL_GPIO_Init+0x334>)
 8005f7e:	69bb      	ldr	r3, [r7, #24]
 8005f80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005f82:	4b26      	ldr	r3, [pc, #152]	; (800601c <HAL_GPIO_Init+0x334>)
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	43db      	mvns	r3, r3
 8005f8c:	69ba      	ldr	r2, [r7, #24]
 8005f8e:	4013      	ands	r3, r2
 8005f90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d003      	beq.n	8005fa6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005f9e:	69ba      	ldr	r2, [r7, #24]
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005fa6:	4a1d      	ldr	r2, [pc, #116]	; (800601c <HAL_GPIO_Init+0x334>)
 8005fa8:	69bb      	ldr	r3, [r7, #24]
 8005faa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005fac:	4b1b      	ldr	r3, [pc, #108]	; (800601c <HAL_GPIO_Init+0x334>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	43db      	mvns	r3, r3
 8005fb6:	69ba      	ldr	r2, [r7, #24]
 8005fb8:	4013      	ands	r3, r2
 8005fba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d003      	beq.n	8005fd0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005fc8:	69ba      	ldr	r2, [r7, #24]
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005fd0:	4a12      	ldr	r2, [pc, #72]	; (800601c <HAL_GPIO_Init+0x334>)
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	3301      	adds	r3, #1
 8005fda:	61fb      	str	r3, [r7, #28]
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	2b0f      	cmp	r3, #15
 8005fe0:	f67f ae90 	bls.w	8005d04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005fe4:	bf00      	nop
 8005fe6:	bf00      	nop
 8005fe8:	3724      	adds	r7, #36	; 0x24
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	40023800 	.word	0x40023800
 8005ff8:	40013800 	.word	0x40013800
 8005ffc:	40020000 	.word	0x40020000
 8006000:	40020400 	.word	0x40020400
 8006004:	40020800 	.word	0x40020800
 8006008:	40020c00 	.word	0x40020c00
 800600c:	40021000 	.word	0x40021000
 8006010:	40021400 	.word	0x40021400
 8006014:	40021800 	.word	0x40021800
 8006018:	40021c00 	.word	0x40021c00
 800601c:	40013c00 	.word	0x40013c00

08006020 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006020:	b480      	push	{r7}
 8006022:	b083      	sub	sp, #12
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	460b      	mov	r3, r1
 800602a:	807b      	strh	r3, [r7, #2]
 800602c:	4613      	mov	r3, r2
 800602e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006030:	787b      	ldrb	r3, [r7, #1]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d003      	beq.n	800603e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006036:	887a      	ldrh	r2, [r7, #2]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800603c:	e003      	b.n	8006046 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800603e:	887b      	ldrh	r3, [r7, #2]
 8006040:	041a      	lsls	r2, r3, #16
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	619a      	str	r2, [r3, #24]
}
 8006046:	bf00      	nop
 8006048:	370c      	adds	r7, #12
 800604a:	46bd      	mov	sp, r7
 800604c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006050:	4770      	bx	lr

08006052 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006052:	b480      	push	{r7}
 8006054:	b085      	sub	sp, #20
 8006056:	af00      	add	r7, sp, #0
 8006058:	6078      	str	r0, [r7, #4]
 800605a:	460b      	mov	r3, r1
 800605c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	695b      	ldr	r3, [r3, #20]
 8006062:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006064:	887a      	ldrh	r2, [r7, #2]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	4013      	ands	r3, r2
 800606a:	041a      	lsls	r2, r3, #16
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	43d9      	mvns	r1, r3
 8006070:	887b      	ldrh	r3, [r7, #2]
 8006072:	400b      	ands	r3, r1
 8006074:	431a      	orrs	r2, r3
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	619a      	str	r2, [r3, #24]
}
 800607a:	bf00      	nop
 800607c:	3714      	adds	r7, #20
 800607e:	46bd      	mov	sp, r7
 8006080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006084:	4770      	bx	lr
	...

08006088 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b082      	sub	sp, #8
 800608c:	af00      	add	r7, sp, #0
 800608e:	4603      	mov	r3, r0
 8006090:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006092:	4b08      	ldr	r3, [pc, #32]	; (80060b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006094:	695a      	ldr	r2, [r3, #20]
 8006096:	88fb      	ldrh	r3, [r7, #6]
 8006098:	4013      	ands	r3, r2
 800609a:	2b00      	cmp	r3, #0
 800609c:	d006      	beq.n	80060ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800609e:	4a05      	ldr	r2, [pc, #20]	; (80060b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80060a0:	88fb      	ldrh	r3, [r7, #6]
 80060a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80060a4:	88fb      	ldrh	r3, [r7, #6]
 80060a6:	4618      	mov	r0, r3
 80060a8:	f7fb ff02 	bl	8001eb0 <HAL_GPIO_EXTI_Callback>
  }
}
 80060ac:	bf00      	nop
 80060ae:	3708      	adds	r7, #8
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	40013c00 	.word	0x40013c00

080060b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d101      	bne.n	80060ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e12b      	b.n	8006322 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d106      	bne.n	80060e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f7fd ffca 	bl	8004078 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2224      	movs	r2, #36	; 0x24
 80060e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f022 0201 	bic.w	r2, r2, #1
 80060fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800610a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800611a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800611c:	f001 fd52 	bl	8007bc4 <HAL_RCC_GetPCLK1Freq>
 8006120:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	4a81      	ldr	r2, [pc, #516]	; (800632c <HAL_I2C_Init+0x274>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d807      	bhi.n	800613c <HAL_I2C_Init+0x84>
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	4a80      	ldr	r2, [pc, #512]	; (8006330 <HAL_I2C_Init+0x278>)
 8006130:	4293      	cmp	r3, r2
 8006132:	bf94      	ite	ls
 8006134:	2301      	movls	r3, #1
 8006136:	2300      	movhi	r3, #0
 8006138:	b2db      	uxtb	r3, r3
 800613a:	e006      	b.n	800614a <HAL_I2C_Init+0x92>
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	4a7d      	ldr	r2, [pc, #500]	; (8006334 <HAL_I2C_Init+0x27c>)
 8006140:	4293      	cmp	r3, r2
 8006142:	bf94      	ite	ls
 8006144:	2301      	movls	r3, #1
 8006146:	2300      	movhi	r3, #0
 8006148:	b2db      	uxtb	r3, r3
 800614a:	2b00      	cmp	r3, #0
 800614c:	d001      	beq.n	8006152 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800614e:	2301      	movs	r3, #1
 8006150:	e0e7      	b.n	8006322 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	4a78      	ldr	r2, [pc, #480]	; (8006338 <HAL_I2C_Init+0x280>)
 8006156:	fba2 2303 	umull	r2, r3, r2, r3
 800615a:	0c9b      	lsrs	r3, r3, #18
 800615c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	68ba      	ldr	r2, [r7, #8]
 800616e:	430a      	orrs	r2, r1
 8006170:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	6a1b      	ldr	r3, [r3, #32]
 8006178:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	4a6a      	ldr	r2, [pc, #424]	; (800632c <HAL_I2C_Init+0x274>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d802      	bhi.n	800618c <HAL_I2C_Init+0xd4>
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	3301      	adds	r3, #1
 800618a:	e009      	b.n	80061a0 <HAL_I2C_Init+0xe8>
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006192:	fb02 f303 	mul.w	r3, r2, r3
 8006196:	4a69      	ldr	r2, [pc, #420]	; (800633c <HAL_I2C_Init+0x284>)
 8006198:	fba2 2303 	umull	r2, r3, r2, r3
 800619c:	099b      	lsrs	r3, r3, #6
 800619e:	3301      	adds	r3, #1
 80061a0:	687a      	ldr	r2, [r7, #4]
 80061a2:	6812      	ldr	r2, [r2, #0]
 80061a4:	430b      	orrs	r3, r1
 80061a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	69db      	ldr	r3, [r3, #28]
 80061ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80061b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	495c      	ldr	r1, [pc, #368]	; (800632c <HAL_I2C_Init+0x274>)
 80061bc:	428b      	cmp	r3, r1
 80061be:	d819      	bhi.n	80061f4 <HAL_I2C_Init+0x13c>
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	1e59      	subs	r1, r3, #1
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	005b      	lsls	r3, r3, #1
 80061ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80061ce:	1c59      	adds	r1, r3, #1
 80061d0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80061d4:	400b      	ands	r3, r1
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d00a      	beq.n	80061f0 <HAL_I2C_Init+0x138>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	1e59      	subs	r1, r3, #1
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	005b      	lsls	r3, r3, #1
 80061e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80061e8:	3301      	adds	r3, #1
 80061ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061ee:	e051      	b.n	8006294 <HAL_I2C_Init+0x1dc>
 80061f0:	2304      	movs	r3, #4
 80061f2:	e04f      	b.n	8006294 <HAL_I2C_Init+0x1dc>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d111      	bne.n	8006220 <HAL_I2C_Init+0x168>
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	1e58      	subs	r0, r3, #1
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6859      	ldr	r1, [r3, #4]
 8006204:	460b      	mov	r3, r1
 8006206:	005b      	lsls	r3, r3, #1
 8006208:	440b      	add	r3, r1
 800620a:	fbb0 f3f3 	udiv	r3, r0, r3
 800620e:	3301      	adds	r3, #1
 8006210:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006214:	2b00      	cmp	r3, #0
 8006216:	bf0c      	ite	eq
 8006218:	2301      	moveq	r3, #1
 800621a:	2300      	movne	r3, #0
 800621c:	b2db      	uxtb	r3, r3
 800621e:	e012      	b.n	8006246 <HAL_I2C_Init+0x18e>
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	1e58      	subs	r0, r3, #1
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6859      	ldr	r1, [r3, #4]
 8006228:	460b      	mov	r3, r1
 800622a:	009b      	lsls	r3, r3, #2
 800622c:	440b      	add	r3, r1
 800622e:	0099      	lsls	r1, r3, #2
 8006230:	440b      	add	r3, r1
 8006232:	fbb0 f3f3 	udiv	r3, r0, r3
 8006236:	3301      	adds	r3, #1
 8006238:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800623c:	2b00      	cmp	r3, #0
 800623e:	bf0c      	ite	eq
 8006240:	2301      	moveq	r3, #1
 8006242:	2300      	movne	r3, #0
 8006244:	b2db      	uxtb	r3, r3
 8006246:	2b00      	cmp	r3, #0
 8006248:	d001      	beq.n	800624e <HAL_I2C_Init+0x196>
 800624a:	2301      	movs	r3, #1
 800624c:	e022      	b.n	8006294 <HAL_I2C_Init+0x1dc>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d10e      	bne.n	8006274 <HAL_I2C_Init+0x1bc>
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	1e58      	subs	r0, r3, #1
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6859      	ldr	r1, [r3, #4]
 800625e:	460b      	mov	r3, r1
 8006260:	005b      	lsls	r3, r3, #1
 8006262:	440b      	add	r3, r1
 8006264:	fbb0 f3f3 	udiv	r3, r0, r3
 8006268:	3301      	adds	r3, #1
 800626a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800626e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006272:	e00f      	b.n	8006294 <HAL_I2C_Init+0x1dc>
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	1e58      	subs	r0, r3, #1
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6859      	ldr	r1, [r3, #4]
 800627c:	460b      	mov	r3, r1
 800627e:	009b      	lsls	r3, r3, #2
 8006280:	440b      	add	r3, r1
 8006282:	0099      	lsls	r1, r3, #2
 8006284:	440b      	add	r3, r1
 8006286:	fbb0 f3f3 	udiv	r3, r0, r3
 800628a:	3301      	adds	r3, #1
 800628c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006290:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006294:	6879      	ldr	r1, [r7, #4]
 8006296:	6809      	ldr	r1, [r1, #0]
 8006298:	4313      	orrs	r3, r2
 800629a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	69da      	ldr	r2, [r3, #28]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6a1b      	ldr	r3, [r3, #32]
 80062ae:	431a      	orrs	r2, r3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	430a      	orrs	r2, r1
 80062b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80062c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	6911      	ldr	r1, [r2, #16]
 80062ca:	687a      	ldr	r2, [r7, #4]
 80062cc:	68d2      	ldr	r2, [r2, #12]
 80062ce:	4311      	orrs	r1, r2
 80062d0:	687a      	ldr	r2, [r7, #4]
 80062d2:	6812      	ldr	r2, [r2, #0]
 80062d4:	430b      	orrs	r3, r1
 80062d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	695a      	ldr	r2, [r3, #20]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	699b      	ldr	r3, [r3, #24]
 80062ea:	431a      	orrs	r2, r3
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	430a      	orrs	r2, r1
 80062f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	681a      	ldr	r2, [r3, #0]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f042 0201 	orr.w	r2, r2, #1
 8006302:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2220      	movs	r2, #32
 800630e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2200      	movs	r2, #0
 8006316:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	3710      	adds	r7, #16
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	000186a0 	.word	0x000186a0
 8006330:	001e847f 	.word	0x001e847f
 8006334:	003d08ff 	.word	0x003d08ff
 8006338:	431bde83 	.word	0x431bde83
 800633c:	10624dd3 	.word	0x10624dd3

08006340 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b088      	sub	sp, #32
 8006344:	af02      	add	r7, sp, #8
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	4608      	mov	r0, r1
 800634a:	4611      	mov	r1, r2
 800634c:	461a      	mov	r2, r3
 800634e:	4603      	mov	r3, r0
 8006350:	817b      	strh	r3, [r7, #10]
 8006352:	460b      	mov	r3, r1
 8006354:	813b      	strh	r3, [r7, #8]
 8006356:	4613      	mov	r3, r2
 8006358:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800635a:	f7fe fbb1 	bl	8004ac0 <HAL_GetTick>
 800635e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006366:	b2db      	uxtb	r3, r3
 8006368:	2b20      	cmp	r3, #32
 800636a:	f040 80d9 	bne.w	8006520 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	9300      	str	r3, [sp, #0]
 8006372:	2319      	movs	r3, #25
 8006374:	2201      	movs	r2, #1
 8006376:	496d      	ldr	r1, [pc, #436]	; (800652c <HAL_I2C_Mem_Write+0x1ec>)
 8006378:	68f8      	ldr	r0, [r7, #12]
 800637a:	f000 fdad 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 800637e:	4603      	mov	r3, r0
 8006380:	2b00      	cmp	r3, #0
 8006382:	d001      	beq.n	8006388 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006384:	2302      	movs	r3, #2
 8006386:	e0cc      	b.n	8006522 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800638e:	2b01      	cmp	r3, #1
 8006390:	d101      	bne.n	8006396 <HAL_I2C_Mem_Write+0x56>
 8006392:	2302      	movs	r3, #2
 8006394:	e0c5      	b.n	8006522 <HAL_I2C_Mem_Write+0x1e2>
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2201      	movs	r2, #1
 800639a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f003 0301 	and.w	r3, r3, #1
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d007      	beq.n	80063bc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f042 0201 	orr.w	r2, r2, #1
 80063ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80063ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2221      	movs	r2, #33	; 0x21
 80063d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2240      	movs	r2, #64	; 0x40
 80063d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2200      	movs	r2, #0
 80063e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6a3a      	ldr	r2, [r7, #32]
 80063e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80063ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063f2:	b29a      	uxth	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	4a4d      	ldr	r2, [pc, #308]	; (8006530 <HAL_I2C_Mem_Write+0x1f0>)
 80063fc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80063fe:	88f8      	ldrh	r0, [r7, #6]
 8006400:	893a      	ldrh	r2, [r7, #8]
 8006402:	8979      	ldrh	r1, [r7, #10]
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	9301      	str	r3, [sp, #4]
 8006408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800640a:	9300      	str	r3, [sp, #0]
 800640c:	4603      	mov	r3, r0
 800640e:	68f8      	ldr	r0, [r7, #12]
 8006410:	f000 fbe4 	bl	8006bdc <I2C_RequestMemoryWrite>
 8006414:	4603      	mov	r3, r0
 8006416:	2b00      	cmp	r3, #0
 8006418:	d052      	beq.n	80064c0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	e081      	b.n	8006522 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800641e:	697a      	ldr	r2, [r7, #20]
 8006420:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006422:	68f8      	ldr	r0, [r7, #12]
 8006424:	f000 fe2e 	bl	8007084 <I2C_WaitOnTXEFlagUntilTimeout>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d00d      	beq.n	800644a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006432:	2b04      	cmp	r3, #4
 8006434:	d107      	bne.n	8006446 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006444:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	e06b      	b.n	8006522 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800644e:	781a      	ldrb	r2, [r3, #0]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645a:	1c5a      	adds	r2, r3, #1
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006464:	3b01      	subs	r3, #1
 8006466:	b29a      	uxth	r2, r3
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006470:	b29b      	uxth	r3, r3
 8006472:	3b01      	subs	r3, #1
 8006474:	b29a      	uxth	r2, r3
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	695b      	ldr	r3, [r3, #20]
 8006480:	f003 0304 	and.w	r3, r3, #4
 8006484:	2b04      	cmp	r3, #4
 8006486:	d11b      	bne.n	80064c0 <HAL_I2C_Mem_Write+0x180>
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800648c:	2b00      	cmp	r3, #0
 800648e:	d017      	beq.n	80064c0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006494:	781a      	ldrb	r2, [r3, #0]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a0:	1c5a      	adds	r2, r3, #1
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064aa:	3b01      	subs	r3, #1
 80064ac:	b29a      	uxth	r2, r3
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	3b01      	subs	r3, #1
 80064ba:	b29a      	uxth	r2, r3
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d1aa      	bne.n	800641e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064c8:	697a      	ldr	r2, [r7, #20]
 80064ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80064cc:	68f8      	ldr	r0, [r7, #12]
 80064ce:	f000 fe1a 	bl	8007106 <I2C_WaitOnBTFFlagUntilTimeout>
 80064d2:	4603      	mov	r3, r0
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d00d      	beq.n	80064f4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064dc:	2b04      	cmp	r3, #4
 80064de:	d107      	bne.n	80064f0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064ee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	e016      	b.n	8006522 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681a      	ldr	r2, [r3, #0]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006502:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2220      	movs	r2, #32
 8006508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2200      	movs	r2, #0
 8006510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2200      	movs	r2, #0
 8006518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800651c:	2300      	movs	r3, #0
 800651e:	e000      	b.n	8006522 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006520:	2302      	movs	r3, #2
  }
}
 8006522:	4618      	mov	r0, r3
 8006524:	3718      	adds	r7, #24
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}
 800652a:	bf00      	nop
 800652c:	00100002 	.word	0x00100002
 8006530:	ffff0000 	.word	0xffff0000

08006534 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b08c      	sub	sp, #48	; 0x30
 8006538:	af02      	add	r7, sp, #8
 800653a:	60f8      	str	r0, [r7, #12]
 800653c:	4608      	mov	r0, r1
 800653e:	4611      	mov	r1, r2
 8006540:	461a      	mov	r2, r3
 8006542:	4603      	mov	r3, r0
 8006544:	817b      	strh	r3, [r7, #10]
 8006546:	460b      	mov	r3, r1
 8006548:	813b      	strh	r3, [r7, #8]
 800654a:	4613      	mov	r3, r2
 800654c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800654e:	f7fe fab7 	bl	8004ac0 <HAL_GetTick>
 8006552:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800655a:	b2db      	uxtb	r3, r3
 800655c:	2b20      	cmp	r3, #32
 800655e:	f040 8208 	bne.w	8006972 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006564:	9300      	str	r3, [sp, #0]
 8006566:	2319      	movs	r3, #25
 8006568:	2201      	movs	r2, #1
 800656a:	497b      	ldr	r1, [pc, #492]	; (8006758 <HAL_I2C_Mem_Read+0x224>)
 800656c:	68f8      	ldr	r0, [r7, #12]
 800656e:	f000 fcb3 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006572:	4603      	mov	r3, r0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d001      	beq.n	800657c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006578:	2302      	movs	r3, #2
 800657a:	e1fb      	b.n	8006974 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006582:	2b01      	cmp	r3, #1
 8006584:	d101      	bne.n	800658a <HAL_I2C_Mem_Read+0x56>
 8006586:	2302      	movs	r3, #2
 8006588:	e1f4      	b.n	8006974 <HAL_I2C_Mem_Read+0x440>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2201      	movs	r2, #1
 800658e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0301 	and.w	r3, r3, #1
 800659c:	2b01      	cmp	r3, #1
 800659e:	d007      	beq.n	80065b0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f042 0201 	orr.w	r2, r2, #1
 80065ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80065be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2222      	movs	r2, #34	; 0x22
 80065c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2240      	movs	r2, #64	; 0x40
 80065cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2200      	movs	r2, #0
 80065d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80065e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065e6:	b29a      	uxth	r2, r3
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	4a5b      	ldr	r2, [pc, #364]	; (800675c <HAL_I2C_Mem_Read+0x228>)
 80065f0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80065f2:	88f8      	ldrh	r0, [r7, #6]
 80065f4:	893a      	ldrh	r2, [r7, #8]
 80065f6:	8979      	ldrh	r1, [r7, #10]
 80065f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065fa:	9301      	str	r3, [sp, #4]
 80065fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065fe:	9300      	str	r3, [sp, #0]
 8006600:	4603      	mov	r3, r0
 8006602:	68f8      	ldr	r0, [r7, #12]
 8006604:	f000 fb80 	bl	8006d08 <I2C_RequestMemoryRead>
 8006608:	4603      	mov	r3, r0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d001      	beq.n	8006612 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	e1b0      	b.n	8006974 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006616:	2b00      	cmp	r3, #0
 8006618:	d113      	bne.n	8006642 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800661a:	2300      	movs	r3, #0
 800661c:	623b      	str	r3, [r7, #32]
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	695b      	ldr	r3, [r3, #20]
 8006624:	623b      	str	r3, [r7, #32]
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	699b      	ldr	r3, [r3, #24]
 800662c:	623b      	str	r3, [r7, #32]
 800662e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800663e:	601a      	str	r2, [r3, #0]
 8006640:	e184      	b.n	800694c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006646:	2b01      	cmp	r3, #1
 8006648:	d11b      	bne.n	8006682 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006658:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800665a:	2300      	movs	r3, #0
 800665c:	61fb      	str	r3, [r7, #28]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	695b      	ldr	r3, [r3, #20]
 8006664:	61fb      	str	r3, [r7, #28]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	699b      	ldr	r3, [r3, #24]
 800666c:	61fb      	str	r3, [r7, #28]
 800666e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800667e:	601a      	str	r2, [r3, #0]
 8006680:	e164      	b.n	800694c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006686:	2b02      	cmp	r3, #2
 8006688:	d11b      	bne.n	80066c2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006698:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066aa:	2300      	movs	r3, #0
 80066ac:	61bb      	str	r3, [r7, #24]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	695b      	ldr	r3, [r3, #20]
 80066b4:	61bb      	str	r3, [r7, #24]
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	699b      	ldr	r3, [r3, #24]
 80066bc:	61bb      	str	r3, [r7, #24]
 80066be:	69bb      	ldr	r3, [r7, #24]
 80066c0:	e144      	b.n	800694c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066c2:	2300      	movs	r3, #0
 80066c4:	617b      	str	r3, [r7, #20]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	695b      	ldr	r3, [r3, #20]
 80066cc:	617b      	str	r3, [r7, #20]
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	699b      	ldr	r3, [r3, #24]
 80066d4:	617b      	str	r3, [r7, #20]
 80066d6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80066d8:	e138      	b.n	800694c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066de:	2b03      	cmp	r3, #3
 80066e0:	f200 80f1 	bhi.w	80068c6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d123      	bne.n	8006734 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066ee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80066f0:	68f8      	ldr	r0, [r7, #12]
 80066f2:	f000 fd49 	bl	8007188 <I2C_WaitOnRXNEFlagUntilTimeout>
 80066f6:	4603      	mov	r3, r0
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d001      	beq.n	8006700 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	e139      	b.n	8006974 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	691a      	ldr	r2, [r3, #16]
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800670a:	b2d2      	uxtb	r2, r2
 800670c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006712:	1c5a      	adds	r2, r3, #1
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800671c:	3b01      	subs	r3, #1
 800671e:	b29a      	uxth	r2, r3
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006728:	b29b      	uxth	r3, r3
 800672a:	3b01      	subs	r3, #1
 800672c:	b29a      	uxth	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006732:	e10b      	b.n	800694c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006738:	2b02      	cmp	r3, #2
 800673a:	d14e      	bne.n	80067da <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800673c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800673e:	9300      	str	r3, [sp, #0]
 8006740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006742:	2200      	movs	r2, #0
 8006744:	4906      	ldr	r1, [pc, #24]	; (8006760 <HAL_I2C_Mem_Read+0x22c>)
 8006746:	68f8      	ldr	r0, [r7, #12]
 8006748:	f000 fbc6 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d008      	beq.n	8006764 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e10e      	b.n	8006974 <HAL_I2C_Mem_Read+0x440>
 8006756:	bf00      	nop
 8006758:	00100002 	.word	0x00100002
 800675c:	ffff0000 	.word	0xffff0000
 8006760:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	681a      	ldr	r2, [r3, #0]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006772:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	691a      	ldr	r2, [r3, #16]
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800677e:	b2d2      	uxtb	r2, r2
 8006780:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006786:	1c5a      	adds	r2, r3, #1
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006790:	3b01      	subs	r3, #1
 8006792:	b29a      	uxth	r2, r3
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800679c:	b29b      	uxth	r3, r3
 800679e:	3b01      	subs	r3, #1
 80067a0:	b29a      	uxth	r2, r3
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	691a      	ldr	r2, [r3, #16]
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b0:	b2d2      	uxtb	r2, r2
 80067b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b8:	1c5a      	adds	r2, r3, #1
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067c2:	3b01      	subs	r3, #1
 80067c4:	b29a      	uxth	r2, r3
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	3b01      	subs	r3, #1
 80067d2:	b29a      	uxth	r2, r3
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80067d8:	e0b8      	b.n	800694c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80067da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067dc:	9300      	str	r3, [sp, #0]
 80067de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067e0:	2200      	movs	r2, #0
 80067e2:	4966      	ldr	r1, [pc, #408]	; (800697c <HAL_I2C_Mem_Read+0x448>)
 80067e4:	68f8      	ldr	r0, [r7, #12]
 80067e6:	f000 fb77 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 80067ea:	4603      	mov	r3, r0
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d001      	beq.n	80067f4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80067f0:	2301      	movs	r3, #1
 80067f2:	e0bf      	b.n	8006974 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006802:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	691a      	ldr	r2, [r3, #16]
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800680e:	b2d2      	uxtb	r2, r2
 8006810:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006816:	1c5a      	adds	r2, r3, #1
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006820:	3b01      	subs	r3, #1
 8006822:	b29a      	uxth	r2, r3
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800682c:	b29b      	uxth	r3, r3
 800682e:	3b01      	subs	r3, #1
 8006830:	b29a      	uxth	r2, r3
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006838:	9300      	str	r3, [sp, #0]
 800683a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800683c:	2200      	movs	r2, #0
 800683e:	494f      	ldr	r1, [pc, #316]	; (800697c <HAL_I2C_Mem_Read+0x448>)
 8006840:	68f8      	ldr	r0, [r7, #12]
 8006842:	f000 fb49 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006846:	4603      	mov	r3, r0
 8006848:	2b00      	cmp	r3, #0
 800684a:	d001      	beq.n	8006850 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800684c:	2301      	movs	r3, #1
 800684e:	e091      	b.n	8006974 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800685e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	691a      	ldr	r2, [r3, #16]
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800686a:	b2d2      	uxtb	r2, r2
 800686c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006872:	1c5a      	adds	r2, r3, #1
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800687c:	3b01      	subs	r3, #1
 800687e:	b29a      	uxth	r2, r3
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006888:	b29b      	uxth	r3, r3
 800688a:	3b01      	subs	r3, #1
 800688c:	b29a      	uxth	r2, r3
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	691a      	ldr	r2, [r3, #16]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689c:	b2d2      	uxtb	r2, r2
 800689e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a4:	1c5a      	adds	r2, r3, #1
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068ae:	3b01      	subs	r3, #1
 80068b0:	b29a      	uxth	r2, r3
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	3b01      	subs	r3, #1
 80068be:	b29a      	uxth	r2, r3
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80068c4:	e042      	b.n	800694c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068ca:	68f8      	ldr	r0, [r7, #12]
 80068cc:	f000 fc5c 	bl	8007188 <I2C_WaitOnRXNEFlagUntilTimeout>
 80068d0:	4603      	mov	r3, r0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d001      	beq.n	80068da <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	e04c      	b.n	8006974 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	691a      	ldr	r2, [r3, #16]
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e4:	b2d2      	uxtb	r2, r2
 80068e6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ec:	1c5a      	adds	r2, r3, #1
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068f6:	3b01      	subs	r3, #1
 80068f8:	b29a      	uxth	r2, r3
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006902:	b29b      	uxth	r3, r3
 8006904:	3b01      	subs	r3, #1
 8006906:	b29a      	uxth	r2, r3
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	695b      	ldr	r3, [r3, #20]
 8006912:	f003 0304 	and.w	r3, r3, #4
 8006916:	2b04      	cmp	r3, #4
 8006918:	d118      	bne.n	800694c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	691a      	ldr	r2, [r3, #16]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006924:	b2d2      	uxtb	r2, r2
 8006926:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800692c:	1c5a      	adds	r2, r3, #1
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006936:	3b01      	subs	r3, #1
 8006938:	b29a      	uxth	r2, r3
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006942:	b29b      	uxth	r3, r3
 8006944:	3b01      	subs	r3, #1
 8006946:	b29a      	uxth	r2, r3
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006950:	2b00      	cmp	r3, #0
 8006952:	f47f aec2 	bne.w	80066da <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2220      	movs	r2, #32
 800695a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	2200      	movs	r2, #0
 8006962:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	2200      	movs	r2, #0
 800696a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800696e:	2300      	movs	r3, #0
 8006970:	e000      	b.n	8006974 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006972:	2302      	movs	r3, #2
  }
}
 8006974:	4618      	mov	r0, r3
 8006976:	3728      	adds	r7, #40	; 0x28
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}
 800697c:	00010004 	.word	0x00010004

08006980 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b08a      	sub	sp, #40	; 0x28
 8006984:	af02      	add	r7, sp, #8
 8006986:	60f8      	str	r0, [r7, #12]
 8006988:	607a      	str	r2, [r7, #4]
 800698a:	603b      	str	r3, [r7, #0]
 800698c:	460b      	mov	r3, r1
 800698e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8006990:	f7fe f896 	bl	8004ac0 <HAL_GetTick>
 8006994:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8006996:	2300      	movs	r3, #0
 8006998:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	2b20      	cmp	r3, #32
 80069a4:	f040 8111 	bne.w	8006bca <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80069a8:	69fb      	ldr	r3, [r7, #28]
 80069aa:	9300      	str	r3, [sp, #0]
 80069ac:	2319      	movs	r3, #25
 80069ae:	2201      	movs	r2, #1
 80069b0:	4988      	ldr	r1, [pc, #544]	; (8006bd4 <HAL_I2C_IsDeviceReady+0x254>)
 80069b2:	68f8      	ldr	r0, [r7, #12]
 80069b4:	f000 fa90 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 80069b8:	4603      	mov	r3, r0
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d001      	beq.n	80069c2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80069be:	2302      	movs	r3, #2
 80069c0:	e104      	b.n	8006bcc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d101      	bne.n	80069d0 <HAL_I2C_IsDeviceReady+0x50>
 80069cc:	2302      	movs	r3, #2
 80069ce:	e0fd      	b.n	8006bcc <HAL_I2C_IsDeviceReady+0x24c>
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2201      	movs	r2, #1
 80069d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f003 0301 	and.w	r3, r3, #1
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d007      	beq.n	80069f6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	681a      	ldr	r2, [r3, #0]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f042 0201 	orr.w	r2, r2, #1
 80069f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a04:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2224      	movs	r2, #36	; 0x24
 8006a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2200      	movs	r2, #0
 8006a12:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	4a70      	ldr	r2, [pc, #448]	; (8006bd8 <HAL_I2C_IsDeviceReady+0x258>)
 8006a18:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a28:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8006a2a:	69fb      	ldr	r3, [r7, #28]
 8006a2c:	9300      	str	r3, [sp, #0]
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	2200      	movs	r2, #0
 8006a32:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006a36:	68f8      	ldr	r0, [r7, #12]
 8006a38:	f000 fa4e 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d00d      	beq.n	8006a5e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a50:	d103      	bne.n	8006a5a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a58:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8006a5a:	2303      	movs	r3, #3
 8006a5c:	e0b6      	b.n	8006bcc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006a5e:	897b      	ldrh	r3, [r7, #10]
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	461a      	mov	r2, r3
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006a6c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8006a6e:	f7fe f827 	bl	8004ac0 <HAL_GetTick>
 8006a72:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	695b      	ldr	r3, [r3, #20]
 8006a7a:	f003 0302 	and.w	r3, r3, #2
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	bf0c      	ite	eq
 8006a82:	2301      	moveq	r3, #1
 8006a84:	2300      	movne	r3, #0
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	695b      	ldr	r3, [r3, #20]
 8006a90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a98:	bf0c      	ite	eq
 8006a9a:	2301      	moveq	r3, #1
 8006a9c:	2300      	movne	r3, #0
 8006a9e:	b2db      	uxtb	r3, r3
 8006aa0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006aa2:	e025      	b.n	8006af0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006aa4:	f7fe f80c 	bl	8004ac0 <HAL_GetTick>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	1ad3      	subs	r3, r2, r3
 8006aae:	683a      	ldr	r2, [r7, #0]
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d302      	bcc.n	8006aba <HAL_I2C_IsDeviceReady+0x13a>
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d103      	bne.n	8006ac2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	22a0      	movs	r2, #160	; 0xa0
 8006abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	695b      	ldr	r3, [r3, #20]
 8006ac8:	f003 0302 	and.w	r3, r3, #2
 8006acc:	2b02      	cmp	r3, #2
 8006ace:	bf0c      	ite	eq
 8006ad0:	2301      	moveq	r3, #1
 8006ad2:	2300      	movne	r3, #0
 8006ad4:	b2db      	uxtb	r3, r3
 8006ad6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	695b      	ldr	r3, [r3, #20]
 8006ade:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ae2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ae6:	bf0c      	ite	eq
 8006ae8:	2301      	moveq	r3, #1
 8006aea:	2300      	movne	r3, #0
 8006aec:	b2db      	uxtb	r3, r3
 8006aee:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	2ba0      	cmp	r3, #160	; 0xa0
 8006afa:	d005      	beq.n	8006b08 <HAL_I2C_IsDeviceReady+0x188>
 8006afc:	7dfb      	ldrb	r3, [r7, #23]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d102      	bne.n	8006b08 <HAL_I2C_IsDeviceReady+0x188>
 8006b02:	7dbb      	ldrb	r3, [r7, #22]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d0cd      	beq.n	8006aa4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	2220      	movs	r2, #32
 8006b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	695b      	ldr	r3, [r3, #20]
 8006b16:	f003 0302 	and.w	r3, r3, #2
 8006b1a:	2b02      	cmp	r3, #2
 8006b1c:	d129      	bne.n	8006b72 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b2c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b2e:	2300      	movs	r3, #0
 8006b30:	613b      	str	r3, [r7, #16]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	695b      	ldr	r3, [r3, #20]
 8006b38:	613b      	str	r3, [r7, #16]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	699b      	ldr	r3, [r3, #24]
 8006b40:	613b      	str	r3, [r7, #16]
 8006b42:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b44:	69fb      	ldr	r3, [r7, #28]
 8006b46:	9300      	str	r3, [sp, #0]
 8006b48:	2319      	movs	r3, #25
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	4921      	ldr	r1, [pc, #132]	; (8006bd4 <HAL_I2C_IsDeviceReady+0x254>)
 8006b4e:	68f8      	ldr	r0, [r7, #12]
 8006b50:	f000 f9c2 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006b54:	4603      	mov	r3, r0
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d001      	beq.n	8006b5e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e036      	b.n	8006bcc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2220      	movs	r2, #32
 8006b62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	e02c      	b.n	8006bcc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b80:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006b8a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	9300      	str	r3, [sp, #0]
 8006b90:	2319      	movs	r3, #25
 8006b92:	2201      	movs	r2, #1
 8006b94:	490f      	ldr	r1, [pc, #60]	; (8006bd4 <HAL_I2C_IsDeviceReady+0x254>)
 8006b96:	68f8      	ldr	r0, [r7, #12]
 8006b98:	f000 f99e 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d001      	beq.n	8006ba6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	e012      	b.n	8006bcc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	3301      	adds	r3, #1
 8006baa:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8006bac:	69ba      	ldr	r2, [r7, #24]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	f4ff af32 	bcc.w	8006a1a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2220      	movs	r2, #32
 8006bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	e000      	b.n	8006bcc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8006bca:	2302      	movs	r3, #2
  }
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3720      	adds	r7, #32
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}
 8006bd4:	00100002 	.word	0x00100002
 8006bd8:	ffff0000 	.word	0xffff0000

08006bdc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b088      	sub	sp, #32
 8006be0:	af02      	add	r7, sp, #8
 8006be2:	60f8      	str	r0, [r7, #12]
 8006be4:	4608      	mov	r0, r1
 8006be6:	4611      	mov	r1, r2
 8006be8:	461a      	mov	r2, r3
 8006bea:	4603      	mov	r3, r0
 8006bec:	817b      	strh	r3, [r7, #10]
 8006bee:	460b      	mov	r3, r1
 8006bf0:	813b      	strh	r3, [r7, #8]
 8006bf2:	4613      	mov	r3, r2
 8006bf4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	681a      	ldr	r2, [r3, #0]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c04:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c08:	9300      	str	r3, [sp, #0]
 8006c0a:	6a3b      	ldr	r3, [r7, #32]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006c12:	68f8      	ldr	r0, [r7, #12]
 8006c14:	f000 f960 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00d      	beq.n	8006c3a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c2c:	d103      	bne.n	8006c36 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006c34:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006c36:	2303      	movs	r3, #3
 8006c38:	e05f      	b.n	8006cfa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006c3a:	897b      	ldrh	r3, [r7, #10]
 8006c3c:	b2db      	uxtb	r3, r3
 8006c3e:	461a      	mov	r2, r3
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006c48:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4c:	6a3a      	ldr	r2, [r7, #32]
 8006c4e:	492d      	ldr	r1, [pc, #180]	; (8006d04 <I2C_RequestMemoryWrite+0x128>)
 8006c50:	68f8      	ldr	r0, [r7, #12]
 8006c52:	f000 f998 	bl	8006f86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c56:	4603      	mov	r3, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d001      	beq.n	8006c60 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	e04c      	b.n	8006cfa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c60:	2300      	movs	r3, #0
 8006c62:	617b      	str	r3, [r7, #20]
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	695b      	ldr	r3, [r3, #20]
 8006c6a:	617b      	str	r3, [r7, #20]
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	699b      	ldr	r3, [r3, #24]
 8006c72:	617b      	str	r3, [r7, #20]
 8006c74:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c78:	6a39      	ldr	r1, [r7, #32]
 8006c7a:	68f8      	ldr	r0, [r7, #12]
 8006c7c:	f000 fa02 	bl	8007084 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c80:	4603      	mov	r3, r0
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d00d      	beq.n	8006ca2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c8a:	2b04      	cmp	r3, #4
 8006c8c:	d107      	bne.n	8006c9e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c9c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e02b      	b.n	8006cfa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006ca2:	88fb      	ldrh	r3, [r7, #6]
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d105      	bne.n	8006cb4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ca8:	893b      	ldrh	r3, [r7, #8]
 8006caa:	b2da      	uxtb	r2, r3
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	611a      	str	r2, [r3, #16]
 8006cb2:	e021      	b.n	8006cf8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006cb4:	893b      	ldrh	r3, [r7, #8]
 8006cb6:	0a1b      	lsrs	r3, r3, #8
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	b2da      	uxtb	r2, r3
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006cc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cc4:	6a39      	ldr	r1, [r7, #32]
 8006cc6:	68f8      	ldr	r0, [r7, #12]
 8006cc8:	f000 f9dc 	bl	8007084 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d00d      	beq.n	8006cee <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cd6:	2b04      	cmp	r3, #4
 8006cd8:	d107      	bne.n	8006cea <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ce8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e005      	b.n	8006cfa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006cee:	893b      	ldrh	r3, [r7, #8]
 8006cf0:	b2da      	uxtb	r2, r3
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006cf8:	2300      	movs	r3, #0
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3718      	adds	r7, #24
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}
 8006d02:	bf00      	nop
 8006d04:	00010002 	.word	0x00010002

08006d08 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b088      	sub	sp, #32
 8006d0c:	af02      	add	r7, sp, #8
 8006d0e:	60f8      	str	r0, [r7, #12]
 8006d10:	4608      	mov	r0, r1
 8006d12:	4611      	mov	r1, r2
 8006d14:	461a      	mov	r2, r3
 8006d16:	4603      	mov	r3, r0
 8006d18:	817b      	strh	r3, [r7, #10]
 8006d1a:	460b      	mov	r3, r1
 8006d1c:	813b      	strh	r3, [r7, #8]
 8006d1e:	4613      	mov	r3, r2
 8006d20:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	681a      	ldr	r2, [r3, #0]
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006d30:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d40:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	6a3b      	ldr	r3, [r7, #32]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006d4e:	68f8      	ldr	r0, [r7, #12]
 8006d50:	f000 f8c2 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006d54:	4603      	mov	r3, r0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d00d      	beq.n	8006d76 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d68:	d103      	bne.n	8006d72 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d70:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006d72:	2303      	movs	r3, #3
 8006d74:	e0aa      	b.n	8006ecc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d76:	897b      	ldrh	r3, [r7, #10]
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006d84:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d88:	6a3a      	ldr	r2, [r7, #32]
 8006d8a:	4952      	ldr	r1, [pc, #328]	; (8006ed4 <I2C_RequestMemoryRead+0x1cc>)
 8006d8c:	68f8      	ldr	r0, [r7, #12]
 8006d8e:	f000 f8fa 	bl	8006f86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d92:	4603      	mov	r3, r0
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d001      	beq.n	8006d9c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e097      	b.n	8006ecc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	617b      	str	r3, [r7, #20]
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	695b      	ldr	r3, [r3, #20]
 8006da6:	617b      	str	r3, [r7, #20]
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	699b      	ldr	r3, [r3, #24]
 8006dae:	617b      	str	r3, [r7, #20]
 8006db0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006db2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006db4:	6a39      	ldr	r1, [r7, #32]
 8006db6:	68f8      	ldr	r0, [r7, #12]
 8006db8:	f000 f964 	bl	8007084 <I2C_WaitOnTXEFlagUntilTimeout>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d00d      	beq.n	8006dde <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc6:	2b04      	cmp	r3, #4
 8006dc8:	d107      	bne.n	8006dda <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	681a      	ldr	r2, [r3, #0]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dd8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	e076      	b.n	8006ecc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006dde:	88fb      	ldrh	r3, [r7, #6]
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d105      	bne.n	8006df0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006de4:	893b      	ldrh	r3, [r7, #8]
 8006de6:	b2da      	uxtb	r2, r3
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	611a      	str	r2, [r3, #16]
 8006dee:	e021      	b.n	8006e34 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006df0:	893b      	ldrh	r3, [r7, #8]
 8006df2:	0a1b      	lsrs	r3, r3, #8
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	b2da      	uxtb	r2, r3
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006dfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e00:	6a39      	ldr	r1, [r7, #32]
 8006e02:	68f8      	ldr	r0, [r7, #12]
 8006e04:	f000 f93e 	bl	8007084 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00d      	beq.n	8006e2a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e12:	2b04      	cmp	r3, #4
 8006e14:	d107      	bne.n	8006e26 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e24:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	e050      	b.n	8006ecc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006e2a:	893b      	ldrh	r3, [r7, #8]
 8006e2c:	b2da      	uxtb	r2, r3
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e36:	6a39      	ldr	r1, [r7, #32]
 8006e38:	68f8      	ldr	r0, [r7, #12]
 8006e3a:	f000 f923 	bl	8007084 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d00d      	beq.n	8006e60 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e48:	2b04      	cmp	r3, #4
 8006e4a:	d107      	bne.n	8006e5c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e5a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e035      	b.n	8006ecc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e6e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e72:	9300      	str	r3, [sp, #0]
 8006e74:	6a3b      	ldr	r3, [r7, #32]
 8006e76:	2200      	movs	r2, #0
 8006e78:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e7c:	68f8      	ldr	r0, [r7, #12]
 8006e7e:	f000 f82b 	bl	8006ed8 <I2C_WaitOnFlagUntilTimeout>
 8006e82:	4603      	mov	r3, r0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d00d      	beq.n	8006ea4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e96:	d103      	bne.n	8006ea0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e9e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006ea0:	2303      	movs	r3, #3
 8006ea2:	e013      	b.n	8006ecc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006ea4:	897b      	ldrh	r3, [r7, #10]
 8006ea6:	b2db      	uxtb	r3, r3
 8006ea8:	f043 0301 	orr.w	r3, r3, #1
 8006eac:	b2da      	uxtb	r2, r3
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb6:	6a3a      	ldr	r2, [r7, #32]
 8006eb8:	4906      	ldr	r1, [pc, #24]	; (8006ed4 <I2C_RequestMemoryRead+0x1cc>)
 8006eba:	68f8      	ldr	r0, [r7, #12]
 8006ebc:	f000 f863 	bl	8006f86 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d001      	beq.n	8006eca <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	e000      	b.n	8006ecc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006eca:	2300      	movs	r3, #0
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	3718      	adds	r7, #24
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}
 8006ed4:	00010002 	.word	0x00010002

08006ed8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b084      	sub	sp, #16
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	60f8      	str	r0, [r7, #12]
 8006ee0:	60b9      	str	r1, [r7, #8]
 8006ee2:	603b      	str	r3, [r7, #0]
 8006ee4:	4613      	mov	r3, r2
 8006ee6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006ee8:	e025      	b.n	8006f36 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ef0:	d021      	beq.n	8006f36 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ef2:	f7fd fde5 	bl	8004ac0 <HAL_GetTick>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	69bb      	ldr	r3, [r7, #24]
 8006efa:	1ad3      	subs	r3, r2, r3
 8006efc:	683a      	ldr	r2, [r7, #0]
 8006efe:	429a      	cmp	r2, r3
 8006f00:	d302      	bcc.n	8006f08 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d116      	bne.n	8006f36 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	2220      	movs	r2, #32
 8006f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f22:	f043 0220 	orr.w	r2, r3, #32
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	e023      	b.n	8006f7e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	0c1b      	lsrs	r3, r3, #16
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d10d      	bne.n	8006f5c <I2C_WaitOnFlagUntilTimeout+0x84>
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	695b      	ldr	r3, [r3, #20]
 8006f46:	43da      	mvns	r2, r3
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	4013      	ands	r3, r2
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	bf0c      	ite	eq
 8006f52:	2301      	moveq	r3, #1
 8006f54:	2300      	movne	r3, #0
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	461a      	mov	r2, r3
 8006f5a:	e00c      	b.n	8006f76 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	699b      	ldr	r3, [r3, #24]
 8006f62:	43da      	mvns	r2, r3
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	4013      	ands	r3, r2
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	bf0c      	ite	eq
 8006f6e:	2301      	moveq	r3, #1
 8006f70:	2300      	movne	r3, #0
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	461a      	mov	r2, r3
 8006f76:	79fb      	ldrb	r3, [r7, #7]
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	d0b6      	beq.n	8006eea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006f7c:	2300      	movs	r3, #0
}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	3710      	adds	r7, #16
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}

08006f86 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006f86:	b580      	push	{r7, lr}
 8006f88:	b084      	sub	sp, #16
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	60f8      	str	r0, [r7, #12]
 8006f8e:	60b9      	str	r1, [r7, #8]
 8006f90:	607a      	str	r2, [r7, #4]
 8006f92:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006f94:	e051      	b.n	800703a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	695b      	ldr	r3, [r3, #20]
 8006f9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fa0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fa4:	d123      	bne.n	8006fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	681a      	ldr	r2, [r3, #0]
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fb4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006fbe:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2220      	movs	r2, #32
 8006fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fda:	f043 0204 	orr.w	r2, r3, #4
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e046      	b.n	800707c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ff4:	d021      	beq.n	800703a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ff6:	f7fd fd63 	bl	8004ac0 <HAL_GetTick>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	1ad3      	subs	r3, r2, r3
 8007000:	687a      	ldr	r2, [r7, #4]
 8007002:	429a      	cmp	r2, r3
 8007004:	d302      	bcc.n	800700c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d116      	bne.n	800703a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2200      	movs	r2, #0
 8007010:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2220      	movs	r2, #32
 8007016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2200      	movs	r2, #0
 800701e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007026:	f043 0220 	orr.w	r2, r3, #32
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2200      	movs	r2, #0
 8007032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e020      	b.n	800707c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	0c1b      	lsrs	r3, r3, #16
 800703e:	b2db      	uxtb	r3, r3
 8007040:	2b01      	cmp	r3, #1
 8007042:	d10c      	bne.n	800705e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	695b      	ldr	r3, [r3, #20]
 800704a:	43da      	mvns	r2, r3
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	4013      	ands	r3, r2
 8007050:	b29b      	uxth	r3, r3
 8007052:	2b00      	cmp	r3, #0
 8007054:	bf14      	ite	ne
 8007056:	2301      	movne	r3, #1
 8007058:	2300      	moveq	r3, #0
 800705a:	b2db      	uxtb	r3, r3
 800705c:	e00b      	b.n	8007076 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	699b      	ldr	r3, [r3, #24]
 8007064:	43da      	mvns	r2, r3
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	4013      	ands	r3, r2
 800706a:	b29b      	uxth	r3, r3
 800706c:	2b00      	cmp	r3, #0
 800706e:	bf14      	ite	ne
 8007070:	2301      	movne	r3, #1
 8007072:	2300      	moveq	r3, #0
 8007074:	b2db      	uxtb	r3, r3
 8007076:	2b00      	cmp	r3, #0
 8007078:	d18d      	bne.n	8006f96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800707a:	2300      	movs	r3, #0
}
 800707c:	4618      	mov	r0, r3
 800707e:	3710      	adds	r7, #16
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b084      	sub	sp, #16
 8007088:	af00      	add	r7, sp, #0
 800708a:	60f8      	str	r0, [r7, #12]
 800708c:	60b9      	str	r1, [r7, #8]
 800708e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007090:	e02d      	b.n	80070ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007092:	68f8      	ldr	r0, [r7, #12]
 8007094:	f000 f8ce 	bl	8007234 <I2C_IsAcknowledgeFailed>
 8007098:	4603      	mov	r3, r0
 800709a:	2b00      	cmp	r3, #0
 800709c:	d001      	beq.n	80070a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e02d      	b.n	80070fe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070a8:	d021      	beq.n	80070ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070aa:	f7fd fd09 	bl	8004ac0 <HAL_GetTick>
 80070ae:	4602      	mov	r2, r0
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	1ad3      	subs	r3, r2, r3
 80070b4:	68ba      	ldr	r2, [r7, #8]
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d302      	bcc.n	80070c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d116      	bne.n	80070ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	2200      	movs	r2, #0
 80070c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2220      	movs	r2, #32
 80070ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2200      	movs	r2, #0
 80070d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070da:	f043 0220 	orr.w	r2, r3, #32
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	2200      	movs	r2, #0
 80070e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80070ea:	2301      	movs	r3, #1
 80070ec:	e007      	b.n	80070fe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	695b      	ldr	r3, [r3, #20]
 80070f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070f8:	2b80      	cmp	r3, #128	; 0x80
 80070fa:	d1ca      	bne.n	8007092 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80070fc:	2300      	movs	r3, #0
}
 80070fe:	4618      	mov	r0, r3
 8007100:	3710      	adds	r7, #16
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}

08007106 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007106:	b580      	push	{r7, lr}
 8007108:	b084      	sub	sp, #16
 800710a:	af00      	add	r7, sp, #0
 800710c:	60f8      	str	r0, [r7, #12]
 800710e:	60b9      	str	r1, [r7, #8]
 8007110:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007112:	e02d      	b.n	8007170 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007114:	68f8      	ldr	r0, [r7, #12]
 8007116:	f000 f88d 	bl	8007234 <I2C_IsAcknowledgeFailed>
 800711a:	4603      	mov	r3, r0
 800711c:	2b00      	cmp	r3, #0
 800711e:	d001      	beq.n	8007124 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	e02d      	b.n	8007180 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	f1b3 3fff 	cmp.w	r3, #4294967295
 800712a:	d021      	beq.n	8007170 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800712c:	f7fd fcc8 	bl	8004ac0 <HAL_GetTick>
 8007130:	4602      	mov	r2, r0
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	1ad3      	subs	r3, r2, r3
 8007136:	68ba      	ldr	r2, [r7, #8]
 8007138:	429a      	cmp	r2, r3
 800713a:	d302      	bcc.n	8007142 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d116      	bne.n	8007170 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2200      	movs	r2, #0
 8007146:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2220      	movs	r2, #32
 800714c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2200      	movs	r2, #0
 8007154:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800715c:	f043 0220 	orr.w	r2, r3, #32
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2200      	movs	r2, #0
 8007168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	e007      	b.n	8007180 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	695b      	ldr	r3, [r3, #20]
 8007176:	f003 0304 	and.w	r3, r3, #4
 800717a:	2b04      	cmp	r3, #4
 800717c:	d1ca      	bne.n	8007114 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800717e:	2300      	movs	r3, #0
}
 8007180:	4618      	mov	r0, r3
 8007182:	3710      	adds	r7, #16
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}

08007188 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b084      	sub	sp, #16
 800718c:	af00      	add	r7, sp, #0
 800718e:	60f8      	str	r0, [r7, #12]
 8007190:	60b9      	str	r1, [r7, #8]
 8007192:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007194:	e042      	b.n	800721c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	695b      	ldr	r3, [r3, #20]
 800719c:	f003 0310 	and.w	r3, r3, #16
 80071a0:	2b10      	cmp	r3, #16
 80071a2:	d119      	bne.n	80071d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f06f 0210 	mvn.w	r2, #16
 80071ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2200      	movs	r2, #0
 80071b2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2220      	movs	r2, #32
 80071b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2200      	movs	r2, #0
 80071c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2200      	movs	r2, #0
 80071d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e029      	b.n	800722c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071d8:	f7fd fc72 	bl	8004ac0 <HAL_GetTick>
 80071dc:	4602      	mov	r2, r0
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	1ad3      	subs	r3, r2, r3
 80071e2:	68ba      	ldr	r2, [r7, #8]
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d302      	bcc.n	80071ee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d116      	bne.n	800721c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	2200      	movs	r2, #0
 80071f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2220      	movs	r2, #32
 80071f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2200      	movs	r2, #0
 8007200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007208:	f043 0220 	orr.w	r2, r3, #32
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2200      	movs	r2, #0
 8007214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007218:	2301      	movs	r3, #1
 800721a:	e007      	b.n	800722c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	695b      	ldr	r3, [r3, #20]
 8007222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007226:	2b40      	cmp	r3, #64	; 0x40
 8007228:	d1b5      	bne.n	8007196 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800722a:	2300      	movs	r3, #0
}
 800722c:	4618      	mov	r0, r3
 800722e:	3710      	adds	r7, #16
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}

08007234 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007234:	b480      	push	{r7}
 8007236:	b083      	sub	sp, #12
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	695b      	ldr	r3, [r3, #20]
 8007242:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007246:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800724a:	d11b      	bne.n	8007284 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007254:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2200      	movs	r2, #0
 800725a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2220      	movs	r2, #32
 8007260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007270:	f043 0204 	orr.w	r2, r3, #4
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2200      	movs	r2, #0
 800727c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007280:	2301      	movs	r3, #1
 8007282:	e000      	b.n	8007286 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007284:	2300      	movs	r3, #0
}
 8007286:	4618      	mov	r0, r3
 8007288:	370c      	adds	r7, #12
 800728a:	46bd      	mov	sp, r7
 800728c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007290:	4770      	bx	lr
	...

08007294 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007294:	b480      	push	{r7}
 8007296:	b083      	sub	sp, #12
 8007298:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800729a:	4b06      	ldr	r3, [pc, #24]	; (80072b4 <HAL_PWR_EnableBkUpAccess+0x20>)
 800729c:	2201      	movs	r2, #1
 800729e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80072a0:	4b05      	ldr	r3, [pc, #20]	; (80072b8 <HAL_PWR_EnableBkUpAccess+0x24>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80072a6:	687b      	ldr	r3, [r7, #4]
}
 80072a8:	bf00      	nop
 80072aa:	370c      	adds	r7, #12
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr
 80072b4:	420e0020 	.word	0x420e0020
 80072b8:	40007000 	.word	0x40007000

080072bc <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80072c2:	4b06      	ldr	r3, [pc, #24]	; (80072dc <HAL_PWR_DisableBkUpAccess+0x20>)
 80072c4:	2200      	movs	r2, #0
 80072c6:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80072c8:	4b05      	ldr	r3, [pc, #20]	; (80072e0 <HAL_PWR_DisableBkUpAccess+0x24>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80072ce:	687b      	ldr	r3, [r7, #4]
}
 80072d0:	bf00      	nop
 80072d2:	370c      	adds	r7, #12
 80072d4:	46bd      	mov	sp, r7
 80072d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072da:	4770      	bx	lr
 80072dc:	420e0020 	.word	0x420e0020
 80072e0:	40007000 	.word	0x40007000

080072e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b086      	sub	sp, #24
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d101      	bne.n	80072f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	e267      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 0301 	and.w	r3, r3, #1
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d075      	beq.n	80073ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007302:	4b88      	ldr	r3, [pc, #544]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 8007304:	689b      	ldr	r3, [r3, #8]
 8007306:	f003 030c 	and.w	r3, r3, #12
 800730a:	2b04      	cmp	r3, #4
 800730c:	d00c      	beq.n	8007328 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800730e:	4b85      	ldr	r3, [pc, #532]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007316:	2b08      	cmp	r3, #8
 8007318:	d112      	bne.n	8007340 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800731a:	4b82      	ldr	r3, [pc, #520]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007322:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007326:	d10b      	bne.n	8007340 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007328:	4b7e      	ldr	r3, [pc, #504]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007330:	2b00      	cmp	r3, #0
 8007332:	d05b      	beq.n	80073ec <HAL_RCC_OscConfig+0x108>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d157      	bne.n	80073ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	e242      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007348:	d106      	bne.n	8007358 <HAL_RCC_OscConfig+0x74>
 800734a:	4b76      	ldr	r3, [pc, #472]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a75      	ldr	r2, [pc, #468]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 8007350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007354:	6013      	str	r3, [r2, #0]
 8007356:	e01d      	b.n	8007394 <HAL_RCC_OscConfig+0xb0>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007360:	d10c      	bne.n	800737c <HAL_RCC_OscConfig+0x98>
 8007362:	4b70      	ldr	r3, [pc, #448]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a6f      	ldr	r2, [pc, #444]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 8007368:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800736c:	6013      	str	r3, [r2, #0]
 800736e:	4b6d      	ldr	r3, [pc, #436]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a6c      	ldr	r2, [pc, #432]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 8007374:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007378:	6013      	str	r3, [r2, #0]
 800737a:	e00b      	b.n	8007394 <HAL_RCC_OscConfig+0xb0>
 800737c:	4b69      	ldr	r3, [pc, #420]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a68      	ldr	r2, [pc, #416]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 8007382:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007386:	6013      	str	r3, [r2, #0]
 8007388:	4b66      	ldr	r3, [pc, #408]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a65      	ldr	r2, [pc, #404]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 800738e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007392:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d013      	beq.n	80073c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800739c:	f7fd fb90 	bl	8004ac0 <HAL_GetTick>
 80073a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073a2:	e008      	b.n	80073b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80073a4:	f7fd fb8c 	bl	8004ac0 <HAL_GetTick>
 80073a8:	4602      	mov	r2, r0
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	1ad3      	subs	r3, r2, r3
 80073ae:	2b64      	cmp	r3, #100	; 0x64
 80073b0:	d901      	bls.n	80073b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80073b2:	2303      	movs	r3, #3
 80073b4:	e207      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073b6:	4b5b      	ldr	r3, [pc, #364]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d0f0      	beq.n	80073a4 <HAL_RCC_OscConfig+0xc0>
 80073c2:	e014      	b.n	80073ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073c4:	f7fd fb7c 	bl	8004ac0 <HAL_GetTick>
 80073c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073ca:	e008      	b.n	80073de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80073cc:	f7fd fb78 	bl	8004ac0 <HAL_GetTick>
 80073d0:	4602      	mov	r2, r0
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	1ad3      	subs	r3, r2, r3
 80073d6:	2b64      	cmp	r3, #100	; 0x64
 80073d8:	d901      	bls.n	80073de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80073da:	2303      	movs	r3, #3
 80073dc:	e1f3      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073de:	4b51      	ldr	r3, [pc, #324]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d1f0      	bne.n	80073cc <HAL_RCC_OscConfig+0xe8>
 80073ea:	e000      	b.n	80073ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f003 0302 	and.w	r3, r3, #2
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d063      	beq.n	80074c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80073fa:	4b4a      	ldr	r3, [pc, #296]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 80073fc:	689b      	ldr	r3, [r3, #8]
 80073fe:	f003 030c 	and.w	r3, r3, #12
 8007402:	2b00      	cmp	r3, #0
 8007404:	d00b      	beq.n	800741e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007406:	4b47      	ldr	r3, [pc, #284]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800740e:	2b08      	cmp	r3, #8
 8007410:	d11c      	bne.n	800744c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007412:	4b44      	ldr	r3, [pc, #272]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800741a:	2b00      	cmp	r3, #0
 800741c:	d116      	bne.n	800744c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800741e:	4b41      	ldr	r3, [pc, #260]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f003 0302 	and.w	r3, r3, #2
 8007426:	2b00      	cmp	r3, #0
 8007428:	d005      	beq.n	8007436 <HAL_RCC_OscConfig+0x152>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	68db      	ldr	r3, [r3, #12]
 800742e:	2b01      	cmp	r3, #1
 8007430:	d001      	beq.n	8007436 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007432:	2301      	movs	r3, #1
 8007434:	e1c7      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007436:	4b3b      	ldr	r3, [pc, #236]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	691b      	ldr	r3, [r3, #16]
 8007442:	00db      	lsls	r3, r3, #3
 8007444:	4937      	ldr	r1, [pc, #220]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 8007446:	4313      	orrs	r3, r2
 8007448:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800744a:	e03a      	b.n	80074c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	68db      	ldr	r3, [r3, #12]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d020      	beq.n	8007496 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007454:	4b34      	ldr	r3, [pc, #208]	; (8007528 <HAL_RCC_OscConfig+0x244>)
 8007456:	2201      	movs	r2, #1
 8007458:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800745a:	f7fd fb31 	bl	8004ac0 <HAL_GetTick>
 800745e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007460:	e008      	b.n	8007474 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007462:	f7fd fb2d 	bl	8004ac0 <HAL_GetTick>
 8007466:	4602      	mov	r2, r0
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	1ad3      	subs	r3, r2, r3
 800746c:	2b02      	cmp	r3, #2
 800746e:	d901      	bls.n	8007474 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007470:	2303      	movs	r3, #3
 8007472:	e1a8      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007474:	4b2b      	ldr	r3, [pc, #172]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f003 0302 	and.w	r3, r3, #2
 800747c:	2b00      	cmp	r3, #0
 800747e:	d0f0      	beq.n	8007462 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007480:	4b28      	ldr	r3, [pc, #160]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	691b      	ldr	r3, [r3, #16]
 800748c:	00db      	lsls	r3, r3, #3
 800748e:	4925      	ldr	r1, [pc, #148]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 8007490:	4313      	orrs	r3, r2
 8007492:	600b      	str	r3, [r1, #0]
 8007494:	e015      	b.n	80074c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007496:	4b24      	ldr	r3, [pc, #144]	; (8007528 <HAL_RCC_OscConfig+0x244>)
 8007498:	2200      	movs	r2, #0
 800749a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800749c:	f7fd fb10 	bl	8004ac0 <HAL_GetTick>
 80074a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074a2:	e008      	b.n	80074b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80074a4:	f7fd fb0c 	bl	8004ac0 <HAL_GetTick>
 80074a8:	4602      	mov	r2, r0
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	1ad3      	subs	r3, r2, r3
 80074ae:	2b02      	cmp	r3, #2
 80074b0:	d901      	bls.n	80074b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80074b2:	2303      	movs	r3, #3
 80074b4:	e187      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074b6:	4b1b      	ldr	r3, [pc, #108]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 0302 	and.w	r3, r3, #2
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d1f0      	bne.n	80074a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f003 0308 	and.w	r3, r3, #8
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d036      	beq.n	800753c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	695b      	ldr	r3, [r3, #20]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d016      	beq.n	8007504 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80074d6:	4b15      	ldr	r3, [pc, #84]	; (800752c <HAL_RCC_OscConfig+0x248>)
 80074d8:	2201      	movs	r2, #1
 80074da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074dc:	f7fd faf0 	bl	8004ac0 <HAL_GetTick>
 80074e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074e2:	e008      	b.n	80074f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074e4:	f7fd faec 	bl	8004ac0 <HAL_GetTick>
 80074e8:	4602      	mov	r2, r0
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	1ad3      	subs	r3, r2, r3
 80074ee:	2b02      	cmp	r3, #2
 80074f0:	d901      	bls.n	80074f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e167      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074f6:	4b0b      	ldr	r3, [pc, #44]	; (8007524 <HAL_RCC_OscConfig+0x240>)
 80074f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074fa:	f003 0302 	and.w	r3, r3, #2
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d0f0      	beq.n	80074e4 <HAL_RCC_OscConfig+0x200>
 8007502:	e01b      	b.n	800753c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007504:	4b09      	ldr	r3, [pc, #36]	; (800752c <HAL_RCC_OscConfig+0x248>)
 8007506:	2200      	movs	r2, #0
 8007508:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800750a:	f7fd fad9 	bl	8004ac0 <HAL_GetTick>
 800750e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007510:	e00e      	b.n	8007530 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007512:	f7fd fad5 	bl	8004ac0 <HAL_GetTick>
 8007516:	4602      	mov	r2, r0
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	1ad3      	subs	r3, r2, r3
 800751c:	2b02      	cmp	r3, #2
 800751e:	d907      	bls.n	8007530 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007520:	2303      	movs	r3, #3
 8007522:	e150      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
 8007524:	40023800 	.word	0x40023800
 8007528:	42470000 	.word	0x42470000
 800752c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007530:	4b88      	ldr	r3, [pc, #544]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 8007532:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007534:	f003 0302 	and.w	r3, r3, #2
 8007538:	2b00      	cmp	r3, #0
 800753a:	d1ea      	bne.n	8007512 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f003 0304 	and.w	r3, r3, #4
 8007544:	2b00      	cmp	r3, #0
 8007546:	f000 8097 	beq.w	8007678 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800754a:	2300      	movs	r3, #0
 800754c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800754e:	4b81      	ldr	r3, [pc, #516]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 8007550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007556:	2b00      	cmp	r3, #0
 8007558:	d10f      	bne.n	800757a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800755a:	2300      	movs	r3, #0
 800755c:	60bb      	str	r3, [r7, #8]
 800755e:	4b7d      	ldr	r3, [pc, #500]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 8007560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007562:	4a7c      	ldr	r2, [pc, #496]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 8007564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007568:	6413      	str	r3, [r2, #64]	; 0x40
 800756a:	4b7a      	ldr	r3, [pc, #488]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 800756c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800756e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007572:	60bb      	str	r3, [r7, #8]
 8007574:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007576:	2301      	movs	r3, #1
 8007578:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800757a:	4b77      	ldr	r3, [pc, #476]	; (8007758 <HAL_RCC_OscConfig+0x474>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007582:	2b00      	cmp	r3, #0
 8007584:	d118      	bne.n	80075b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007586:	4b74      	ldr	r3, [pc, #464]	; (8007758 <HAL_RCC_OscConfig+0x474>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a73      	ldr	r2, [pc, #460]	; (8007758 <HAL_RCC_OscConfig+0x474>)
 800758c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007590:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007592:	f7fd fa95 	bl	8004ac0 <HAL_GetTick>
 8007596:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007598:	e008      	b.n	80075ac <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800759a:	f7fd fa91 	bl	8004ac0 <HAL_GetTick>
 800759e:	4602      	mov	r2, r0
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	1ad3      	subs	r3, r2, r3
 80075a4:	2b02      	cmp	r3, #2
 80075a6:	d901      	bls.n	80075ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80075a8:	2303      	movs	r3, #3
 80075aa:	e10c      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075ac:	4b6a      	ldr	r3, [pc, #424]	; (8007758 <HAL_RCC_OscConfig+0x474>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d0f0      	beq.n	800759a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	689b      	ldr	r3, [r3, #8]
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d106      	bne.n	80075ce <HAL_RCC_OscConfig+0x2ea>
 80075c0:	4b64      	ldr	r3, [pc, #400]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 80075c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075c4:	4a63      	ldr	r2, [pc, #396]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 80075c6:	f043 0301 	orr.w	r3, r3, #1
 80075ca:	6713      	str	r3, [r2, #112]	; 0x70
 80075cc:	e01c      	b.n	8007608 <HAL_RCC_OscConfig+0x324>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	2b05      	cmp	r3, #5
 80075d4:	d10c      	bne.n	80075f0 <HAL_RCC_OscConfig+0x30c>
 80075d6:	4b5f      	ldr	r3, [pc, #380]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 80075d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075da:	4a5e      	ldr	r2, [pc, #376]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 80075dc:	f043 0304 	orr.w	r3, r3, #4
 80075e0:	6713      	str	r3, [r2, #112]	; 0x70
 80075e2:	4b5c      	ldr	r3, [pc, #368]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 80075e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075e6:	4a5b      	ldr	r2, [pc, #364]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 80075e8:	f043 0301 	orr.w	r3, r3, #1
 80075ec:	6713      	str	r3, [r2, #112]	; 0x70
 80075ee:	e00b      	b.n	8007608 <HAL_RCC_OscConfig+0x324>
 80075f0:	4b58      	ldr	r3, [pc, #352]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 80075f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075f4:	4a57      	ldr	r2, [pc, #348]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 80075f6:	f023 0301 	bic.w	r3, r3, #1
 80075fa:	6713      	str	r3, [r2, #112]	; 0x70
 80075fc:	4b55      	ldr	r3, [pc, #340]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 80075fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007600:	4a54      	ldr	r2, [pc, #336]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 8007602:	f023 0304 	bic.w	r3, r3, #4
 8007606:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	689b      	ldr	r3, [r3, #8]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d015      	beq.n	800763c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007610:	f7fd fa56 	bl	8004ac0 <HAL_GetTick>
 8007614:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007616:	e00a      	b.n	800762e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007618:	f7fd fa52 	bl	8004ac0 <HAL_GetTick>
 800761c:	4602      	mov	r2, r0
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	1ad3      	subs	r3, r2, r3
 8007622:	f241 3288 	movw	r2, #5000	; 0x1388
 8007626:	4293      	cmp	r3, r2
 8007628:	d901      	bls.n	800762e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800762a:	2303      	movs	r3, #3
 800762c:	e0cb      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800762e:	4b49      	ldr	r3, [pc, #292]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 8007630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007632:	f003 0302 	and.w	r3, r3, #2
 8007636:	2b00      	cmp	r3, #0
 8007638:	d0ee      	beq.n	8007618 <HAL_RCC_OscConfig+0x334>
 800763a:	e014      	b.n	8007666 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800763c:	f7fd fa40 	bl	8004ac0 <HAL_GetTick>
 8007640:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007642:	e00a      	b.n	800765a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007644:	f7fd fa3c 	bl	8004ac0 <HAL_GetTick>
 8007648:	4602      	mov	r2, r0
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	1ad3      	subs	r3, r2, r3
 800764e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007652:	4293      	cmp	r3, r2
 8007654:	d901      	bls.n	800765a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007656:	2303      	movs	r3, #3
 8007658:	e0b5      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800765a:	4b3e      	ldr	r3, [pc, #248]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 800765c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800765e:	f003 0302 	and.w	r3, r3, #2
 8007662:	2b00      	cmp	r3, #0
 8007664:	d1ee      	bne.n	8007644 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007666:	7dfb      	ldrb	r3, [r7, #23]
 8007668:	2b01      	cmp	r3, #1
 800766a:	d105      	bne.n	8007678 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800766c:	4b39      	ldr	r3, [pc, #228]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 800766e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007670:	4a38      	ldr	r2, [pc, #224]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 8007672:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007676:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	699b      	ldr	r3, [r3, #24]
 800767c:	2b00      	cmp	r3, #0
 800767e:	f000 80a1 	beq.w	80077c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007682:	4b34      	ldr	r3, [pc, #208]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	f003 030c 	and.w	r3, r3, #12
 800768a:	2b08      	cmp	r3, #8
 800768c:	d05c      	beq.n	8007748 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	699b      	ldr	r3, [r3, #24]
 8007692:	2b02      	cmp	r3, #2
 8007694:	d141      	bne.n	800771a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007696:	4b31      	ldr	r3, [pc, #196]	; (800775c <HAL_RCC_OscConfig+0x478>)
 8007698:	2200      	movs	r2, #0
 800769a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800769c:	f7fd fa10 	bl	8004ac0 <HAL_GetTick>
 80076a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076a2:	e008      	b.n	80076b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076a4:	f7fd fa0c 	bl	8004ac0 <HAL_GetTick>
 80076a8:	4602      	mov	r2, r0
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	1ad3      	subs	r3, r2, r3
 80076ae:	2b02      	cmp	r3, #2
 80076b0:	d901      	bls.n	80076b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80076b2:	2303      	movs	r3, #3
 80076b4:	e087      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076b6:	4b27      	ldr	r3, [pc, #156]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d1f0      	bne.n	80076a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	69da      	ldr	r2, [r3, #28]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6a1b      	ldr	r3, [r3, #32]
 80076ca:	431a      	orrs	r2, r3
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076d0:	019b      	lsls	r3, r3, #6
 80076d2:	431a      	orrs	r2, r3
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076d8:	085b      	lsrs	r3, r3, #1
 80076da:	3b01      	subs	r3, #1
 80076dc:	041b      	lsls	r3, r3, #16
 80076de:	431a      	orrs	r2, r3
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076e4:	061b      	lsls	r3, r3, #24
 80076e6:	491b      	ldr	r1, [pc, #108]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 80076e8:	4313      	orrs	r3, r2
 80076ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076ec:	4b1b      	ldr	r3, [pc, #108]	; (800775c <HAL_RCC_OscConfig+0x478>)
 80076ee:	2201      	movs	r2, #1
 80076f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076f2:	f7fd f9e5 	bl	8004ac0 <HAL_GetTick>
 80076f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076f8:	e008      	b.n	800770c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076fa:	f7fd f9e1 	bl	8004ac0 <HAL_GetTick>
 80076fe:	4602      	mov	r2, r0
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	1ad3      	subs	r3, r2, r3
 8007704:	2b02      	cmp	r3, #2
 8007706:	d901      	bls.n	800770c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007708:	2303      	movs	r3, #3
 800770a:	e05c      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800770c:	4b11      	ldr	r3, [pc, #68]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007714:	2b00      	cmp	r3, #0
 8007716:	d0f0      	beq.n	80076fa <HAL_RCC_OscConfig+0x416>
 8007718:	e054      	b.n	80077c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800771a:	4b10      	ldr	r3, [pc, #64]	; (800775c <HAL_RCC_OscConfig+0x478>)
 800771c:	2200      	movs	r2, #0
 800771e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007720:	f7fd f9ce 	bl	8004ac0 <HAL_GetTick>
 8007724:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007726:	e008      	b.n	800773a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007728:	f7fd f9ca 	bl	8004ac0 <HAL_GetTick>
 800772c:	4602      	mov	r2, r0
 800772e:	693b      	ldr	r3, [r7, #16]
 8007730:	1ad3      	subs	r3, r2, r3
 8007732:	2b02      	cmp	r3, #2
 8007734:	d901      	bls.n	800773a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007736:	2303      	movs	r3, #3
 8007738:	e045      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800773a:	4b06      	ldr	r3, [pc, #24]	; (8007754 <HAL_RCC_OscConfig+0x470>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007742:	2b00      	cmp	r3, #0
 8007744:	d1f0      	bne.n	8007728 <HAL_RCC_OscConfig+0x444>
 8007746:	e03d      	b.n	80077c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	699b      	ldr	r3, [r3, #24]
 800774c:	2b01      	cmp	r3, #1
 800774e:	d107      	bne.n	8007760 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	e038      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
 8007754:	40023800 	.word	0x40023800
 8007758:	40007000 	.word	0x40007000
 800775c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007760:	4b1b      	ldr	r3, [pc, #108]	; (80077d0 <HAL_RCC_OscConfig+0x4ec>)
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	699b      	ldr	r3, [r3, #24]
 800776a:	2b01      	cmp	r3, #1
 800776c:	d028      	beq.n	80077c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007778:	429a      	cmp	r2, r3
 800777a:	d121      	bne.n	80077c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007786:	429a      	cmp	r2, r3
 8007788:	d11a      	bne.n	80077c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800778a:	68fa      	ldr	r2, [r7, #12]
 800778c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007790:	4013      	ands	r3, r2
 8007792:	687a      	ldr	r2, [r7, #4]
 8007794:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007796:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007798:	4293      	cmp	r3, r2
 800779a:	d111      	bne.n	80077c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077a6:	085b      	lsrs	r3, r3, #1
 80077a8:	3b01      	subs	r3, #1
 80077aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80077ac:	429a      	cmp	r2, r3
 80077ae:	d107      	bne.n	80077c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80077bc:	429a      	cmp	r2, r3
 80077be:	d001      	beq.n	80077c4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	e000      	b.n	80077c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80077c4:	2300      	movs	r3, #0
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	3718      	adds	r7, #24
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bd80      	pop	{r7, pc}
 80077ce:	bf00      	nop
 80077d0:	40023800 	.word	0x40023800

080077d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b084      	sub	sp, #16
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d101      	bne.n	80077e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80077e4:	2301      	movs	r3, #1
 80077e6:	e0cc      	b.n	8007982 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80077e8:	4b68      	ldr	r3, [pc, #416]	; (800798c <HAL_RCC_ClockConfig+0x1b8>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f003 0307 	and.w	r3, r3, #7
 80077f0:	683a      	ldr	r2, [r7, #0]
 80077f2:	429a      	cmp	r2, r3
 80077f4:	d90c      	bls.n	8007810 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077f6:	4b65      	ldr	r3, [pc, #404]	; (800798c <HAL_RCC_ClockConfig+0x1b8>)
 80077f8:	683a      	ldr	r2, [r7, #0]
 80077fa:	b2d2      	uxtb	r2, r2
 80077fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80077fe:	4b63      	ldr	r3, [pc, #396]	; (800798c <HAL_RCC_ClockConfig+0x1b8>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f003 0307 	and.w	r3, r3, #7
 8007806:	683a      	ldr	r2, [r7, #0]
 8007808:	429a      	cmp	r2, r3
 800780a:	d001      	beq.n	8007810 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800780c:	2301      	movs	r3, #1
 800780e:	e0b8      	b.n	8007982 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f003 0302 	and.w	r3, r3, #2
 8007818:	2b00      	cmp	r3, #0
 800781a:	d020      	beq.n	800785e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f003 0304 	and.w	r3, r3, #4
 8007824:	2b00      	cmp	r3, #0
 8007826:	d005      	beq.n	8007834 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007828:	4b59      	ldr	r3, [pc, #356]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	4a58      	ldr	r2, [pc, #352]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 800782e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007832:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f003 0308 	and.w	r3, r3, #8
 800783c:	2b00      	cmp	r3, #0
 800783e:	d005      	beq.n	800784c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007840:	4b53      	ldr	r3, [pc, #332]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 8007842:	689b      	ldr	r3, [r3, #8]
 8007844:	4a52      	ldr	r2, [pc, #328]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 8007846:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800784a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800784c:	4b50      	ldr	r3, [pc, #320]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 800784e:	689b      	ldr	r3, [r3, #8]
 8007850:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	689b      	ldr	r3, [r3, #8]
 8007858:	494d      	ldr	r1, [pc, #308]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 800785a:	4313      	orrs	r3, r2
 800785c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f003 0301 	and.w	r3, r3, #1
 8007866:	2b00      	cmp	r3, #0
 8007868:	d044      	beq.n	80078f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	2b01      	cmp	r3, #1
 8007870:	d107      	bne.n	8007882 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007872:	4b47      	ldr	r3, [pc, #284]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800787a:	2b00      	cmp	r3, #0
 800787c:	d119      	bne.n	80078b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800787e:	2301      	movs	r3, #1
 8007880:	e07f      	b.n	8007982 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	685b      	ldr	r3, [r3, #4]
 8007886:	2b02      	cmp	r3, #2
 8007888:	d003      	beq.n	8007892 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800788e:	2b03      	cmp	r3, #3
 8007890:	d107      	bne.n	80078a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007892:	4b3f      	ldr	r3, [pc, #252]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800789a:	2b00      	cmp	r3, #0
 800789c:	d109      	bne.n	80078b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	e06f      	b.n	8007982 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078a2:	4b3b      	ldr	r3, [pc, #236]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f003 0302 	and.w	r3, r3, #2
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d101      	bne.n	80078b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80078ae:	2301      	movs	r3, #1
 80078b0:	e067      	b.n	8007982 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80078b2:	4b37      	ldr	r3, [pc, #220]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 80078b4:	689b      	ldr	r3, [r3, #8]
 80078b6:	f023 0203 	bic.w	r2, r3, #3
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	4934      	ldr	r1, [pc, #208]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 80078c0:	4313      	orrs	r3, r2
 80078c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80078c4:	f7fd f8fc 	bl	8004ac0 <HAL_GetTick>
 80078c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078ca:	e00a      	b.n	80078e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80078cc:	f7fd f8f8 	bl	8004ac0 <HAL_GetTick>
 80078d0:	4602      	mov	r2, r0
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80078da:	4293      	cmp	r3, r2
 80078dc:	d901      	bls.n	80078e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80078de:	2303      	movs	r3, #3
 80078e0:	e04f      	b.n	8007982 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078e2:	4b2b      	ldr	r3, [pc, #172]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 80078e4:	689b      	ldr	r3, [r3, #8]
 80078e6:	f003 020c 	and.w	r2, r3, #12
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	429a      	cmp	r2, r3
 80078f2:	d1eb      	bne.n	80078cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80078f4:	4b25      	ldr	r3, [pc, #148]	; (800798c <HAL_RCC_ClockConfig+0x1b8>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f003 0307 	and.w	r3, r3, #7
 80078fc:	683a      	ldr	r2, [r7, #0]
 80078fe:	429a      	cmp	r2, r3
 8007900:	d20c      	bcs.n	800791c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007902:	4b22      	ldr	r3, [pc, #136]	; (800798c <HAL_RCC_ClockConfig+0x1b8>)
 8007904:	683a      	ldr	r2, [r7, #0]
 8007906:	b2d2      	uxtb	r2, r2
 8007908:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800790a:	4b20      	ldr	r3, [pc, #128]	; (800798c <HAL_RCC_ClockConfig+0x1b8>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f003 0307 	and.w	r3, r3, #7
 8007912:	683a      	ldr	r2, [r7, #0]
 8007914:	429a      	cmp	r2, r3
 8007916:	d001      	beq.n	800791c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007918:	2301      	movs	r3, #1
 800791a:	e032      	b.n	8007982 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f003 0304 	and.w	r3, r3, #4
 8007924:	2b00      	cmp	r3, #0
 8007926:	d008      	beq.n	800793a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007928:	4b19      	ldr	r3, [pc, #100]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 800792a:	689b      	ldr	r3, [r3, #8]
 800792c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	68db      	ldr	r3, [r3, #12]
 8007934:	4916      	ldr	r1, [pc, #88]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 8007936:	4313      	orrs	r3, r2
 8007938:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f003 0308 	and.w	r3, r3, #8
 8007942:	2b00      	cmp	r3, #0
 8007944:	d009      	beq.n	800795a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007946:	4b12      	ldr	r3, [pc, #72]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	691b      	ldr	r3, [r3, #16]
 8007952:	00db      	lsls	r3, r3, #3
 8007954:	490e      	ldr	r1, [pc, #56]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 8007956:	4313      	orrs	r3, r2
 8007958:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800795a:	f000 f821 	bl	80079a0 <HAL_RCC_GetSysClockFreq>
 800795e:	4602      	mov	r2, r0
 8007960:	4b0b      	ldr	r3, [pc, #44]	; (8007990 <HAL_RCC_ClockConfig+0x1bc>)
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	091b      	lsrs	r3, r3, #4
 8007966:	f003 030f 	and.w	r3, r3, #15
 800796a:	490a      	ldr	r1, [pc, #40]	; (8007994 <HAL_RCC_ClockConfig+0x1c0>)
 800796c:	5ccb      	ldrb	r3, [r1, r3]
 800796e:	fa22 f303 	lsr.w	r3, r2, r3
 8007972:	4a09      	ldr	r2, [pc, #36]	; (8007998 <HAL_RCC_ClockConfig+0x1c4>)
 8007974:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007976:	4b09      	ldr	r3, [pc, #36]	; (800799c <HAL_RCC_ClockConfig+0x1c8>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4618      	mov	r0, r3
 800797c:	f7fc fdde 	bl	800453c <HAL_InitTick>

  return HAL_OK;
 8007980:	2300      	movs	r3, #0
}
 8007982:	4618      	mov	r0, r3
 8007984:	3710      	adds	r7, #16
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}
 800798a:	bf00      	nop
 800798c:	40023c00 	.word	0x40023c00
 8007990:	40023800 	.word	0x40023800
 8007994:	080126c0 	.word	0x080126c0
 8007998:	2000005c 	.word	0x2000005c
 800799c:	20000060 	.word	0x20000060

080079a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80079a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80079a4:	b094      	sub	sp, #80	; 0x50
 80079a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80079a8:	2300      	movs	r3, #0
 80079aa:	647b      	str	r3, [r7, #68]	; 0x44
 80079ac:	2300      	movs	r3, #0
 80079ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80079b0:	2300      	movs	r3, #0
 80079b2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80079b4:	2300      	movs	r3, #0
 80079b6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80079b8:	4b79      	ldr	r3, [pc, #484]	; (8007ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80079ba:	689b      	ldr	r3, [r3, #8]
 80079bc:	f003 030c 	and.w	r3, r3, #12
 80079c0:	2b08      	cmp	r3, #8
 80079c2:	d00d      	beq.n	80079e0 <HAL_RCC_GetSysClockFreq+0x40>
 80079c4:	2b08      	cmp	r3, #8
 80079c6:	f200 80e1 	bhi.w	8007b8c <HAL_RCC_GetSysClockFreq+0x1ec>
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d002      	beq.n	80079d4 <HAL_RCC_GetSysClockFreq+0x34>
 80079ce:	2b04      	cmp	r3, #4
 80079d0:	d003      	beq.n	80079da <HAL_RCC_GetSysClockFreq+0x3a>
 80079d2:	e0db      	b.n	8007b8c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80079d4:	4b73      	ldr	r3, [pc, #460]	; (8007ba4 <HAL_RCC_GetSysClockFreq+0x204>)
 80079d6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80079d8:	e0db      	b.n	8007b92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80079da:	4b73      	ldr	r3, [pc, #460]	; (8007ba8 <HAL_RCC_GetSysClockFreq+0x208>)
 80079dc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80079de:	e0d8      	b.n	8007b92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80079e0:	4b6f      	ldr	r3, [pc, #444]	; (8007ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80079e8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80079ea:	4b6d      	ldr	r3, [pc, #436]	; (8007ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d063      	beq.n	8007abe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079f6:	4b6a      	ldr	r3, [pc, #424]	; (8007ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	099b      	lsrs	r3, r3, #6
 80079fc:	2200      	movs	r2, #0
 80079fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8007a00:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a08:	633b      	str	r3, [r7, #48]	; 0x30
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	637b      	str	r3, [r7, #52]	; 0x34
 8007a0e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007a12:	4622      	mov	r2, r4
 8007a14:	462b      	mov	r3, r5
 8007a16:	f04f 0000 	mov.w	r0, #0
 8007a1a:	f04f 0100 	mov.w	r1, #0
 8007a1e:	0159      	lsls	r1, r3, #5
 8007a20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a24:	0150      	lsls	r0, r2, #5
 8007a26:	4602      	mov	r2, r0
 8007a28:	460b      	mov	r3, r1
 8007a2a:	4621      	mov	r1, r4
 8007a2c:	1a51      	subs	r1, r2, r1
 8007a2e:	6139      	str	r1, [r7, #16]
 8007a30:	4629      	mov	r1, r5
 8007a32:	eb63 0301 	sbc.w	r3, r3, r1
 8007a36:	617b      	str	r3, [r7, #20]
 8007a38:	f04f 0200 	mov.w	r2, #0
 8007a3c:	f04f 0300 	mov.w	r3, #0
 8007a40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007a44:	4659      	mov	r1, fp
 8007a46:	018b      	lsls	r3, r1, #6
 8007a48:	4651      	mov	r1, sl
 8007a4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007a4e:	4651      	mov	r1, sl
 8007a50:	018a      	lsls	r2, r1, #6
 8007a52:	4651      	mov	r1, sl
 8007a54:	ebb2 0801 	subs.w	r8, r2, r1
 8007a58:	4659      	mov	r1, fp
 8007a5a:	eb63 0901 	sbc.w	r9, r3, r1
 8007a5e:	f04f 0200 	mov.w	r2, #0
 8007a62:	f04f 0300 	mov.w	r3, #0
 8007a66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007a6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007a6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007a72:	4690      	mov	r8, r2
 8007a74:	4699      	mov	r9, r3
 8007a76:	4623      	mov	r3, r4
 8007a78:	eb18 0303 	adds.w	r3, r8, r3
 8007a7c:	60bb      	str	r3, [r7, #8]
 8007a7e:	462b      	mov	r3, r5
 8007a80:	eb49 0303 	adc.w	r3, r9, r3
 8007a84:	60fb      	str	r3, [r7, #12]
 8007a86:	f04f 0200 	mov.w	r2, #0
 8007a8a:	f04f 0300 	mov.w	r3, #0
 8007a8e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007a92:	4629      	mov	r1, r5
 8007a94:	024b      	lsls	r3, r1, #9
 8007a96:	4621      	mov	r1, r4
 8007a98:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007a9c:	4621      	mov	r1, r4
 8007a9e:	024a      	lsls	r2, r1, #9
 8007aa0:	4610      	mov	r0, r2
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	62bb      	str	r3, [r7, #40]	; 0x28
 8007aaa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007aac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007ab0:	f7f9 f8ca 	bl	8000c48 <__aeabi_uldivmod>
 8007ab4:	4602      	mov	r2, r0
 8007ab6:	460b      	mov	r3, r1
 8007ab8:	4613      	mov	r3, r2
 8007aba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007abc:	e058      	b.n	8007b70 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007abe:	4b38      	ldr	r3, [pc, #224]	; (8007ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	099b      	lsrs	r3, r3, #6
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	4611      	mov	r1, r2
 8007aca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007ace:	623b      	str	r3, [r7, #32]
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	627b      	str	r3, [r7, #36]	; 0x24
 8007ad4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007ad8:	4642      	mov	r2, r8
 8007ada:	464b      	mov	r3, r9
 8007adc:	f04f 0000 	mov.w	r0, #0
 8007ae0:	f04f 0100 	mov.w	r1, #0
 8007ae4:	0159      	lsls	r1, r3, #5
 8007ae6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007aea:	0150      	lsls	r0, r2, #5
 8007aec:	4602      	mov	r2, r0
 8007aee:	460b      	mov	r3, r1
 8007af0:	4641      	mov	r1, r8
 8007af2:	ebb2 0a01 	subs.w	sl, r2, r1
 8007af6:	4649      	mov	r1, r9
 8007af8:	eb63 0b01 	sbc.w	fp, r3, r1
 8007afc:	f04f 0200 	mov.w	r2, #0
 8007b00:	f04f 0300 	mov.w	r3, #0
 8007b04:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007b08:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007b0c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007b10:	ebb2 040a 	subs.w	r4, r2, sl
 8007b14:	eb63 050b 	sbc.w	r5, r3, fp
 8007b18:	f04f 0200 	mov.w	r2, #0
 8007b1c:	f04f 0300 	mov.w	r3, #0
 8007b20:	00eb      	lsls	r3, r5, #3
 8007b22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b26:	00e2      	lsls	r2, r4, #3
 8007b28:	4614      	mov	r4, r2
 8007b2a:	461d      	mov	r5, r3
 8007b2c:	4643      	mov	r3, r8
 8007b2e:	18e3      	adds	r3, r4, r3
 8007b30:	603b      	str	r3, [r7, #0]
 8007b32:	464b      	mov	r3, r9
 8007b34:	eb45 0303 	adc.w	r3, r5, r3
 8007b38:	607b      	str	r3, [r7, #4]
 8007b3a:	f04f 0200 	mov.w	r2, #0
 8007b3e:	f04f 0300 	mov.w	r3, #0
 8007b42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007b46:	4629      	mov	r1, r5
 8007b48:	028b      	lsls	r3, r1, #10
 8007b4a:	4621      	mov	r1, r4
 8007b4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007b50:	4621      	mov	r1, r4
 8007b52:	028a      	lsls	r2, r1, #10
 8007b54:	4610      	mov	r0, r2
 8007b56:	4619      	mov	r1, r3
 8007b58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	61bb      	str	r3, [r7, #24]
 8007b5e:	61fa      	str	r2, [r7, #28]
 8007b60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007b64:	f7f9 f870 	bl	8000c48 <__aeabi_uldivmod>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	460b      	mov	r3, r1
 8007b6c:	4613      	mov	r3, r2
 8007b6e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007b70:	4b0b      	ldr	r3, [pc, #44]	; (8007ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	0c1b      	lsrs	r3, r3, #16
 8007b76:	f003 0303 	and.w	r3, r3, #3
 8007b7a:	3301      	adds	r3, #1
 8007b7c:	005b      	lsls	r3, r3, #1
 8007b7e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007b80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b88:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007b8a:	e002      	b.n	8007b92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007b8c:	4b05      	ldr	r3, [pc, #20]	; (8007ba4 <HAL_RCC_GetSysClockFreq+0x204>)
 8007b8e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007b90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007b92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3750      	adds	r7, #80	; 0x50
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b9e:	bf00      	nop
 8007ba0:	40023800 	.word	0x40023800
 8007ba4:	00f42400 	.word	0x00f42400
 8007ba8:	007a1200 	.word	0x007a1200

08007bac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007bac:	b480      	push	{r7}
 8007bae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007bb0:	4b03      	ldr	r3, [pc, #12]	; (8007bc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
}
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbc:	4770      	bx	lr
 8007bbe:	bf00      	nop
 8007bc0:	2000005c 	.word	0x2000005c

08007bc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007bc8:	f7ff fff0 	bl	8007bac <HAL_RCC_GetHCLKFreq>
 8007bcc:	4602      	mov	r2, r0
 8007bce:	4b05      	ldr	r3, [pc, #20]	; (8007be4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	0a9b      	lsrs	r3, r3, #10
 8007bd4:	f003 0307 	and.w	r3, r3, #7
 8007bd8:	4903      	ldr	r1, [pc, #12]	; (8007be8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007bda:	5ccb      	ldrb	r3, [r1, r3]
 8007bdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	bd80      	pop	{r7, pc}
 8007be4:	40023800 	.word	0x40023800
 8007be8:	080126d0 	.word	0x080126d0

08007bec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007bf0:	f7ff ffdc 	bl	8007bac <HAL_RCC_GetHCLKFreq>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	4b05      	ldr	r3, [pc, #20]	; (8007c0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007bf8:	689b      	ldr	r3, [r3, #8]
 8007bfa:	0b5b      	lsrs	r3, r3, #13
 8007bfc:	f003 0307 	and.w	r3, r3, #7
 8007c00:	4903      	ldr	r1, [pc, #12]	; (8007c10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c02:	5ccb      	ldrb	r3, [r1, r3]
 8007c04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	bd80      	pop	{r7, pc}
 8007c0c:	40023800 	.word	0x40023800
 8007c10:	080126d0 	.word	0x080126d0

08007c14 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b083      	sub	sp, #12
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
 8007c1c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	220f      	movs	r2, #15
 8007c22:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007c24:	4b12      	ldr	r3, [pc, #72]	; (8007c70 <HAL_RCC_GetClockConfig+0x5c>)
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	f003 0203 	and.w	r2, r3, #3
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007c30:	4b0f      	ldr	r3, [pc, #60]	; (8007c70 <HAL_RCC_GetClockConfig+0x5c>)
 8007c32:	689b      	ldr	r3, [r3, #8]
 8007c34:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007c3c:	4b0c      	ldr	r3, [pc, #48]	; (8007c70 <HAL_RCC_GetClockConfig+0x5c>)
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007c48:	4b09      	ldr	r3, [pc, #36]	; (8007c70 <HAL_RCC_GetClockConfig+0x5c>)
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	08db      	lsrs	r3, r3, #3
 8007c4e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007c56:	4b07      	ldr	r3, [pc, #28]	; (8007c74 <HAL_RCC_GetClockConfig+0x60>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f003 0207 	and.w	r2, r3, #7
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	601a      	str	r2, [r3, #0]
}
 8007c62:	bf00      	nop
 8007c64:	370c      	adds	r7, #12
 8007c66:	46bd      	mov	sp, r7
 8007c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6c:	4770      	bx	lr
 8007c6e:	bf00      	nop
 8007c70:	40023800 	.word	0x40023800
 8007c74:	40023c00 	.word	0x40023c00

08007c78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b082      	sub	sp, #8
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d101      	bne.n	8007c8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	e041      	b.n	8007d0e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d106      	bne.n	8007ca4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f7fc fa32 	bl	8004108 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2202      	movs	r2, #2
 8007ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681a      	ldr	r2, [r3, #0]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	3304      	adds	r3, #4
 8007cb4:	4619      	mov	r1, r3
 8007cb6:	4610      	mov	r0, r2
 8007cb8:	f000 fd20 	bl	80086fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2201      	movs	r2, #1
 8007cd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2201      	movs	r2, #1
 8007ce0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2201      	movs	r2, #1
 8007d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d0c:	2300      	movs	r3, #0
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3708      	adds	r7, #8
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}
	...

08007d18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b085      	sub	sp, #20
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	d001      	beq.n	8007d30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	e04e      	b.n	8007dce <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2202      	movs	r2, #2
 8007d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	68da      	ldr	r2, [r3, #12]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f042 0201 	orr.w	r2, r2, #1
 8007d46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4a23      	ldr	r2, [pc, #140]	; (8007ddc <HAL_TIM_Base_Start_IT+0xc4>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d022      	beq.n	8007d98 <HAL_TIM_Base_Start_IT+0x80>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d5a:	d01d      	beq.n	8007d98 <HAL_TIM_Base_Start_IT+0x80>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a1f      	ldr	r2, [pc, #124]	; (8007de0 <HAL_TIM_Base_Start_IT+0xc8>)
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d018      	beq.n	8007d98 <HAL_TIM_Base_Start_IT+0x80>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	4a1e      	ldr	r2, [pc, #120]	; (8007de4 <HAL_TIM_Base_Start_IT+0xcc>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d013      	beq.n	8007d98 <HAL_TIM_Base_Start_IT+0x80>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a1c      	ldr	r2, [pc, #112]	; (8007de8 <HAL_TIM_Base_Start_IT+0xd0>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d00e      	beq.n	8007d98 <HAL_TIM_Base_Start_IT+0x80>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a1b      	ldr	r2, [pc, #108]	; (8007dec <HAL_TIM_Base_Start_IT+0xd4>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d009      	beq.n	8007d98 <HAL_TIM_Base_Start_IT+0x80>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a19      	ldr	r2, [pc, #100]	; (8007df0 <HAL_TIM_Base_Start_IT+0xd8>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d004      	beq.n	8007d98 <HAL_TIM_Base_Start_IT+0x80>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a18      	ldr	r2, [pc, #96]	; (8007df4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d111      	bne.n	8007dbc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	689b      	ldr	r3, [r3, #8]
 8007d9e:	f003 0307 	and.w	r3, r3, #7
 8007da2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2b06      	cmp	r3, #6
 8007da8:	d010      	beq.n	8007dcc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	681a      	ldr	r2, [r3, #0]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f042 0201 	orr.w	r2, r2, #1
 8007db8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dba:	e007      	b.n	8007dcc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f042 0201 	orr.w	r2, r2, #1
 8007dca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007dcc:	2300      	movs	r3, #0
}
 8007dce:	4618      	mov	r0, r3
 8007dd0:	3714      	adds	r7, #20
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd8:	4770      	bx	lr
 8007dda:	bf00      	nop
 8007ddc:	40010000 	.word	0x40010000
 8007de0:	40000400 	.word	0x40000400
 8007de4:	40000800 	.word	0x40000800
 8007de8:	40000c00 	.word	0x40000c00
 8007dec:	40010400 	.word	0x40010400
 8007df0:	40014000 	.word	0x40014000
 8007df4:	40001800 	.word	0x40001800

08007df8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b082      	sub	sp, #8
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d101      	bne.n	8007e0a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007e06:	2301      	movs	r3, #1
 8007e08:	e041      	b.n	8007e8e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e10:	b2db      	uxtb	r3, r3
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d106      	bne.n	8007e24 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f000 f839 	bl	8007e96 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2202      	movs	r2, #2
 8007e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681a      	ldr	r2, [r3, #0]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	3304      	adds	r3, #4
 8007e34:	4619      	mov	r1, r3
 8007e36:	4610      	mov	r0, r2
 8007e38:	f000 fc60 	bl	80086fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2201      	movs	r2, #1
 8007e40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2201      	movs	r2, #1
 8007e48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2201      	movs	r2, #1
 8007e50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2201      	movs	r2, #1
 8007e58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2201      	movs	r2, #1
 8007e60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2201      	movs	r2, #1
 8007e68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2201      	movs	r2, #1
 8007e70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2201      	movs	r2, #1
 8007e78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2201      	movs	r2, #1
 8007e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007e8c:	2300      	movs	r3, #0
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	3708      	adds	r7, #8
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bd80      	pop	{r7, pc}

08007e96 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007e96:	b480      	push	{r7}
 8007e98:	b083      	sub	sp, #12
 8007e9a:	af00      	add	r7, sp, #0
 8007e9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007e9e:	bf00      	nop
 8007ea0:	370c      	adds	r7, #12
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea8:	4770      	bx	lr
	...

08007eac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b084      	sub	sp, #16
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d109      	bne.n	8007ed0 <HAL_TIM_PWM_Start+0x24>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	bf14      	ite	ne
 8007ec8:	2301      	movne	r3, #1
 8007eca:	2300      	moveq	r3, #0
 8007ecc:	b2db      	uxtb	r3, r3
 8007ece:	e022      	b.n	8007f16 <HAL_TIM_PWM_Start+0x6a>
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	2b04      	cmp	r3, #4
 8007ed4:	d109      	bne.n	8007eea <HAL_TIM_PWM_Start+0x3e>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007edc:	b2db      	uxtb	r3, r3
 8007ede:	2b01      	cmp	r3, #1
 8007ee0:	bf14      	ite	ne
 8007ee2:	2301      	movne	r3, #1
 8007ee4:	2300      	moveq	r3, #0
 8007ee6:	b2db      	uxtb	r3, r3
 8007ee8:	e015      	b.n	8007f16 <HAL_TIM_PWM_Start+0x6a>
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	2b08      	cmp	r3, #8
 8007eee:	d109      	bne.n	8007f04 <HAL_TIM_PWM_Start+0x58>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007ef6:	b2db      	uxtb	r3, r3
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	bf14      	ite	ne
 8007efc:	2301      	movne	r3, #1
 8007efe:	2300      	moveq	r3, #0
 8007f00:	b2db      	uxtb	r3, r3
 8007f02:	e008      	b.n	8007f16 <HAL_TIM_PWM_Start+0x6a>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f0a:	b2db      	uxtb	r3, r3
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	bf14      	ite	ne
 8007f10:	2301      	movne	r3, #1
 8007f12:	2300      	moveq	r3, #0
 8007f14:	b2db      	uxtb	r3, r3
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d001      	beq.n	8007f1e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	e07c      	b.n	8008018 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d104      	bne.n	8007f2e <HAL_TIM_PWM_Start+0x82>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2202      	movs	r2, #2
 8007f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007f2c:	e013      	b.n	8007f56 <HAL_TIM_PWM_Start+0xaa>
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	2b04      	cmp	r3, #4
 8007f32:	d104      	bne.n	8007f3e <HAL_TIM_PWM_Start+0x92>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2202      	movs	r2, #2
 8007f38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007f3c:	e00b      	b.n	8007f56 <HAL_TIM_PWM_Start+0xaa>
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	2b08      	cmp	r3, #8
 8007f42:	d104      	bne.n	8007f4e <HAL_TIM_PWM_Start+0xa2>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2202      	movs	r2, #2
 8007f48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007f4c:	e003      	b.n	8007f56 <HAL_TIM_PWM_Start+0xaa>
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2202      	movs	r2, #2
 8007f52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	6839      	ldr	r1, [r7, #0]
 8007f5e:	4618      	mov	r0, r3
 8007f60:	f000 feb6 	bl	8008cd0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a2d      	ldr	r2, [pc, #180]	; (8008020 <HAL_TIM_PWM_Start+0x174>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d004      	beq.n	8007f78 <HAL_TIM_PWM_Start+0xcc>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a2c      	ldr	r2, [pc, #176]	; (8008024 <HAL_TIM_PWM_Start+0x178>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d101      	bne.n	8007f7c <HAL_TIM_PWM_Start+0xd0>
 8007f78:	2301      	movs	r3, #1
 8007f7a:	e000      	b.n	8007f7e <HAL_TIM_PWM_Start+0xd2>
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d007      	beq.n	8007f92 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007f90:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a22      	ldr	r2, [pc, #136]	; (8008020 <HAL_TIM_PWM_Start+0x174>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d022      	beq.n	8007fe2 <HAL_TIM_PWM_Start+0x136>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fa4:	d01d      	beq.n	8007fe2 <HAL_TIM_PWM_Start+0x136>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a1f      	ldr	r2, [pc, #124]	; (8008028 <HAL_TIM_PWM_Start+0x17c>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d018      	beq.n	8007fe2 <HAL_TIM_PWM_Start+0x136>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4a1d      	ldr	r2, [pc, #116]	; (800802c <HAL_TIM_PWM_Start+0x180>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d013      	beq.n	8007fe2 <HAL_TIM_PWM_Start+0x136>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4a1c      	ldr	r2, [pc, #112]	; (8008030 <HAL_TIM_PWM_Start+0x184>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d00e      	beq.n	8007fe2 <HAL_TIM_PWM_Start+0x136>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a16      	ldr	r2, [pc, #88]	; (8008024 <HAL_TIM_PWM_Start+0x178>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d009      	beq.n	8007fe2 <HAL_TIM_PWM_Start+0x136>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a18      	ldr	r2, [pc, #96]	; (8008034 <HAL_TIM_PWM_Start+0x188>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d004      	beq.n	8007fe2 <HAL_TIM_PWM_Start+0x136>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a16      	ldr	r2, [pc, #88]	; (8008038 <HAL_TIM_PWM_Start+0x18c>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d111      	bne.n	8008006 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	f003 0307 	and.w	r3, r3, #7
 8007fec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2b06      	cmp	r3, #6
 8007ff2:	d010      	beq.n	8008016 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	681a      	ldr	r2, [r3, #0]
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f042 0201 	orr.w	r2, r2, #1
 8008002:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008004:	e007      	b.n	8008016 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	681a      	ldr	r2, [r3, #0]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f042 0201 	orr.w	r2, r2, #1
 8008014:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008016:	2300      	movs	r3, #0
}
 8008018:	4618      	mov	r0, r3
 800801a:	3710      	adds	r7, #16
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}
 8008020:	40010000 	.word	0x40010000
 8008024:	40010400 	.word	0x40010400
 8008028:	40000400 	.word	0x40000400
 800802c:	40000800 	.word	0x40000800
 8008030:	40000c00 	.word	0x40000c00
 8008034:	40014000 	.word	0x40014000
 8008038:	40001800 	.word	0x40001800

0800803c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b086      	sub	sp, #24
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
 8008044:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d101      	bne.n	8008050 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800804c:	2301      	movs	r3, #1
 800804e:	e097      	b.n	8008180 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008056:	b2db      	uxtb	r3, r3
 8008058:	2b00      	cmp	r3, #0
 800805a:	d106      	bne.n	800806a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2200      	movs	r2, #0
 8008060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f7fc f8cd 	bl	8004204 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2202      	movs	r2, #2
 800806e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	689b      	ldr	r3, [r3, #8]
 8008078:	687a      	ldr	r2, [r7, #4]
 800807a:	6812      	ldr	r2, [r2, #0]
 800807c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008080:	f023 0307 	bic.w	r3, r3, #7
 8008084:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681a      	ldr	r2, [r3, #0]
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	3304      	adds	r3, #4
 800808e:	4619      	mov	r1, r3
 8008090:	4610      	mov	r0, r2
 8008092:	f000 fb33 	bl	80086fc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	689b      	ldr	r3, [r3, #8]
 800809c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	699b      	ldr	r3, [r3, #24]
 80080a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	6a1b      	ldr	r3, [r3, #32]
 80080ac:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	697a      	ldr	r2, [r7, #20]
 80080b4:	4313      	orrs	r3, r2
 80080b6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080be:	f023 0303 	bic.w	r3, r3, #3
 80080c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	689a      	ldr	r2, [r3, #8]
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	699b      	ldr	r3, [r3, #24]
 80080cc:	021b      	lsls	r3, r3, #8
 80080ce:	4313      	orrs	r3, r2
 80080d0:	693a      	ldr	r2, [r7, #16]
 80080d2:	4313      	orrs	r3, r2
 80080d4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80080d6:	693b      	ldr	r3, [r7, #16]
 80080d8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80080dc:	f023 030c 	bic.w	r3, r3, #12
 80080e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80080e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80080ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	68da      	ldr	r2, [r3, #12]
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	69db      	ldr	r3, [r3, #28]
 80080f6:	021b      	lsls	r3, r3, #8
 80080f8:	4313      	orrs	r3, r2
 80080fa:	693a      	ldr	r2, [r7, #16]
 80080fc:	4313      	orrs	r3, r2
 80080fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	691b      	ldr	r3, [r3, #16]
 8008104:	011a      	lsls	r2, r3, #4
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	6a1b      	ldr	r3, [r3, #32]
 800810a:	031b      	lsls	r3, r3, #12
 800810c:	4313      	orrs	r3, r2
 800810e:	693a      	ldr	r2, [r7, #16]
 8008110:	4313      	orrs	r3, r2
 8008112:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800811a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008122:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	685a      	ldr	r2, [r3, #4]
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	695b      	ldr	r3, [r3, #20]
 800812c:	011b      	lsls	r3, r3, #4
 800812e:	4313      	orrs	r3, r2
 8008130:	68fa      	ldr	r2, [r7, #12]
 8008132:	4313      	orrs	r3, r2
 8008134:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	697a      	ldr	r2, [r7, #20]
 800813c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	693a      	ldr	r2, [r7, #16]
 8008144:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	68fa      	ldr	r2, [r7, #12]
 800814c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2201      	movs	r2, #1
 8008152:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2201      	movs	r2, #1
 800815a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2201      	movs	r2, #1
 8008162:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2201      	movs	r2, #1
 800816a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2201      	movs	r2, #1
 8008172:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2201      	movs	r2, #1
 800817a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800817e:	2300      	movs	r3, #0
}
 8008180:	4618      	mov	r0, r3
 8008182:	3718      	adds	r7, #24
 8008184:	46bd      	mov	sp, r7
 8008186:	bd80      	pop	{r7, pc}

08008188 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b082      	sub	sp, #8
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	f003 0302 	and.w	r3, r3, #2
 800819a:	2b02      	cmp	r3, #2
 800819c:	d122      	bne.n	80081e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	68db      	ldr	r3, [r3, #12]
 80081a4:	f003 0302 	and.w	r3, r3, #2
 80081a8:	2b02      	cmp	r3, #2
 80081aa:	d11b      	bne.n	80081e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f06f 0202 	mvn.w	r2, #2
 80081b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2201      	movs	r2, #1
 80081ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	699b      	ldr	r3, [r3, #24]
 80081c2:	f003 0303 	and.w	r3, r3, #3
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d003      	beq.n	80081d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f000 fa77 	bl	80086be <HAL_TIM_IC_CaptureCallback>
 80081d0:	e005      	b.n	80081de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 fa69 	bl	80086aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f000 fa7a 	bl	80086d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2200      	movs	r2, #0
 80081e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	691b      	ldr	r3, [r3, #16]
 80081ea:	f003 0304 	and.w	r3, r3, #4
 80081ee:	2b04      	cmp	r3, #4
 80081f0:	d122      	bne.n	8008238 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	68db      	ldr	r3, [r3, #12]
 80081f8:	f003 0304 	and.w	r3, r3, #4
 80081fc:	2b04      	cmp	r3, #4
 80081fe:	d11b      	bne.n	8008238 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f06f 0204 	mvn.w	r2, #4
 8008208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2202      	movs	r2, #2
 800820e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	699b      	ldr	r3, [r3, #24]
 8008216:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800821a:	2b00      	cmp	r3, #0
 800821c:	d003      	beq.n	8008226 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 fa4d 	bl	80086be <HAL_TIM_IC_CaptureCallback>
 8008224:	e005      	b.n	8008232 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f000 fa3f 	bl	80086aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f000 fa50 	bl	80086d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2200      	movs	r2, #0
 8008236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	691b      	ldr	r3, [r3, #16]
 800823e:	f003 0308 	and.w	r3, r3, #8
 8008242:	2b08      	cmp	r3, #8
 8008244:	d122      	bne.n	800828c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	68db      	ldr	r3, [r3, #12]
 800824c:	f003 0308 	and.w	r3, r3, #8
 8008250:	2b08      	cmp	r3, #8
 8008252:	d11b      	bne.n	800828c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f06f 0208 	mvn.w	r2, #8
 800825c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2204      	movs	r2, #4
 8008262:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	69db      	ldr	r3, [r3, #28]
 800826a:	f003 0303 	and.w	r3, r3, #3
 800826e:	2b00      	cmp	r3, #0
 8008270:	d003      	beq.n	800827a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f000 fa23 	bl	80086be <HAL_TIM_IC_CaptureCallback>
 8008278:	e005      	b.n	8008286 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f000 fa15 	bl	80086aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 fa26 	bl	80086d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2200      	movs	r2, #0
 800828a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	691b      	ldr	r3, [r3, #16]
 8008292:	f003 0310 	and.w	r3, r3, #16
 8008296:	2b10      	cmp	r3, #16
 8008298:	d122      	bne.n	80082e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	68db      	ldr	r3, [r3, #12]
 80082a0:	f003 0310 	and.w	r3, r3, #16
 80082a4:	2b10      	cmp	r3, #16
 80082a6:	d11b      	bne.n	80082e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f06f 0210 	mvn.w	r2, #16
 80082b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2208      	movs	r2, #8
 80082b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	69db      	ldr	r3, [r3, #28]
 80082be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d003      	beq.n	80082ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 f9f9 	bl	80086be <HAL_TIM_IC_CaptureCallback>
 80082cc:	e005      	b.n	80082da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 f9eb 	bl	80086aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f000 f9fc 	bl	80086d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2200      	movs	r2, #0
 80082de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	691b      	ldr	r3, [r3, #16]
 80082e6:	f003 0301 	and.w	r3, r3, #1
 80082ea:	2b01      	cmp	r3, #1
 80082ec:	d10e      	bne.n	800830c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	68db      	ldr	r3, [r3, #12]
 80082f4:	f003 0301 	and.w	r3, r3, #1
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	d107      	bne.n	800830c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f06f 0201 	mvn.w	r2, #1
 8008304:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f7fb fe2e 	bl	8003f68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	691b      	ldr	r3, [r3, #16]
 8008312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008316:	2b80      	cmp	r3, #128	; 0x80
 8008318:	d10e      	bne.n	8008338 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008324:	2b80      	cmp	r3, #128	; 0x80
 8008326:	d107      	bne.n	8008338 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008330:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 fdca 	bl	8008ecc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	691b      	ldr	r3, [r3, #16]
 800833e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008342:	2b40      	cmp	r3, #64	; 0x40
 8008344:	d10e      	bne.n	8008364 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	68db      	ldr	r3, [r3, #12]
 800834c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008350:	2b40      	cmp	r3, #64	; 0x40
 8008352:	d107      	bne.n	8008364 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800835c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 f9c1 	bl	80086e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	691b      	ldr	r3, [r3, #16]
 800836a:	f003 0320 	and.w	r3, r3, #32
 800836e:	2b20      	cmp	r3, #32
 8008370:	d10e      	bne.n	8008390 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	68db      	ldr	r3, [r3, #12]
 8008378:	f003 0320 	and.w	r3, r3, #32
 800837c:	2b20      	cmp	r3, #32
 800837e:	d107      	bne.n	8008390 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f06f 0220 	mvn.w	r2, #32
 8008388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f000 fd94 	bl	8008eb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008390:	bf00      	nop
 8008392:	3708      	adds	r7, #8
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}

08008398 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b086      	sub	sp, #24
 800839c:	af00      	add	r7, sp, #0
 800839e:	60f8      	str	r0, [r7, #12]
 80083a0:	60b9      	str	r1, [r7, #8]
 80083a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80083a4:	2300      	movs	r3, #0
 80083a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80083ae:	2b01      	cmp	r3, #1
 80083b0:	d101      	bne.n	80083b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80083b2:	2302      	movs	r3, #2
 80083b4:	e0ae      	b.n	8008514 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	2201      	movs	r2, #1
 80083ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2b0c      	cmp	r3, #12
 80083c2:	f200 809f 	bhi.w	8008504 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80083c6:	a201      	add	r2, pc, #4	; (adr r2, 80083cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80083c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083cc:	08008401 	.word	0x08008401
 80083d0:	08008505 	.word	0x08008505
 80083d4:	08008505 	.word	0x08008505
 80083d8:	08008505 	.word	0x08008505
 80083dc:	08008441 	.word	0x08008441
 80083e0:	08008505 	.word	0x08008505
 80083e4:	08008505 	.word	0x08008505
 80083e8:	08008505 	.word	0x08008505
 80083ec:	08008483 	.word	0x08008483
 80083f0:	08008505 	.word	0x08008505
 80083f4:	08008505 	.word	0x08008505
 80083f8:	08008505 	.word	0x08008505
 80083fc:	080084c3 	.word	0x080084c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	68b9      	ldr	r1, [r7, #8]
 8008406:	4618      	mov	r0, r3
 8008408:	f000 fa18 	bl	800883c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	699a      	ldr	r2, [r3, #24]
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f042 0208 	orr.w	r2, r2, #8
 800841a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	699a      	ldr	r2, [r3, #24]
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f022 0204 	bic.w	r2, r2, #4
 800842a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	6999      	ldr	r1, [r3, #24]
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	691a      	ldr	r2, [r3, #16]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	430a      	orrs	r2, r1
 800843c:	619a      	str	r2, [r3, #24]
      break;
 800843e:	e064      	b.n	800850a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	68b9      	ldr	r1, [r7, #8]
 8008446:	4618      	mov	r0, r3
 8008448:	f000 fa68 	bl	800891c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	699a      	ldr	r2, [r3, #24]
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800845a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	699a      	ldr	r2, [r3, #24]
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800846a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	6999      	ldr	r1, [r3, #24]
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	691b      	ldr	r3, [r3, #16]
 8008476:	021a      	lsls	r2, r3, #8
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	430a      	orrs	r2, r1
 800847e:	619a      	str	r2, [r3, #24]
      break;
 8008480:	e043      	b.n	800850a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	68b9      	ldr	r1, [r7, #8]
 8008488:	4618      	mov	r0, r3
 800848a:	f000 fabd 	bl	8008a08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	69da      	ldr	r2, [r3, #28]
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f042 0208 	orr.w	r2, r2, #8
 800849c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	69da      	ldr	r2, [r3, #28]
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f022 0204 	bic.w	r2, r2, #4
 80084ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	69d9      	ldr	r1, [r3, #28]
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	691a      	ldr	r2, [r3, #16]
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	430a      	orrs	r2, r1
 80084be:	61da      	str	r2, [r3, #28]
      break;
 80084c0:	e023      	b.n	800850a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	68b9      	ldr	r1, [r7, #8]
 80084c8:	4618      	mov	r0, r3
 80084ca:	f000 fb11 	bl	8008af0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	69da      	ldr	r2, [r3, #28]
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80084dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	69da      	ldr	r2, [r3, #28]
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80084ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	69d9      	ldr	r1, [r3, #28]
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	691b      	ldr	r3, [r3, #16]
 80084f8:	021a      	lsls	r2, r3, #8
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	430a      	orrs	r2, r1
 8008500:	61da      	str	r2, [r3, #28]
      break;
 8008502:	e002      	b.n	800850a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008504:	2301      	movs	r3, #1
 8008506:	75fb      	strb	r3, [r7, #23]
      break;
 8008508:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	2200      	movs	r2, #0
 800850e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008512:	7dfb      	ldrb	r3, [r7, #23]
}
 8008514:	4618      	mov	r0, r3
 8008516:	3718      	adds	r7, #24
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}

0800851c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b084      	sub	sp, #16
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
 8008524:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008526:	2300      	movs	r3, #0
 8008528:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008530:	2b01      	cmp	r3, #1
 8008532:	d101      	bne.n	8008538 <HAL_TIM_ConfigClockSource+0x1c>
 8008534:	2302      	movs	r3, #2
 8008536:	e0b4      	b.n	80086a2 <HAL_TIM_ConfigClockSource+0x186>
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2201      	movs	r2, #1
 800853c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2202      	movs	r2, #2
 8008544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	689b      	ldr	r3, [r3, #8]
 800854e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008556:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800855e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	68ba      	ldr	r2, [r7, #8]
 8008566:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008570:	d03e      	beq.n	80085f0 <HAL_TIM_ConfigClockSource+0xd4>
 8008572:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008576:	f200 8087 	bhi.w	8008688 <HAL_TIM_ConfigClockSource+0x16c>
 800857a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800857e:	f000 8086 	beq.w	800868e <HAL_TIM_ConfigClockSource+0x172>
 8008582:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008586:	d87f      	bhi.n	8008688 <HAL_TIM_ConfigClockSource+0x16c>
 8008588:	2b70      	cmp	r3, #112	; 0x70
 800858a:	d01a      	beq.n	80085c2 <HAL_TIM_ConfigClockSource+0xa6>
 800858c:	2b70      	cmp	r3, #112	; 0x70
 800858e:	d87b      	bhi.n	8008688 <HAL_TIM_ConfigClockSource+0x16c>
 8008590:	2b60      	cmp	r3, #96	; 0x60
 8008592:	d050      	beq.n	8008636 <HAL_TIM_ConfigClockSource+0x11a>
 8008594:	2b60      	cmp	r3, #96	; 0x60
 8008596:	d877      	bhi.n	8008688 <HAL_TIM_ConfigClockSource+0x16c>
 8008598:	2b50      	cmp	r3, #80	; 0x50
 800859a:	d03c      	beq.n	8008616 <HAL_TIM_ConfigClockSource+0xfa>
 800859c:	2b50      	cmp	r3, #80	; 0x50
 800859e:	d873      	bhi.n	8008688 <HAL_TIM_ConfigClockSource+0x16c>
 80085a0:	2b40      	cmp	r3, #64	; 0x40
 80085a2:	d058      	beq.n	8008656 <HAL_TIM_ConfigClockSource+0x13a>
 80085a4:	2b40      	cmp	r3, #64	; 0x40
 80085a6:	d86f      	bhi.n	8008688 <HAL_TIM_ConfigClockSource+0x16c>
 80085a8:	2b30      	cmp	r3, #48	; 0x30
 80085aa:	d064      	beq.n	8008676 <HAL_TIM_ConfigClockSource+0x15a>
 80085ac:	2b30      	cmp	r3, #48	; 0x30
 80085ae:	d86b      	bhi.n	8008688 <HAL_TIM_ConfigClockSource+0x16c>
 80085b0:	2b20      	cmp	r3, #32
 80085b2:	d060      	beq.n	8008676 <HAL_TIM_ConfigClockSource+0x15a>
 80085b4:	2b20      	cmp	r3, #32
 80085b6:	d867      	bhi.n	8008688 <HAL_TIM_ConfigClockSource+0x16c>
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d05c      	beq.n	8008676 <HAL_TIM_ConfigClockSource+0x15a>
 80085bc:	2b10      	cmp	r3, #16
 80085be:	d05a      	beq.n	8008676 <HAL_TIM_ConfigClockSource+0x15a>
 80085c0:	e062      	b.n	8008688 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6818      	ldr	r0, [r3, #0]
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	6899      	ldr	r1, [r3, #8]
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	685a      	ldr	r2, [r3, #4]
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	68db      	ldr	r3, [r3, #12]
 80085d2:	f000 fb5d 	bl	8008c90 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	689b      	ldr	r3, [r3, #8]
 80085dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80085e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	68ba      	ldr	r2, [r7, #8]
 80085ec:	609a      	str	r2, [r3, #8]
      break;
 80085ee:	e04f      	b.n	8008690 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	6818      	ldr	r0, [r3, #0]
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	6899      	ldr	r1, [r3, #8]
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	685a      	ldr	r2, [r3, #4]
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	68db      	ldr	r3, [r3, #12]
 8008600:	f000 fb46 	bl	8008c90 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	689a      	ldr	r2, [r3, #8]
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008612:	609a      	str	r2, [r3, #8]
      break;
 8008614:	e03c      	b.n	8008690 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6818      	ldr	r0, [r3, #0]
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	6859      	ldr	r1, [r3, #4]
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	68db      	ldr	r3, [r3, #12]
 8008622:	461a      	mov	r2, r3
 8008624:	f000 faba 	bl	8008b9c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	2150      	movs	r1, #80	; 0x50
 800862e:	4618      	mov	r0, r3
 8008630:	f000 fb13 	bl	8008c5a <TIM_ITRx_SetConfig>
      break;
 8008634:	e02c      	b.n	8008690 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6818      	ldr	r0, [r3, #0]
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	6859      	ldr	r1, [r3, #4]
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	68db      	ldr	r3, [r3, #12]
 8008642:	461a      	mov	r2, r3
 8008644:	f000 fad9 	bl	8008bfa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2160      	movs	r1, #96	; 0x60
 800864e:	4618      	mov	r0, r3
 8008650:	f000 fb03 	bl	8008c5a <TIM_ITRx_SetConfig>
      break;
 8008654:	e01c      	b.n	8008690 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6818      	ldr	r0, [r3, #0]
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	6859      	ldr	r1, [r3, #4]
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	68db      	ldr	r3, [r3, #12]
 8008662:	461a      	mov	r2, r3
 8008664:	f000 fa9a 	bl	8008b9c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	2140      	movs	r1, #64	; 0x40
 800866e:	4618      	mov	r0, r3
 8008670:	f000 faf3 	bl	8008c5a <TIM_ITRx_SetConfig>
      break;
 8008674:	e00c      	b.n	8008690 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681a      	ldr	r2, [r3, #0]
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4619      	mov	r1, r3
 8008680:	4610      	mov	r0, r2
 8008682:	f000 faea 	bl	8008c5a <TIM_ITRx_SetConfig>
      break;
 8008686:	e003      	b.n	8008690 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008688:	2301      	movs	r3, #1
 800868a:	73fb      	strb	r3, [r7, #15]
      break;
 800868c:	e000      	b.n	8008690 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800868e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2201      	movs	r2, #1
 8008694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2200      	movs	r2, #0
 800869c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80086a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80086a2:	4618      	mov	r0, r3
 80086a4:	3710      	adds	r7, #16
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}

080086aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80086aa:	b480      	push	{r7}
 80086ac:	b083      	sub	sp, #12
 80086ae:	af00      	add	r7, sp, #0
 80086b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80086b2:	bf00      	nop
 80086b4:	370c      	adds	r7, #12
 80086b6:	46bd      	mov	sp, r7
 80086b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086bc:	4770      	bx	lr

080086be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80086be:	b480      	push	{r7}
 80086c0:	b083      	sub	sp, #12
 80086c2:	af00      	add	r7, sp, #0
 80086c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80086c6:	bf00      	nop
 80086c8:	370c      	adds	r7, #12
 80086ca:	46bd      	mov	sp, r7
 80086cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d0:	4770      	bx	lr

080086d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80086d2:	b480      	push	{r7}
 80086d4:	b083      	sub	sp, #12
 80086d6:	af00      	add	r7, sp, #0
 80086d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80086da:	bf00      	nop
 80086dc:	370c      	adds	r7, #12
 80086de:	46bd      	mov	sp, r7
 80086e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e4:	4770      	bx	lr

080086e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80086e6:	b480      	push	{r7}
 80086e8:	b083      	sub	sp, #12
 80086ea:	af00      	add	r7, sp, #0
 80086ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80086ee:	bf00      	nop
 80086f0:	370c      	adds	r7, #12
 80086f2:	46bd      	mov	sp, r7
 80086f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f8:	4770      	bx	lr
	...

080086fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b085      	sub	sp, #20
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
 8008704:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	4a40      	ldr	r2, [pc, #256]	; (8008810 <TIM_Base_SetConfig+0x114>)
 8008710:	4293      	cmp	r3, r2
 8008712:	d013      	beq.n	800873c <TIM_Base_SetConfig+0x40>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800871a:	d00f      	beq.n	800873c <TIM_Base_SetConfig+0x40>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	4a3d      	ldr	r2, [pc, #244]	; (8008814 <TIM_Base_SetConfig+0x118>)
 8008720:	4293      	cmp	r3, r2
 8008722:	d00b      	beq.n	800873c <TIM_Base_SetConfig+0x40>
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	4a3c      	ldr	r2, [pc, #240]	; (8008818 <TIM_Base_SetConfig+0x11c>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d007      	beq.n	800873c <TIM_Base_SetConfig+0x40>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	4a3b      	ldr	r2, [pc, #236]	; (800881c <TIM_Base_SetConfig+0x120>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d003      	beq.n	800873c <TIM_Base_SetConfig+0x40>
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	4a3a      	ldr	r2, [pc, #232]	; (8008820 <TIM_Base_SetConfig+0x124>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d108      	bne.n	800874e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008742:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	685b      	ldr	r3, [r3, #4]
 8008748:	68fa      	ldr	r2, [r7, #12]
 800874a:	4313      	orrs	r3, r2
 800874c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	4a2f      	ldr	r2, [pc, #188]	; (8008810 <TIM_Base_SetConfig+0x114>)
 8008752:	4293      	cmp	r3, r2
 8008754:	d02b      	beq.n	80087ae <TIM_Base_SetConfig+0xb2>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800875c:	d027      	beq.n	80087ae <TIM_Base_SetConfig+0xb2>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	4a2c      	ldr	r2, [pc, #176]	; (8008814 <TIM_Base_SetConfig+0x118>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d023      	beq.n	80087ae <TIM_Base_SetConfig+0xb2>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	4a2b      	ldr	r2, [pc, #172]	; (8008818 <TIM_Base_SetConfig+0x11c>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d01f      	beq.n	80087ae <TIM_Base_SetConfig+0xb2>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	4a2a      	ldr	r2, [pc, #168]	; (800881c <TIM_Base_SetConfig+0x120>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d01b      	beq.n	80087ae <TIM_Base_SetConfig+0xb2>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	4a29      	ldr	r2, [pc, #164]	; (8008820 <TIM_Base_SetConfig+0x124>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d017      	beq.n	80087ae <TIM_Base_SetConfig+0xb2>
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	4a28      	ldr	r2, [pc, #160]	; (8008824 <TIM_Base_SetConfig+0x128>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d013      	beq.n	80087ae <TIM_Base_SetConfig+0xb2>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	4a27      	ldr	r2, [pc, #156]	; (8008828 <TIM_Base_SetConfig+0x12c>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d00f      	beq.n	80087ae <TIM_Base_SetConfig+0xb2>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	4a26      	ldr	r2, [pc, #152]	; (800882c <TIM_Base_SetConfig+0x130>)
 8008792:	4293      	cmp	r3, r2
 8008794:	d00b      	beq.n	80087ae <TIM_Base_SetConfig+0xb2>
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	4a25      	ldr	r2, [pc, #148]	; (8008830 <TIM_Base_SetConfig+0x134>)
 800879a:	4293      	cmp	r3, r2
 800879c:	d007      	beq.n	80087ae <TIM_Base_SetConfig+0xb2>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	4a24      	ldr	r2, [pc, #144]	; (8008834 <TIM_Base_SetConfig+0x138>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d003      	beq.n	80087ae <TIM_Base_SetConfig+0xb2>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	4a23      	ldr	r2, [pc, #140]	; (8008838 <TIM_Base_SetConfig+0x13c>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d108      	bne.n	80087c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	68db      	ldr	r3, [r3, #12]
 80087ba:	68fa      	ldr	r2, [r7, #12]
 80087bc:	4313      	orrs	r3, r2
 80087be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	695b      	ldr	r3, [r3, #20]
 80087ca:	4313      	orrs	r3, r2
 80087cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	68fa      	ldr	r2, [r7, #12]
 80087d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	689a      	ldr	r2, [r3, #8]
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	681a      	ldr	r2, [r3, #0]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	4a0a      	ldr	r2, [pc, #40]	; (8008810 <TIM_Base_SetConfig+0x114>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d003      	beq.n	80087f4 <TIM_Base_SetConfig+0xf8>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	4a0c      	ldr	r2, [pc, #48]	; (8008820 <TIM_Base_SetConfig+0x124>)
 80087f0:	4293      	cmp	r3, r2
 80087f2:	d103      	bne.n	80087fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	691a      	ldr	r2, [r3, #16]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2201      	movs	r2, #1
 8008800:	615a      	str	r2, [r3, #20]
}
 8008802:	bf00      	nop
 8008804:	3714      	adds	r7, #20
 8008806:	46bd      	mov	sp, r7
 8008808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880c:	4770      	bx	lr
 800880e:	bf00      	nop
 8008810:	40010000 	.word	0x40010000
 8008814:	40000400 	.word	0x40000400
 8008818:	40000800 	.word	0x40000800
 800881c:	40000c00 	.word	0x40000c00
 8008820:	40010400 	.word	0x40010400
 8008824:	40014000 	.word	0x40014000
 8008828:	40014400 	.word	0x40014400
 800882c:	40014800 	.word	0x40014800
 8008830:	40001800 	.word	0x40001800
 8008834:	40001c00 	.word	0x40001c00
 8008838:	40002000 	.word	0x40002000

0800883c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800883c:	b480      	push	{r7}
 800883e:	b087      	sub	sp, #28
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a1b      	ldr	r3, [r3, #32]
 800884a:	f023 0201 	bic.w	r2, r3, #1
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6a1b      	ldr	r3, [r3, #32]
 8008856:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	685b      	ldr	r3, [r3, #4]
 800885c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	699b      	ldr	r3, [r3, #24]
 8008862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800886a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f023 0303 	bic.w	r3, r3, #3
 8008872:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	4313      	orrs	r3, r2
 800887c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	f023 0302 	bic.w	r3, r3, #2
 8008884:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	697a      	ldr	r2, [r7, #20]
 800888c:	4313      	orrs	r3, r2
 800888e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	4a20      	ldr	r2, [pc, #128]	; (8008914 <TIM_OC1_SetConfig+0xd8>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d003      	beq.n	80088a0 <TIM_OC1_SetConfig+0x64>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	4a1f      	ldr	r2, [pc, #124]	; (8008918 <TIM_OC1_SetConfig+0xdc>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d10c      	bne.n	80088ba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	f023 0308 	bic.w	r3, r3, #8
 80088a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	68db      	ldr	r3, [r3, #12]
 80088ac:	697a      	ldr	r2, [r7, #20]
 80088ae:	4313      	orrs	r3, r2
 80088b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	f023 0304 	bic.w	r3, r3, #4
 80088b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	4a15      	ldr	r2, [pc, #84]	; (8008914 <TIM_OC1_SetConfig+0xd8>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d003      	beq.n	80088ca <TIM_OC1_SetConfig+0x8e>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	4a14      	ldr	r2, [pc, #80]	; (8008918 <TIM_OC1_SetConfig+0xdc>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d111      	bne.n	80088ee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80088d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	695b      	ldr	r3, [r3, #20]
 80088de:	693a      	ldr	r2, [r7, #16]
 80088e0:	4313      	orrs	r3, r2
 80088e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	699b      	ldr	r3, [r3, #24]
 80088e8:	693a      	ldr	r2, [r7, #16]
 80088ea:	4313      	orrs	r3, r2
 80088ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	693a      	ldr	r2, [r7, #16]
 80088f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	68fa      	ldr	r2, [r7, #12]
 80088f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	685a      	ldr	r2, [r3, #4]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	697a      	ldr	r2, [r7, #20]
 8008906:	621a      	str	r2, [r3, #32]
}
 8008908:	bf00      	nop
 800890a:	371c      	adds	r7, #28
 800890c:	46bd      	mov	sp, r7
 800890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008912:	4770      	bx	lr
 8008914:	40010000 	.word	0x40010000
 8008918:	40010400 	.word	0x40010400

0800891c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800891c:	b480      	push	{r7}
 800891e:	b087      	sub	sp, #28
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6a1b      	ldr	r3, [r3, #32]
 800892a:	f023 0210 	bic.w	r2, r3, #16
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6a1b      	ldr	r3, [r3, #32]
 8008936:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	699b      	ldr	r3, [r3, #24]
 8008942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800894a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008952:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	021b      	lsls	r3, r3, #8
 800895a:	68fa      	ldr	r2, [r7, #12]
 800895c:	4313      	orrs	r3, r2
 800895e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	f023 0320 	bic.w	r3, r3, #32
 8008966:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	689b      	ldr	r3, [r3, #8]
 800896c:	011b      	lsls	r3, r3, #4
 800896e:	697a      	ldr	r2, [r7, #20]
 8008970:	4313      	orrs	r3, r2
 8008972:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	4a22      	ldr	r2, [pc, #136]	; (8008a00 <TIM_OC2_SetConfig+0xe4>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d003      	beq.n	8008984 <TIM_OC2_SetConfig+0x68>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4a21      	ldr	r2, [pc, #132]	; (8008a04 <TIM_OC2_SetConfig+0xe8>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d10d      	bne.n	80089a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800898a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	68db      	ldr	r3, [r3, #12]
 8008990:	011b      	lsls	r3, r3, #4
 8008992:	697a      	ldr	r2, [r7, #20]
 8008994:	4313      	orrs	r3, r2
 8008996:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800899e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	4a17      	ldr	r2, [pc, #92]	; (8008a00 <TIM_OC2_SetConfig+0xe4>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d003      	beq.n	80089b0 <TIM_OC2_SetConfig+0x94>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	4a16      	ldr	r2, [pc, #88]	; (8008a04 <TIM_OC2_SetConfig+0xe8>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d113      	bne.n	80089d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80089b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80089be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	695b      	ldr	r3, [r3, #20]
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	693a      	ldr	r2, [r7, #16]
 80089c8:	4313      	orrs	r3, r2
 80089ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	699b      	ldr	r3, [r3, #24]
 80089d0:	009b      	lsls	r3, r3, #2
 80089d2:	693a      	ldr	r2, [r7, #16]
 80089d4:	4313      	orrs	r3, r2
 80089d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	693a      	ldr	r2, [r7, #16]
 80089dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	68fa      	ldr	r2, [r7, #12]
 80089e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	685a      	ldr	r2, [r3, #4]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	697a      	ldr	r2, [r7, #20]
 80089f0:	621a      	str	r2, [r3, #32]
}
 80089f2:	bf00      	nop
 80089f4:	371c      	adds	r7, #28
 80089f6:	46bd      	mov	sp, r7
 80089f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fc:	4770      	bx	lr
 80089fe:	bf00      	nop
 8008a00:	40010000 	.word	0x40010000
 8008a04:	40010400 	.word	0x40010400

08008a08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	b087      	sub	sp, #28
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
 8008a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6a1b      	ldr	r3, [r3, #32]
 8008a16:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6a1b      	ldr	r3, [r3, #32]
 8008a22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	685b      	ldr	r3, [r3, #4]
 8008a28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	69db      	ldr	r3, [r3, #28]
 8008a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	f023 0303 	bic.w	r3, r3, #3
 8008a3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	68fa      	ldr	r2, [r7, #12]
 8008a46:	4313      	orrs	r3, r2
 8008a48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008a50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	689b      	ldr	r3, [r3, #8]
 8008a56:	021b      	lsls	r3, r3, #8
 8008a58:	697a      	ldr	r2, [r7, #20]
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	4a21      	ldr	r2, [pc, #132]	; (8008ae8 <TIM_OC3_SetConfig+0xe0>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d003      	beq.n	8008a6e <TIM_OC3_SetConfig+0x66>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	4a20      	ldr	r2, [pc, #128]	; (8008aec <TIM_OC3_SetConfig+0xe4>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d10d      	bne.n	8008a8a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008a74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	68db      	ldr	r3, [r3, #12]
 8008a7a:	021b      	lsls	r3, r3, #8
 8008a7c:	697a      	ldr	r2, [r7, #20]
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008a82:	697b      	ldr	r3, [r7, #20]
 8008a84:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008a88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	4a16      	ldr	r2, [pc, #88]	; (8008ae8 <TIM_OC3_SetConfig+0xe0>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d003      	beq.n	8008a9a <TIM_OC3_SetConfig+0x92>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	4a15      	ldr	r2, [pc, #84]	; (8008aec <TIM_OC3_SetConfig+0xe4>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d113      	bne.n	8008ac2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008aa0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008aa8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	695b      	ldr	r3, [r3, #20]
 8008aae:	011b      	lsls	r3, r3, #4
 8008ab0:	693a      	ldr	r2, [r7, #16]
 8008ab2:	4313      	orrs	r3, r2
 8008ab4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	699b      	ldr	r3, [r3, #24]
 8008aba:	011b      	lsls	r3, r3, #4
 8008abc:	693a      	ldr	r2, [r7, #16]
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	693a      	ldr	r2, [r7, #16]
 8008ac6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	68fa      	ldr	r2, [r7, #12]
 8008acc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	685a      	ldr	r2, [r3, #4]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	697a      	ldr	r2, [r7, #20]
 8008ada:	621a      	str	r2, [r3, #32]
}
 8008adc:	bf00      	nop
 8008ade:	371c      	adds	r7, #28
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae6:	4770      	bx	lr
 8008ae8:	40010000 	.word	0x40010000
 8008aec:	40010400 	.word	0x40010400

08008af0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008af0:	b480      	push	{r7}
 8008af2:	b087      	sub	sp, #28
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
 8008af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6a1b      	ldr	r3, [r3, #32]
 8008afe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6a1b      	ldr	r3, [r3, #32]
 8008b0a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	685b      	ldr	r3, [r3, #4]
 8008b10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	69db      	ldr	r3, [r3, #28]
 8008b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	021b      	lsls	r3, r3, #8
 8008b2e:	68fa      	ldr	r2, [r7, #12]
 8008b30:	4313      	orrs	r3, r2
 8008b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008b34:	693b      	ldr	r3, [r7, #16]
 8008b36:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008b3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	689b      	ldr	r3, [r3, #8]
 8008b40:	031b      	lsls	r3, r3, #12
 8008b42:	693a      	ldr	r2, [r7, #16]
 8008b44:	4313      	orrs	r3, r2
 8008b46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	4a12      	ldr	r2, [pc, #72]	; (8008b94 <TIM_OC4_SetConfig+0xa4>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d003      	beq.n	8008b58 <TIM_OC4_SetConfig+0x68>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	4a11      	ldr	r2, [pc, #68]	; (8008b98 <TIM_OC4_SetConfig+0xa8>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d109      	bne.n	8008b6c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008b58:	697b      	ldr	r3, [r7, #20]
 8008b5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008b5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	695b      	ldr	r3, [r3, #20]
 8008b64:	019b      	lsls	r3, r3, #6
 8008b66:	697a      	ldr	r2, [r7, #20]
 8008b68:	4313      	orrs	r3, r2
 8008b6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	697a      	ldr	r2, [r7, #20]
 8008b70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	68fa      	ldr	r2, [r7, #12]
 8008b76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	685a      	ldr	r2, [r3, #4]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	693a      	ldr	r2, [r7, #16]
 8008b84:	621a      	str	r2, [r3, #32]
}
 8008b86:	bf00      	nop
 8008b88:	371c      	adds	r7, #28
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b90:	4770      	bx	lr
 8008b92:	bf00      	nop
 8008b94:	40010000 	.word	0x40010000
 8008b98:	40010400 	.word	0x40010400

08008b9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b087      	sub	sp, #28
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	60f8      	str	r0, [r7, #12]
 8008ba4:	60b9      	str	r1, [r7, #8]
 8008ba6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	6a1b      	ldr	r3, [r3, #32]
 8008bac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	6a1b      	ldr	r3, [r3, #32]
 8008bb2:	f023 0201 	bic.w	r2, r3, #1
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	699b      	ldr	r3, [r3, #24]
 8008bbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008bc0:	693b      	ldr	r3, [r7, #16]
 8008bc2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008bc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	011b      	lsls	r3, r3, #4
 8008bcc:	693a      	ldr	r2, [r7, #16]
 8008bce:	4313      	orrs	r3, r2
 8008bd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008bd2:	697b      	ldr	r3, [r7, #20]
 8008bd4:	f023 030a 	bic.w	r3, r3, #10
 8008bd8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008bda:	697a      	ldr	r2, [r7, #20]
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	4313      	orrs	r3, r2
 8008be0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	693a      	ldr	r2, [r7, #16]
 8008be6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	697a      	ldr	r2, [r7, #20]
 8008bec:	621a      	str	r2, [r3, #32]
}
 8008bee:	bf00      	nop
 8008bf0:	371c      	adds	r7, #28
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf8:	4770      	bx	lr

08008bfa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008bfa:	b480      	push	{r7}
 8008bfc:	b087      	sub	sp, #28
 8008bfe:	af00      	add	r7, sp, #0
 8008c00:	60f8      	str	r0, [r7, #12]
 8008c02:	60b9      	str	r1, [r7, #8]
 8008c04:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	6a1b      	ldr	r3, [r3, #32]
 8008c0a:	f023 0210 	bic.w	r2, r3, #16
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	699b      	ldr	r3, [r3, #24]
 8008c16:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	6a1b      	ldr	r3, [r3, #32]
 8008c1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008c24:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	031b      	lsls	r3, r3, #12
 8008c2a:	697a      	ldr	r2, [r7, #20]
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c30:	693b      	ldr	r3, [r7, #16]
 8008c32:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008c36:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	011b      	lsls	r3, r3, #4
 8008c3c:	693a      	ldr	r2, [r7, #16]
 8008c3e:	4313      	orrs	r3, r2
 8008c40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	697a      	ldr	r2, [r7, #20]
 8008c46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	693a      	ldr	r2, [r7, #16]
 8008c4c:	621a      	str	r2, [r3, #32]
}
 8008c4e:	bf00      	nop
 8008c50:	371c      	adds	r7, #28
 8008c52:	46bd      	mov	sp, r7
 8008c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c58:	4770      	bx	lr

08008c5a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008c5a:	b480      	push	{r7}
 8008c5c:	b085      	sub	sp, #20
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]
 8008c62:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	689b      	ldr	r3, [r3, #8]
 8008c68:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008c72:	683a      	ldr	r2, [r7, #0]
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	4313      	orrs	r3, r2
 8008c78:	f043 0307 	orr.w	r3, r3, #7
 8008c7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	68fa      	ldr	r2, [r7, #12]
 8008c82:	609a      	str	r2, [r3, #8]
}
 8008c84:	bf00      	nop
 8008c86:	3714      	adds	r7, #20
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8e:	4770      	bx	lr

08008c90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b087      	sub	sp, #28
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	60f8      	str	r0, [r7, #12]
 8008c98:	60b9      	str	r1, [r7, #8]
 8008c9a:	607a      	str	r2, [r7, #4]
 8008c9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	689b      	ldr	r3, [r3, #8]
 8008ca2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ca4:	697b      	ldr	r3, [r7, #20]
 8008ca6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008caa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	021a      	lsls	r2, r3, #8
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	431a      	orrs	r2, r3
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	4313      	orrs	r3, r2
 8008cb8:	697a      	ldr	r2, [r7, #20]
 8008cba:	4313      	orrs	r3, r2
 8008cbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	697a      	ldr	r2, [r7, #20]
 8008cc2:	609a      	str	r2, [r3, #8]
}
 8008cc4:	bf00      	nop
 8008cc6:	371c      	adds	r7, #28
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr

08008cd0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b087      	sub	sp, #28
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	60f8      	str	r0, [r7, #12]
 8008cd8:	60b9      	str	r1, [r7, #8]
 8008cda:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	f003 031f 	and.w	r3, r3, #31
 8008ce2:	2201      	movs	r2, #1
 8008ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ce8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	6a1a      	ldr	r2, [r3, #32]
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	43db      	mvns	r3, r3
 8008cf2:	401a      	ands	r2, r3
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	6a1a      	ldr	r2, [r3, #32]
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	f003 031f 	and.w	r3, r3, #31
 8008d02:	6879      	ldr	r1, [r7, #4]
 8008d04:	fa01 f303 	lsl.w	r3, r1, r3
 8008d08:	431a      	orrs	r2, r3
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	621a      	str	r2, [r3, #32]
}
 8008d0e:	bf00      	nop
 8008d10:	371c      	adds	r7, #28
 8008d12:	46bd      	mov	sp, r7
 8008d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d18:	4770      	bx	lr
	...

08008d1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b085      	sub	sp, #20
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
 8008d24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d2c:	2b01      	cmp	r3, #1
 8008d2e:	d101      	bne.n	8008d34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008d30:	2302      	movs	r3, #2
 8008d32:	e05a      	b.n	8008dea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2201      	movs	r2, #1
 8008d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2202      	movs	r2, #2
 8008d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	685b      	ldr	r3, [r3, #4]
 8008d4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	689b      	ldr	r3, [r3, #8]
 8008d52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	68fa      	ldr	r2, [r7, #12]
 8008d62:	4313      	orrs	r3, r2
 8008d64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	68fa      	ldr	r2, [r7, #12]
 8008d6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4a21      	ldr	r2, [pc, #132]	; (8008df8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d022      	beq.n	8008dbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d80:	d01d      	beq.n	8008dbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4a1d      	ldr	r2, [pc, #116]	; (8008dfc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d018      	beq.n	8008dbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a1b      	ldr	r2, [pc, #108]	; (8008e00 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d013      	beq.n	8008dbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4a1a      	ldr	r2, [pc, #104]	; (8008e04 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d00e      	beq.n	8008dbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a18      	ldr	r2, [pc, #96]	; (8008e08 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d009      	beq.n	8008dbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	4a17      	ldr	r2, [pc, #92]	; (8008e0c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d004      	beq.n	8008dbe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	4a15      	ldr	r2, [pc, #84]	; (8008e10 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d10c      	bne.n	8008dd8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008dc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	68ba      	ldr	r2, [r7, #8]
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	68ba      	ldr	r2, [r7, #8]
 8008dd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2201      	movs	r2, #1
 8008ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2200      	movs	r2, #0
 8008de4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008de8:	2300      	movs	r3, #0
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3714      	adds	r7, #20
 8008dee:	46bd      	mov	sp, r7
 8008df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop
 8008df8:	40010000 	.word	0x40010000
 8008dfc:	40000400 	.word	0x40000400
 8008e00:	40000800 	.word	0x40000800
 8008e04:	40000c00 	.word	0x40000c00
 8008e08:	40010400 	.word	0x40010400
 8008e0c:	40014000 	.word	0x40014000
 8008e10:	40001800 	.word	0x40001800

08008e14 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b085      	sub	sp, #20
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
 8008e1c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e28:	2b01      	cmp	r3, #1
 8008e2a:	d101      	bne.n	8008e30 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008e2c:	2302      	movs	r3, #2
 8008e2e:	e03d      	b.n	8008eac <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2201      	movs	r2, #1
 8008e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	68db      	ldr	r3, [r3, #12]
 8008e42:	4313      	orrs	r3, r2
 8008e44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	689b      	ldr	r3, [r3, #8]
 8008e50:	4313      	orrs	r3, r2
 8008e52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	685b      	ldr	r3, [r3, #4]
 8008e5e:	4313      	orrs	r3, r2
 8008e60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	691b      	ldr	r3, [r3, #16]
 8008e7a:	4313      	orrs	r3, r2
 8008e7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	695b      	ldr	r3, [r3, #20]
 8008e88:	4313      	orrs	r3, r2
 8008e8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	69db      	ldr	r3, [r3, #28]
 8008e96:	4313      	orrs	r3, r2
 8008e98:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	68fa      	ldr	r2, [r7, #12]
 8008ea0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008eaa:	2300      	movs	r3, #0
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3714      	adds	r7, #20
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb6:	4770      	bx	lr

08008eb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b083      	sub	sp, #12
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ec0:	bf00      	nop
 8008ec2:	370c      	adds	r7, #12
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eca:	4770      	bx	lr

08008ecc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b083      	sub	sp, #12
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008ed4:	bf00      	nop
 8008ed6:	370c      	adds	r7, #12
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ede:	4770      	bx	lr

08008ee0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b082      	sub	sp, #8
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d101      	bne.n	8008ef2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008eee:	2301      	movs	r3, #1
 8008ef0:	e04a      	b.n	8008f88 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ef8:	b2db      	uxtb	r3, r3
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d111      	bne.n	8008f22 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2200      	movs	r2, #0
 8008f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f000 fc6a 	bl	80097e0 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d102      	bne.n	8008f1a <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	4a1e      	ldr	r2, [pc, #120]	; (8008f90 <HAL_UART_Init+0xb0>)
 8008f18:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2224      	movs	r2, #36	; 0x24
 8008f26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	68da      	ldr	r2, [r3, #12]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008f38:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f001 f858 	bl	8009ff0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	691a      	ldr	r2, [r3, #16]
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008f4e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	695a      	ldr	r2, [r3, #20]
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008f5e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	68da      	ldr	r2, [r3, #12]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008f6e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2200      	movs	r2, #0
 8008f74:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2220      	movs	r2, #32
 8008f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2220      	movs	r2, #32
 8008f82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008f86:	2300      	movs	r3, #0
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3708      	adds	r7, #8
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}
 8008f90:	080043ad 	.word	0x080043ad

08008f94 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b08a      	sub	sp, #40	; 0x28
 8008f98:	af02      	add	r7, sp, #8
 8008f9a:	60f8      	str	r0, [r7, #12]
 8008f9c:	60b9      	str	r1, [r7, #8]
 8008f9e:	603b      	str	r3, [r7, #0]
 8008fa0:	4613      	mov	r3, r2
 8008fa2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fae:	b2db      	uxtb	r3, r3
 8008fb0:	2b20      	cmp	r3, #32
 8008fb2:	d17c      	bne.n	80090ae <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d002      	beq.n	8008fc0 <HAL_UART_Transmit+0x2c>
 8008fba:	88fb      	ldrh	r3, [r7, #6]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d101      	bne.n	8008fc4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	e075      	b.n	80090b0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fca:	2b01      	cmp	r3, #1
 8008fcc:	d101      	bne.n	8008fd2 <HAL_UART_Transmit+0x3e>
 8008fce:	2302      	movs	r3, #2
 8008fd0:	e06e      	b.n	80090b0 <HAL_UART_Transmit+0x11c>
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2221      	movs	r2, #33	; 0x21
 8008fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008fe8:	f7fb fd6a 	bl	8004ac0 <HAL_GetTick>
 8008fec:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	88fa      	ldrh	r2, [r7, #6]
 8008ff2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	88fa      	ldrh	r2, [r7, #6]
 8008ff8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	689b      	ldr	r3, [r3, #8]
 8008ffe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009002:	d108      	bne.n	8009016 <HAL_UART_Transmit+0x82>
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	691b      	ldr	r3, [r3, #16]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d104      	bne.n	8009016 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800900c:	2300      	movs	r3, #0
 800900e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009010:	68bb      	ldr	r3, [r7, #8]
 8009012:	61bb      	str	r3, [r7, #24]
 8009014:	e003      	b.n	800901e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800901a:	2300      	movs	r3, #0
 800901c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	2200      	movs	r2, #0
 8009022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009026:	e02a      	b.n	800907e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	9300      	str	r3, [sp, #0]
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	2200      	movs	r2, #0
 8009030:	2180      	movs	r1, #128	; 0x80
 8009032:	68f8      	ldr	r0, [r7, #12]
 8009034:	f000 fd09 	bl	8009a4a <UART_WaitOnFlagUntilTimeout>
 8009038:	4603      	mov	r3, r0
 800903a:	2b00      	cmp	r3, #0
 800903c:	d001      	beq.n	8009042 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800903e:	2303      	movs	r3, #3
 8009040:	e036      	b.n	80090b0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009042:	69fb      	ldr	r3, [r7, #28]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d10b      	bne.n	8009060 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009048:	69bb      	ldr	r3, [r7, #24]
 800904a:	881b      	ldrh	r3, [r3, #0]
 800904c:	461a      	mov	r2, r3
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009056:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009058:	69bb      	ldr	r3, [r7, #24]
 800905a:	3302      	adds	r3, #2
 800905c:	61bb      	str	r3, [r7, #24]
 800905e:	e007      	b.n	8009070 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009060:	69fb      	ldr	r3, [r7, #28]
 8009062:	781a      	ldrb	r2, [r3, #0]
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800906a:	69fb      	ldr	r3, [r7, #28]
 800906c:	3301      	adds	r3, #1
 800906e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009074:	b29b      	uxth	r3, r3
 8009076:	3b01      	subs	r3, #1
 8009078:	b29a      	uxth	r2, r3
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009082:	b29b      	uxth	r3, r3
 8009084:	2b00      	cmp	r3, #0
 8009086:	d1cf      	bne.n	8009028 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	9300      	str	r3, [sp, #0]
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	2200      	movs	r2, #0
 8009090:	2140      	movs	r1, #64	; 0x40
 8009092:	68f8      	ldr	r0, [r7, #12]
 8009094:	f000 fcd9 	bl	8009a4a <UART_WaitOnFlagUntilTimeout>
 8009098:	4603      	mov	r3, r0
 800909a:	2b00      	cmp	r3, #0
 800909c:	d001      	beq.n	80090a2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800909e:	2303      	movs	r3, #3
 80090a0:	e006      	b.n	80090b0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	2220      	movs	r2, #32
 80090a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80090aa:	2300      	movs	r3, #0
 80090ac:	e000      	b.n	80090b0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80090ae:	2302      	movs	r3, #2
  }
}
 80090b0:	4618      	mov	r0, r3
 80090b2:	3720      	adds	r7, #32
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bd80      	pop	{r7, pc}

080090b8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b084      	sub	sp, #16
 80090bc:	af00      	add	r7, sp, #0
 80090be:	60f8      	str	r0, [r7, #12]
 80090c0:	60b9      	str	r1, [r7, #8]
 80090c2:	4613      	mov	r3, r2
 80090c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80090cc:	b2db      	uxtb	r3, r3
 80090ce:	2b20      	cmp	r3, #32
 80090d0:	d11d      	bne.n	800910e <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d002      	beq.n	80090de <HAL_UART_Receive_DMA+0x26>
 80090d8:	88fb      	ldrh	r3, [r7, #6]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d101      	bne.n	80090e2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80090de:	2301      	movs	r3, #1
 80090e0:	e016      	b.n	8009110 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090e8:	2b01      	cmp	r3, #1
 80090ea:	d101      	bne.n	80090f0 <HAL_UART_Receive_DMA+0x38>
 80090ec:	2302      	movs	r3, #2
 80090ee:	e00f      	b.n	8009110 <HAL_UART_Receive_DMA+0x58>
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	2201      	movs	r2, #1
 80090f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	2200      	movs	r2, #0
 80090fc:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80090fe:	88fb      	ldrh	r3, [r7, #6]
 8009100:	461a      	mov	r2, r3
 8009102:	68b9      	ldr	r1, [r7, #8]
 8009104:	68f8      	ldr	r0, [r7, #12]
 8009106:	f000 fd0f 	bl	8009b28 <UART_Start_Receive_DMA>
 800910a:	4603      	mov	r3, r0
 800910c:	e000      	b.n	8009110 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800910e:	2302      	movs	r3, #2
  }
}
 8009110:	4618      	mov	r0, r3
 8009112:	3710      	adds	r7, #16
 8009114:	46bd      	mov	sp, r7
 8009116:	bd80      	pop	{r7, pc}

08009118 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b090      	sub	sp, #64	; 0x40
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009120:	2300      	movs	r3, #0
 8009122:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	695b      	ldr	r3, [r3, #20]
 800912a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800912e:	2b80      	cmp	r3, #128	; 0x80
 8009130:	bf0c      	ite	eq
 8009132:	2301      	moveq	r3, #1
 8009134:	2300      	movne	r3, #0
 8009136:	b2db      	uxtb	r3, r3
 8009138:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009140:	b2db      	uxtb	r3, r3
 8009142:	2b21      	cmp	r3, #33	; 0x21
 8009144:	d128      	bne.n	8009198 <HAL_UART_DMAStop+0x80>
 8009146:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009148:	2b00      	cmp	r3, #0
 800914a:	d025      	beq.n	8009198 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	3314      	adds	r3, #20
 8009152:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009156:	e853 3f00 	ldrex	r3, [r3]
 800915a:	623b      	str	r3, [r7, #32]
   return(result);
 800915c:	6a3b      	ldr	r3, [r7, #32]
 800915e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009162:	63bb      	str	r3, [r7, #56]	; 0x38
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	3314      	adds	r3, #20
 800916a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800916c:	633a      	str	r2, [r7, #48]	; 0x30
 800916e:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009170:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009172:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009174:	e841 2300 	strex	r3, r2, [r1]
 8009178:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800917a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800917c:	2b00      	cmp	r3, #0
 800917e:	d1e5      	bne.n	800914c <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009184:	2b00      	cmp	r3, #0
 8009186:	d004      	beq.n	8009192 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800918c:	4618      	mov	r0, r3
 800918e:	f7fc faaf 	bl	80056f0 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 fd66 	bl	8009c64 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	695b      	ldr	r3, [r3, #20]
 800919e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091a2:	2b40      	cmp	r3, #64	; 0x40
 80091a4:	bf0c      	ite	eq
 80091a6:	2301      	moveq	r3, #1
 80091a8:	2300      	movne	r3, #0
 80091aa:	b2db      	uxtb	r3, r3
 80091ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80091b4:	b2db      	uxtb	r3, r3
 80091b6:	2b22      	cmp	r3, #34	; 0x22
 80091b8:	d128      	bne.n	800920c <HAL_UART_DMAStop+0xf4>
 80091ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d025      	beq.n	800920c <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	3314      	adds	r3, #20
 80091c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	e853 3f00 	ldrex	r3, [r3]
 80091ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80091d6:	637b      	str	r3, [r7, #52]	; 0x34
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	3314      	adds	r3, #20
 80091de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80091e0:	61fa      	str	r2, [r7, #28]
 80091e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e4:	69b9      	ldr	r1, [r7, #24]
 80091e6:	69fa      	ldr	r2, [r7, #28]
 80091e8:	e841 2300 	strex	r3, r2, [r1]
 80091ec:	617b      	str	r3, [r7, #20]
   return(result);
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d1e5      	bne.n	80091c0 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d004      	beq.n	8009206 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009200:	4618      	mov	r0, r3
 8009202:	f7fc fa75 	bl	80056f0 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f000 fd54 	bl	8009cb4 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800920c:	2300      	movs	r3, #0
}
 800920e:	4618      	mov	r0, r3
 8009210:	3740      	adds	r7, #64	; 0x40
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}
	...

08009218 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b0ba      	sub	sp, #232	; 0xe8
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	68db      	ldr	r3, [r3, #12]
 8009230:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	695b      	ldr	r3, [r3, #20]
 800923a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800923e:	2300      	movs	r3, #0
 8009240:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009244:	2300      	movs	r3, #0
 8009246:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800924a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800924e:	f003 030f 	and.w	r3, r3, #15
 8009252:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009256:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800925a:	2b00      	cmp	r3, #0
 800925c:	d10f      	bne.n	800927e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800925e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009262:	f003 0320 	and.w	r3, r3, #32
 8009266:	2b00      	cmp	r3, #0
 8009268:	d009      	beq.n	800927e <HAL_UART_IRQHandler+0x66>
 800926a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800926e:	f003 0320 	and.w	r3, r3, #32
 8009272:	2b00      	cmp	r3, #0
 8009274:	d003      	beq.n	800927e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f000 fdfd 	bl	8009e76 <UART_Receive_IT>
      return;
 800927c:	e25b      	b.n	8009736 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800927e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009282:	2b00      	cmp	r3, #0
 8009284:	f000 80e1 	beq.w	800944a <HAL_UART_IRQHandler+0x232>
 8009288:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800928c:	f003 0301 	and.w	r3, r3, #1
 8009290:	2b00      	cmp	r3, #0
 8009292:	d106      	bne.n	80092a2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009294:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009298:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800929c:	2b00      	cmp	r3, #0
 800929e:	f000 80d4 	beq.w	800944a <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80092a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092a6:	f003 0301 	and.w	r3, r3, #1
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d00b      	beq.n	80092c6 <HAL_UART_IRQHandler+0xae>
 80092ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d005      	beq.n	80092c6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092be:	f043 0201 	orr.w	r2, r3, #1
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80092c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092ca:	f003 0304 	and.w	r3, r3, #4
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d00b      	beq.n	80092ea <HAL_UART_IRQHandler+0xd2>
 80092d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80092d6:	f003 0301 	and.w	r3, r3, #1
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d005      	beq.n	80092ea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092e2:	f043 0202 	orr.w	r2, r3, #2
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80092ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092ee:	f003 0302 	and.w	r3, r3, #2
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d00b      	beq.n	800930e <HAL_UART_IRQHandler+0xf6>
 80092f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80092fa:	f003 0301 	and.w	r3, r3, #1
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d005      	beq.n	800930e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009306:	f043 0204 	orr.w	r2, r3, #4
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800930e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009312:	f003 0308 	and.w	r3, r3, #8
 8009316:	2b00      	cmp	r3, #0
 8009318:	d011      	beq.n	800933e <HAL_UART_IRQHandler+0x126>
 800931a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800931e:	f003 0320 	and.w	r3, r3, #32
 8009322:	2b00      	cmp	r3, #0
 8009324:	d105      	bne.n	8009332 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009326:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800932a:	f003 0301 	and.w	r3, r3, #1
 800932e:	2b00      	cmp	r3, #0
 8009330:	d005      	beq.n	800933e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009336:	f043 0208 	orr.w	r2, r3, #8
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009342:	2b00      	cmp	r3, #0
 8009344:	f000 81f2 	beq.w	800972c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009348:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800934c:	f003 0320 	and.w	r3, r3, #32
 8009350:	2b00      	cmp	r3, #0
 8009352:	d008      	beq.n	8009366 <HAL_UART_IRQHandler+0x14e>
 8009354:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009358:	f003 0320 	and.w	r3, r3, #32
 800935c:	2b00      	cmp	r3, #0
 800935e:	d002      	beq.n	8009366 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f000 fd88 	bl	8009e76 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	695b      	ldr	r3, [r3, #20]
 800936c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009370:	2b40      	cmp	r3, #64	; 0x40
 8009372:	bf0c      	ite	eq
 8009374:	2301      	moveq	r3, #1
 8009376:	2300      	movne	r3, #0
 8009378:	b2db      	uxtb	r3, r3
 800937a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009382:	f003 0308 	and.w	r3, r3, #8
 8009386:	2b00      	cmp	r3, #0
 8009388:	d103      	bne.n	8009392 <HAL_UART_IRQHandler+0x17a>
 800938a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800938e:	2b00      	cmp	r3, #0
 8009390:	d051      	beq.n	8009436 <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f000 fc8e 	bl	8009cb4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	695b      	ldr	r3, [r3, #20]
 800939e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093a2:	2b40      	cmp	r3, #64	; 0x40
 80093a4:	d142      	bne.n	800942c <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	3314      	adds	r3, #20
 80093ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80093b4:	e853 3f00 	ldrex	r3, [r3]
 80093b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80093bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80093c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80093c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	3314      	adds	r3, #20
 80093ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80093d2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80093d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80093de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80093e2:	e841 2300 	strex	r3, r2, [r1]
 80093e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80093ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d1d9      	bne.n	80093a6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d013      	beq.n	8009422 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093fe:	4a7f      	ldr	r2, [pc, #508]	; (80095fc <HAL_UART_IRQHandler+0x3e4>)
 8009400:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009406:	4618      	mov	r0, r3
 8009408:	f7fc f9e2 	bl	80057d0 <HAL_DMA_Abort_IT>
 800940c:	4603      	mov	r3, r0
 800940e:	2b00      	cmp	r3, #0
 8009410:	d019      	beq.n	8009446 <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009416:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009418:	687a      	ldr	r2, [r7, #4]
 800941a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800941c:	4610      	mov	r0, r2
 800941e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009420:	e011      	b.n	8009446 <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800942a:	e00c      	b.n	8009446 <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009434:	e007      	b.n	8009446 <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2200      	movs	r2, #0
 8009442:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009444:	e172      	b.n	800972c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009446:	bf00      	nop
    return;
 8009448:	e170      	b.n	800972c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800944e:	2b01      	cmp	r3, #1
 8009450:	f040 814c 	bne.w	80096ec <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009454:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009458:	f003 0310 	and.w	r3, r3, #16
 800945c:	2b00      	cmp	r3, #0
 800945e:	f000 8145 	beq.w	80096ec <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009462:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009466:	f003 0310 	and.w	r3, r3, #16
 800946a:	2b00      	cmp	r3, #0
 800946c:	f000 813e 	beq.w	80096ec <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009470:	2300      	movs	r3, #0
 8009472:	60bb      	str	r3, [r7, #8]
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	60bb      	str	r3, [r7, #8]
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	685b      	ldr	r3, [r3, #4]
 8009482:	60bb      	str	r3, [r7, #8]
 8009484:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	695b      	ldr	r3, [r3, #20]
 800948c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009490:	2b40      	cmp	r3, #64	; 0x40
 8009492:	f040 80b5 	bne.w	8009600 <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80094a2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	f000 8142 	beq.w	8009730 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80094b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80094b4:	429a      	cmp	r2, r3
 80094b6:	f080 813b 	bcs.w	8009730 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80094c0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094c6:	69db      	ldr	r3, [r3, #28]
 80094c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094cc:	f000 8088 	beq.w	80095e0 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	330c      	adds	r3, #12
 80094d6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094da:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80094de:	e853 3f00 	ldrex	r3, [r3]
 80094e2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80094e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80094ea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80094ee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	330c      	adds	r3, #12
 80094f8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80094fc:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009500:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009504:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009508:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800950c:	e841 2300 	strex	r3, r2, [r1]
 8009510:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009514:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009518:	2b00      	cmp	r3, #0
 800951a:	d1d9      	bne.n	80094d0 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	3314      	adds	r3, #20
 8009522:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009524:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009526:	e853 3f00 	ldrex	r3, [r3]
 800952a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800952c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800952e:	f023 0301 	bic.w	r3, r3, #1
 8009532:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	3314      	adds	r3, #20
 800953c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009540:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009544:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009546:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009548:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800954c:	e841 2300 	strex	r3, r2, [r1]
 8009550:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009552:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009554:	2b00      	cmp	r3, #0
 8009556:	d1e1      	bne.n	800951c <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	3314      	adds	r3, #20
 800955e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009560:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009562:	e853 3f00 	ldrex	r3, [r3]
 8009566:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009568:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800956a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800956e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	3314      	adds	r3, #20
 8009578:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800957c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800957e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009580:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009582:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009584:	e841 2300 	strex	r3, r2, [r1]
 8009588:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800958a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800958c:	2b00      	cmp	r3, #0
 800958e:	d1e3      	bne.n	8009558 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2220      	movs	r2, #32
 8009594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2200      	movs	r2, #0
 800959c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	330c      	adds	r3, #12
 80095a4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80095a8:	e853 3f00 	ldrex	r3, [r3]
 80095ac:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80095ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80095b0:	f023 0310 	bic.w	r3, r3, #16
 80095b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	330c      	adds	r3, #12
 80095be:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80095c2:	65ba      	str	r2, [r7, #88]	; 0x58
 80095c4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095c6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80095c8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80095ca:	e841 2300 	strex	r3, r2, [r1]
 80095ce:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80095d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d1e3      	bne.n	800959e <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095da:	4618      	mov	r0, r3
 80095dc:	f7fc f888 	bl	80056f0 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80095e4:	687a      	ldr	r2, [r7, #4]
 80095e6:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 80095e8:	687a      	ldr	r2, [r7, #4]
 80095ea:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 80095ec:	b292      	uxth	r2, r2
 80095ee:	1a8a      	subs	r2, r1, r2
 80095f0:	b292      	uxth	r2, r2
 80095f2:	4611      	mov	r1, r2
 80095f4:	6878      	ldr	r0, [r7, #4]
 80095f6:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80095f8:	e09a      	b.n	8009730 <HAL_UART_IRQHandler+0x518>
 80095fa:	bf00      	nop
 80095fc:	08009d7b 	.word	0x08009d7b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009608:	b29b      	uxth	r3, r3
 800960a:	1ad3      	subs	r3, r2, r3
 800960c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009614:	b29b      	uxth	r3, r3
 8009616:	2b00      	cmp	r3, #0
 8009618:	f000 808c 	beq.w	8009734 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800961c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009620:	2b00      	cmp	r3, #0
 8009622:	f000 8087 	beq.w	8009734 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	330c      	adds	r3, #12
 800962c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800962e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009630:	e853 3f00 	ldrex	r3, [r3]
 8009634:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009638:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800963c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	330c      	adds	r3, #12
 8009646:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800964a:	647a      	str	r2, [r7, #68]	; 0x44
 800964c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800964e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009650:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009652:	e841 2300 	strex	r3, r2, [r1]
 8009656:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009658:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800965a:	2b00      	cmp	r3, #0
 800965c:	d1e3      	bne.n	8009626 <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	3314      	adds	r3, #20
 8009664:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009668:	e853 3f00 	ldrex	r3, [r3]
 800966c:	623b      	str	r3, [r7, #32]
   return(result);
 800966e:	6a3b      	ldr	r3, [r7, #32]
 8009670:	f023 0301 	bic.w	r3, r3, #1
 8009674:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	3314      	adds	r3, #20
 800967e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009682:	633a      	str	r2, [r7, #48]	; 0x30
 8009684:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009686:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009688:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800968a:	e841 2300 	strex	r3, r2, [r1]
 800968e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009692:	2b00      	cmp	r3, #0
 8009694:	d1e3      	bne.n	800965e <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2220      	movs	r2, #32
 800969a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	2200      	movs	r2, #0
 80096a2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	330c      	adds	r3, #12
 80096aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	e853 3f00 	ldrex	r3, [r3]
 80096b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	f023 0310 	bic.w	r3, r3, #16
 80096ba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	330c      	adds	r3, #12
 80096c4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80096c8:	61fa      	str	r2, [r7, #28]
 80096ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096cc:	69b9      	ldr	r1, [r7, #24]
 80096ce:	69fa      	ldr	r2, [r7, #28]
 80096d0:	e841 2300 	strex	r3, r2, [r1]
 80096d4:	617b      	str	r3, [r7, #20]
   return(result);
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d1e3      	bne.n	80096a4 <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80096e0:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 80096e4:	4611      	mov	r1, r2
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80096ea:	e023      	b.n	8009734 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80096ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d009      	beq.n	800970c <HAL_UART_IRQHandler+0x4f4>
 80096f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009700:	2b00      	cmp	r3, #0
 8009702:	d003      	beq.n	800970c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	f000 fb4d 	bl	8009da4 <UART_Transmit_IT>
    return;
 800970a:	e014      	b.n	8009736 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800970c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009710:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009714:	2b00      	cmp	r3, #0
 8009716:	d00e      	beq.n	8009736 <HAL_UART_IRQHandler+0x51e>
 8009718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800971c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009720:	2b00      	cmp	r3, #0
 8009722:	d008      	beq.n	8009736 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f000 fb8d 	bl	8009e44 <UART_EndTransmit_IT>
    return;
 800972a:	e004      	b.n	8009736 <HAL_UART_IRQHandler+0x51e>
    return;
 800972c:	bf00      	nop
 800972e:	e002      	b.n	8009736 <HAL_UART_IRQHandler+0x51e>
      return;
 8009730:	bf00      	nop
 8009732:	e000      	b.n	8009736 <HAL_UART_IRQHandler+0x51e>
      return;
 8009734:	bf00      	nop
  }
}
 8009736:	37e8      	adds	r7, #232	; 0xe8
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}

0800973c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009744:	bf00      	nop
 8009746:	370c      	adds	r7, #12
 8009748:	46bd      	mov	sp, r7
 800974a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974e:	4770      	bx	lr

08009750 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009750:	b480      	push	{r7}
 8009752:	b083      	sub	sp, #12
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009758:	bf00      	nop
 800975a:	370c      	adds	r7, #12
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr

08009764 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009764:	b480      	push	{r7}
 8009766:	b083      	sub	sp, #12
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800976c:	bf00      	nop
 800976e:	370c      	adds	r7, #12
 8009770:	46bd      	mov	sp, r7
 8009772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009776:	4770      	bx	lr

08009778 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009778:	b480      	push	{r7}
 800977a:	b083      	sub	sp, #12
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009780:	bf00      	nop
 8009782:	370c      	adds	r7, #12
 8009784:	46bd      	mov	sp, r7
 8009786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978a:	4770      	bx	lr

0800978c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800978c:	b480      	push	{r7}
 800978e:	b083      	sub	sp, #12
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8009794:	bf00      	nop
 8009796:	370c      	adds	r7, #12
 8009798:	46bd      	mov	sp, r7
 800979a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979e:	4770      	bx	lr

080097a0 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80097a0:	b480      	push	{r7}
 80097a2:	b083      	sub	sp, #12
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80097a8:	bf00      	nop
 80097aa:	370c      	adds	r7, #12
 80097ac:	46bd      	mov	sp, r7
 80097ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b2:	4770      	bx	lr

080097b4 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80097b4:	b480      	push	{r7}
 80097b6:	b083      	sub	sp, #12
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80097bc:	bf00      	nop
 80097be:	370c      	adds	r7, #12
 80097c0:	46bd      	mov	sp, r7
 80097c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c6:	4770      	bx	lr

080097c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b083      	sub	sp, #12
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	460b      	mov	r3, r1
 80097d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80097d4:	bf00      	nop
 80097d6:	370c      	adds	r7, #12
 80097d8:	46bd      	mov	sp, r7
 80097da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097de:	4770      	bx	lr

080097e0 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 80097e0:	b480      	push	{r7}
 80097e2:	b083      	sub	sp, #12
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	4a10      	ldr	r2, [pc, #64]	; (800982c <UART_InitCallbacksToDefault+0x4c>)
 80097ec:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	4a0f      	ldr	r2, [pc, #60]	; (8009830 <UART_InitCallbacksToDefault+0x50>)
 80097f2:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	4a0f      	ldr	r2, [pc, #60]	; (8009834 <UART_InitCallbacksToDefault+0x54>)
 80097f8:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	4a0e      	ldr	r2, [pc, #56]	; (8009838 <UART_InitCallbacksToDefault+0x58>)
 80097fe:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	4a0e      	ldr	r2, [pc, #56]	; (800983c <UART_InitCallbacksToDefault+0x5c>)
 8009804:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	4a0d      	ldr	r2, [pc, #52]	; (8009840 <UART_InitCallbacksToDefault+0x60>)
 800980a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	4a0d      	ldr	r2, [pc, #52]	; (8009844 <UART_InitCallbacksToDefault+0x64>)
 8009810:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	4a0c      	ldr	r2, [pc, #48]	; (8009848 <UART_InitCallbacksToDefault+0x68>)
 8009816:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	4a0c      	ldr	r2, [pc, #48]	; (800984c <UART_InitCallbacksToDefault+0x6c>)
 800981c:	669a      	str	r2, [r3, #104]	; 0x68

}
 800981e:	bf00      	nop
 8009820:	370c      	adds	r7, #12
 8009822:	46bd      	mov	sp, r7
 8009824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009828:	4770      	bx	lr
 800982a:	bf00      	nop
 800982c:	08009751 	.word	0x08009751
 8009830:	0800973d 	.word	0x0800973d
 8009834:	08009765 	.word	0x08009765
 8009838:	08001ed1 	.word	0x08001ed1
 800983c:	08009779 	.word	0x08009779
 8009840:	0800978d 	.word	0x0800978d
 8009844:	080097a1 	.word	0x080097a1
 8009848:	080097b5 	.word	0x080097b5
 800984c:	080097c9 	.word	0x080097c9

08009850 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b09c      	sub	sp, #112	; 0x70
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800985c:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009868:	2b00      	cmp	r3, #0
 800986a:	d172      	bne.n	8009952 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800986c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800986e:	2200      	movs	r2, #0
 8009870:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009872:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	330c      	adds	r3, #12
 8009878:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800987a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800987c:	e853 3f00 	ldrex	r3, [r3]
 8009880:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009882:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009884:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009888:	66bb      	str	r3, [r7, #104]	; 0x68
 800988a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	330c      	adds	r3, #12
 8009890:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009892:	65ba      	str	r2, [r7, #88]	; 0x58
 8009894:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009896:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009898:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800989a:	e841 2300 	strex	r3, r2, [r1]
 800989e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80098a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d1e5      	bne.n	8009872 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	3314      	adds	r3, #20
 80098ac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098b0:	e853 3f00 	ldrex	r3, [r3]
 80098b4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80098b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098b8:	f023 0301 	bic.w	r3, r3, #1
 80098bc:	667b      	str	r3, [r7, #100]	; 0x64
 80098be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	3314      	adds	r3, #20
 80098c4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80098c6:	647a      	str	r2, [r7, #68]	; 0x44
 80098c8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ca:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80098cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80098ce:	e841 2300 	strex	r3, r2, [r1]
 80098d2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80098d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d1e5      	bne.n	80098a6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80098da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	3314      	adds	r3, #20
 80098e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098e4:	e853 3f00 	ldrex	r3, [r3]
 80098e8:	623b      	str	r3, [r7, #32]
   return(result);
 80098ea:	6a3b      	ldr	r3, [r7, #32]
 80098ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80098f0:	663b      	str	r3, [r7, #96]	; 0x60
 80098f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	3314      	adds	r3, #20
 80098f8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80098fa:	633a      	str	r2, [r7, #48]	; 0x30
 80098fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009900:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009902:	e841 2300 	strex	r3, r2, [r1]
 8009906:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800990a:	2b00      	cmp	r3, #0
 800990c:	d1e5      	bne.n	80098da <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800990e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009910:	2220      	movs	r2, #32
 8009912:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009916:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800991a:	2b01      	cmp	r3, #1
 800991c:	d119      	bne.n	8009952 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800991e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	330c      	adds	r3, #12
 8009924:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	e853 3f00 	ldrex	r3, [r3]
 800992c:	60fb      	str	r3, [r7, #12]
   return(result);
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	f023 0310 	bic.w	r3, r3, #16
 8009934:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009936:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	330c      	adds	r3, #12
 800993c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800993e:	61fa      	str	r2, [r7, #28]
 8009940:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009942:	69b9      	ldr	r1, [r7, #24]
 8009944:	69fa      	ldr	r2, [r7, #28]
 8009946:	e841 2300 	strex	r3, r2, [r1]
 800994a:	617b      	str	r3, [r7, #20]
   return(result);
 800994c:	697b      	ldr	r3, [r7, #20]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d1e5      	bne.n	800991e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009952:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009956:	2b01      	cmp	r3, #1
 8009958:	d107      	bne.n	800996a <UART_DMAReceiveCplt+0x11a>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800995a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800995c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800995e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009960:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8009962:	4611      	mov	r1, r2
 8009964:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009966:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009968:	e003      	b.n	8009972 <UART_DMAReceiveCplt+0x122>
    huart->RxCpltCallback(huart);
 800996a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800996c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800996e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009970:	4798      	blx	r3
}
 8009972:	bf00      	nop
 8009974:	3770      	adds	r7, #112	; 0x70
 8009976:	46bd      	mov	sp, r7
 8009978:	bd80      	pop	{r7, pc}

0800997a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800997a:	b580      	push	{r7, lr}
 800997c:	b084      	sub	sp, #16
 800997e:	af00      	add	r7, sp, #0
 8009980:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009986:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800998c:	2b01      	cmp	r3, #1
 800998e:	d109      	bne.n	80099a4 <UART_DMARxHalfCplt+0x2a>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009994:	68fa      	ldr	r2, [r7, #12]
 8009996:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8009998:	0852      	lsrs	r2, r2, #1
 800999a:	b292      	uxth	r2, r2
 800999c:	4611      	mov	r1, r2
 800999e:	68f8      	ldr	r0, [r7, #12]
 80099a0:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80099a2:	e003      	b.n	80099ac <UART_DMARxHalfCplt+0x32>
    huart->RxHalfCpltCallback(huart);
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80099a8:	68f8      	ldr	r0, [r7, #12]
 80099aa:	4798      	blx	r3
}
 80099ac:	bf00      	nop
 80099ae:	3710      	adds	r7, #16
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bd80      	pop	{r7, pc}

080099b4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b084      	sub	sp, #16
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80099bc:	2300      	movs	r3, #0
 80099be:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099c4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	695b      	ldr	r3, [r3, #20]
 80099cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099d0:	2b80      	cmp	r3, #128	; 0x80
 80099d2:	bf0c      	ite	eq
 80099d4:	2301      	moveq	r3, #1
 80099d6:	2300      	movne	r3, #0
 80099d8:	b2db      	uxtb	r3, r3
 80099da:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099e2:	b2db      	uxtb	r3, r3
 80099e4:	2b21      	cmp	r3, #33	; 0x21
 80099e6:	d108      	bne.n	80099fa <UART_DMAError+0x46>
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d005      	beq.n	80099fa <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	2200      	movs	r2, #0
 80099f2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80099f4:	68b8      	ldr	r0, [r7, #8]
 80099f6:	f000 f935 	bl	8009c64 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	695b      	ldr	r3, [r3, #20]
 8009a00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a04:	2b40      	cmp	r3, #64	; 0x40
 8009a06:	bf0c      	ite	eq
 8009a08:	2301      	moveq	r3, #1
 8009a0a:	2300      	movne	r3, #0
 8009a0c:	b2db      	uxtb	r3, r3
 8009a0e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009a10:	68bb      	ldr	r3, [r7, #8]
 8009a12:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009a16:	b2db      	uxtb	r3, r3
 8009a18:	2b22      	cmp	r3, #34	; 0x22
 8009a1a:	d108      	bne.n	8009a2e <UART_DMAError+0x7a>
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d005      	beq.n	8009a2e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009a22:	68bb      	ldr	r3, [r7, #8]
 8009a24:	2200      	movs	r2, #0
 8009a26:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009a28:	68b8      	ldr	r0, [r7, #8]
 8009a2a:	f000 f943 	bl	8009cb4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a32:	f043 0210 	orr.w	r2, r3, #16
 8009a36:	68bb      	ldr	r3, [r7, #8]
 8009a38:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a3e:	68b8      	ldr	r0, [r7, #8]
 8009a40:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a42:	bf00      	nop
 8009a44:	3710      	adds	r7, #16
 8009a46:	46bd      	mov	sp, r7
 8009a48:	bd80      	pop	{r7, pc}

08009a4a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009a4a:	b580      	push	{r7, lr}
 8009a4c:	b090      	sub	sp, #64	; 0x40
 8009a4e:	af00      	add	r7, sp, #0
 8009a50:	60f8      	str	r0, [r7, #12]
 8009a52:	60b9      	str	r1, [r7, #8]
 8009a54:	603b      	str	r3, [r7, #0]
 8009a56:	4613      	mov	r3, r2
 8009a58:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a5a:	e050      	b.n	8009afe <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a62:	d04c      	beq.n	8009afe <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009a64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d007      	beq.n	8009a7a <UART_WaitOnFlagUntilTimeout+0x30>
 8009a6a:	f7fb f829 	bl	8004ac0 <HAL_GetTick>
 8009a6e:	4602      	mov	r2, r0
 8009a70:	683b      	ldr	r3, [r7, #0]
 8009a72:	1ad3      	subs	r3, r2, r3
 8009a74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009a76:	429a      	cmp	r2, r3
 8009a78:	d241      	bcs.n	8009afe <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	330c      	adds	r3, #12
 8009a80:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a84:	e853 3f00 	ldrex	r3, [r3]
 8009a88:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a8c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009a90:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	330c      	adds	r3, #12
 8009a98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009a9a:	637a      	str	r2, [r7, #52]	; 0x34
 8009a9c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a9e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009aa0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009aa2:	e841 2300 	strex	r3, r2, [r1]
 8009aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d1e5      	bne.n	8009a7a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	3314      	adds	r3, #20
 8009ab4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	e853 3f00 	ldrex	r3, [r3]
 8009abc:	613b      	str	r3, [r7, #16]
   return(result);
 8009abe:	693b      	ldr	r3, [r7, #16]
 8009ac0:	f023 0301 	bic.w	r3, r3, #1
 8009ac4:	63bb      	str	r3, [r7, #56]	; 0x38
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	3314      	adds	r3, #20
 8009acc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009ace:	623a      	str	r2, [r7, #32]
 8009ad0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ad2:	69f9      	ldr	r1, [r7, #28]
 8009ad4:	6a3a      	ldr	r2, [r7, #32]
 8009ad6:	e841 2300 	strex	r3, r2, [r1]
 8009ada:	61bb      	str	r3, [r7, #24]
   return(result);
 8009adc:	69bb      	ldr	r3, [r7, #24]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d1e5      	bne.n	8009aae <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	2220      	movs	r2, #32
 8009ae6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	2220      	movs	r2, #32
 8009aee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	2200      	movs	r2, #0
 8009af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009afa:	2303      	movs	r3, #3
 8009afc:	e00f      	b.n	8009b1e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	681a      	ldr	r2, [r3, #0]
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	4013      	ands	r3, r2
 8009b08:	68ba      	ldr	r2, [r7, #8]
 8009b0a:	429a      	cmp	r2, r3
 8009b0c:	bf0c      	ite	eq
 8009b0e:	2301      	moveq	r3, #1
 8009b10:	2300      	movne	r3, #0
 8009b12:	b2db      	uxtb	r3, r3
 8009b14:	461a      	mov	r2, r3
 8009b16:	79fb      	ldrb	r3, [r7, #7]
 8009b18:	429a      	cmp	r2, r3
 8009b1a:	d09f      	beq.n	8009a5c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009b1c:	2300      	movs	r3, #0
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3740      	adds	r7, #64	; 0x40
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bd80      	pop	{r7, pc}
	...

08009b28 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b098      	sub	sp, #96	; 0x60
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	60f8      	str	r0, [r7, #12]
 8009b30:	60b9      	str	r1, [r7, #8]
 8009b32:	4613      	mov	r3, r2
 8009b34:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009b36:	68ba      	ldr	r2, [r7, #8]
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	88fa      	ldrh	r2, [r7, #6]
 8009b40:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	2200      	movs	r2, #0
 8009b46:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	2222      	movs	r2, #34	; 0x22
 8009b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b54:	4a40      	ldr	r2, [pc, #256]	; (8009c58 <UART_Start_Receive_DMA+0x130>)
 8009b56:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b5c:	4a3f      	ldr	r2, [pc, #252]	; (8009c5c <UART_Start_Receive_DMA+0x134>)
 8009b5e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b64:	4a3e      	ldr	r2, [pc, #248]	; (8009c60 <UART_Start_Receive_DMA+0x138>)
 8009b66:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009b70:	f107 0308 	add.w	r3, r7, #8
 8009b74:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	3304      	adds	r3, #4
 8009b80:	4619      	mov	r1, r3
 8009b82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b84:	681a      	ldr	r2, [r3, #0]
 8009b86:	88fb      	ldrh	r3, [r7, #6]
 8009b88:	f7fb fd5a 	bl	8005640 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	613b      	str	r3, [r7, #16]
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	613b      	str	r3, [r7, #16]
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	685b      	ldr	r3, [r3, #4]
 8009b9e:	613b      	str	r3, [r7, #16]
 8009ba0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	691b      	ldr	r3, [r3, #16]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d019      	beq.n	8009be6 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	330c      	adds	r3, #12
 8009bb8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009bbc:	e853 3f00 	ldrex	r3, [r3]
 8009bc0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009bc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009bc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009bc8:	65bb      	str	r3, [r7, #88]	; 0x58
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	330c      	adds	r3, #12
 8009bd0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009bd2:	64fa      	str	r2, [r7, #76]	; 0x4c
 8009bd4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bd6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009bd8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009bda:	e841 2300 	strex	r3, r2, [r1]
 8009bde:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009be0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d1e5      	bne.n	8009bb2 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	3314      	adds	r3, #20
 8009bec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bf0:	e853 3f00 	ldrex	r3, [r3]
 8009bf4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bf8:	f043 0301 	orr.w	r3, r3, #1
 8009bfc:	657b      	str	r3, [r7, #84]	; 0x54
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	3314      	adds	r3, #20
 8009c04:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009c06:	63ba      	str	r2, [r7, #56]	; 0x38
 8009c08:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c0a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009c0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c0e:	e841 2300 	strex	r3, r2, [r1]
 8009c12:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d1e5      	bne.n	8009be6 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	3314      	adds	r3, #20
 8009c20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c22:	69bb      	ldr	r3, [r7, #24]
 8009c24:	e853 3f00 	ldrex	r3, [r3]
 8009c28:	617b      	str	r3, [r7, #20]
   return(result);
 8009c2a:	697b      	ldr	r3, [r7, #20]
 8009c2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c30:	653b      	str	r3, [r7, #80]	; 0x50
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	3314      	adds	r3, #20
 8009c38:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009c3a:	627a      	str	r2, [r7, #36]	; 0x24
 8009c3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c3e:	6a39      	ldr	r1, [r7, #32]
 8009c40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c42:	e841 2300 	strex	r3, r2, [r1]
 8009c46:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c48:	69fb      	ldr	r3, [r7, #28]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d1e5      	bne.n	8009c1a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8009c4e:	2300      	movs	r3, #0
}
 8009c50:	4618      	mov	r0, r3
 8009c52:	3760      	adds	r7, #96	; 0x60
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bd80      	pop	{r7, pc}
 8009c58:	08009851 	.word	0x08009851
 8009c5c:	0800997b 	.word	0x0800997b
 8009c60:	080099b5 	.word	0x080099b5

08009c64 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009c64:	b480      	push	{r7}
 8009c66:	b089      	sub	sp, #36	; 0x24
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	330c      	adds	r3, #12
 8009c72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	e853 3f00 	ldrex	r3, [r3]
 8009c7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009c82:	61fb      	str	r3, [r7, #28]
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	330c      	adds	r3, #12
 8009c8a:	69fa      	ldr	r2, [r7, #28]
 8009c8c:	61ba      	str	r2, [r7, #24]
 8009c8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c90:	6979      	ldr	r1, [r7, #20]
 8009c92:	69ba      	ldr	r2, [r7, #24]
 8009c94:	e841 2300 	strex	r3, r2, [r1]
 8009c98:	613b      	str	r3, [r7, #16]
   return(result);
 8009c9a:	693b      	ldr	r3, [r7, #16]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d1e5      	bne.n	8009c6c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2220      	movs	r2, #32
 8009ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8009ca8:	bf00      	nop
 8009caa:	3724      	adds	r7, #36	; 0x24
 8009cac:	46bd      	mov	sp, r7
 8009cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb2:	4770      	bx	lr

08009cb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009cb4:	b480      	push	{r7}
 8009cb6:	b095      	sub	sp, #84	; 0x54
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	330c      	adds	r3, #12
 8009cc2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009cc6:	e853 3f00 	ldrex	r3, [r3]
 8009cca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009cd2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	330c      	adds	r3, #12
 8009cda:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009cdc:	643a      	str	r2, [r7, #64]	; 0x40
 8009cde:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ce0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009ce2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009ce4:	e841 2300 	strex	r3, r2, [r1]
 8009ce8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d1e5      	bne.n	8009cbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	3314      	adds	r3, #20
 8009cf6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cf8:	6a3b      	ldr	r3, [r7, #32]
 8009cfa:	e853 3f00 	ldrex	r3, [r3]
 8009cfe:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d00:	69fb      	ldr	r3, [r7, #28]
 8009d02:	f023 0301 	bic.w	r3, r3, #1
 8009d06:	64bb      	str	r3, [r7, #72]	; 0x48
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	3314      	adds	r3, #20
 8009d0e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009d10:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009d12:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009d16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009d18:	e841 2300 	strex	r3, r2, [r1]
 8009d1c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d1e5      	bne.n	8009cf0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d28:	2b01      	cmp	r3, #1
 8009d2a:	d119      	bne.n	8009d60 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	330c      	adds	r3, #12
 8009d32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	e853 3f00 	ldrex	r3, [r3]
 8009d3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	f023 0310 	bic.w	r3, r3, #16
 8009d42:	647b      	str	r3, [r7, #68]	; 0x44
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	330c      	adds	r3, #12
 8009d4a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009d4c:	61ba      	str	r2, [r7, #24]
 8009d4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d50:	6979      	ldr	r1, [r7, #20]
 8009d52:	69ba      	ldr	r2, [r7, #24]
 8009d54:	e841 2300 	strex	r3, r2, [r1]
 8009d58:	613b      	str	r3, [r7, #16]
   return(result);
 8009d5a:	693b      	ldr	r3, [r7, #16]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d1e5      	bne.n	8009d2c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2220      	movs	r2, #32
 8009d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009d6e:	bf00      	nop
 8009d70:	3754      	adds	r7, #84	; 0x54
 8009d72:	46bd      	mov	sp, r7
 8009d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d78:	4770      	bx	lr

08009d7a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d7a:	b580      	push	{r7, lr}
 8009d7c:	b084      	sub	sp, #16
 8009d7e:	af00      	add	r7, sp, #0
 8009d80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d86:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	2200      	movs	r2, #0
 8009d92:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d98:	68f8      	ldr	r0, [r7, #12]
 8009d9a:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d9c:	bf00      	nop
 8009d9e:	3710      	adds	r7, #16
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}

08009da4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009da4:	b480      	push	{r7}
 8009da6:	b085      	sub	sp, #20
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009db2:	b2db      	uxtb	r3, r3
 8009db4:	2b21      	cmp	r3, #33	; 0x21
 8009db6:	d13e      	bne.n	8009e36 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	689b      	ldr	r3, [r3, #8]
 8009dbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009dc0:	d114      	bne.n	8009dec <UART_Transmit_IT+0x48>
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	691b      	ldr	r3, [r3, #16]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d110      	bne.n	8009dec <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	6a1b      	ldr	r3, [r3, #32]
 8009dce:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	881b      	ldrh	r3, [r3, #0]
 8009dd4:	461a      	mov	r2, r3
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009dde:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	6a1b      	ldr	r3, [r3, #32]
 8009de4:	1c9a      	adds	r2, r3, #2
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	621a      	str	r2, [r3, #32]
 8009dea:	e008      	b.n	8009dfe <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6a1b      	ldr	r3, [r3, #32]
 8009df0:	1c59      	adds	r1, r3, #1
 8009df2:	687a      	ldr	r2, [r7, #4]
 8009df4:	6211      	str	r1, [r2, #32]
 8009df6:	781a      	ldrb	r2, [r3, #0]
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009e02:	b29b      	uxth	r3, r3
 8009e04:	3b01      	subs	r3, #1
 8009e06:	b29b      	uxth	r3, r3
 8009e08:	687a      	ldr	r2, [r7, #4]
 8009e0a:	4619      	mov	r1, r3
 8009e0c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d10f      	bne.n	8009e32 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	68da      	ldr	r2, [r3, #12]
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009e20:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	68da      	ldr	r2, [r3, #12]
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009e30:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009e32:	2300      	movs	r3, #0
 8009e34:	e000      	b.n	8009e38 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009e36:	2302      	movs	r3, #2
  }
}
 8009e38:	4618      	mov	r0, r3
 8009e3a:	3714      	adds	r7, #20
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e42:	4770      	bx	lr

08009e44 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b082      	sub	sp, #8
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	68da      	ldr	r2, [r3, #12]
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e5a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	2220      	movs	r2, #32
 8009e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009e6c:	2300      	movs	r3, #0
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3708      	adds	r7, #8
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}

08009e76 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009e76:	b580      	push	{r7, lr}
 8009e78:	b08c      	sub	sp, #48	; 0x30
 8009e7a:	af00      	add	r7, sp, #0
 8009e7c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009e84:	b2db      	uxtb	r3, r3
 8009e86:	2b22      	cmp	r3, #34	; 0x22
 8009e88:	f040 80ad 	bne.w	8009fe6 <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	689b      	ldr	r3, [r3, #8]
 8009e90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e94:	d117      	bne.n	8009ec6 <UART_Receive_IT+0x50>
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	691b      	ldr	r3, [r3, #16]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d113      	bne.n	8009ec6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ea6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	685b      	ldr	r3, [r3, #4]
 8009eae:	b29b      	uxth	r3, r3
 8009eb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009eb4:	b29a      	uxth	r2, r3
 8009eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eb8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ebe:	1c9a      	adds	r2, r3, #2
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	629a      	str	r2, [r3, #40]	; 0x28
 8009ec4:	e026      	b.n	8009f14 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009eca:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009ecc:	2300      	movs	r3, #0
 8009ece:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	689b      	ldr	r3, [r3, #8]
 8009ed4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ed8:	d007      	beq.n	8009eea <UART_Receive_IT+0x74>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	689b      	ldr	r3, [r3, #8]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d10a      	bne.n	8009ef8 <UART_Receive_IT+0x82>
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	691b      	ldr	r3, [r3, #16]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d106      	bne.n	8009ef8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	685b      	ldr	r3, [r3, #4]
 8009ef0:	b2da      	uxtb	r2, r3
 8009ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ef4:	701a      	strb	r2, [r3, #0]
 8009ef6:	e008      	b.n	8009f0a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	685b      	ldr	r3, [r3, #4]
 8009efe:	b2db      	uxtb	r3, r3
 8009f00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009f04:	b2da      	uxtb	r2, r3
 8009f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f08:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f0e:	1c5a      	adds	r2, r3, #1
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009f18:	b29b      	uxth	r3, r3
 8009f1a:	3b01      	subs	r3, #1
 8009f1c:	b29b      	uxth	r3, r3
 8009f1e:	687a      	ldr	r2, [r7, #4]
 8009f20:	4619      	mov	r1, r3
 8009f22:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d15c      	bne.n	8009fe2 <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	68da      	ldr	r2, [r3, #12]
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	f022 0220 	bic.w	r2, r2, #32
 8009f36:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	68da      	ldr	r2, [r3, #12]
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009f46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	695a      	ldr	r2, [r3, #20]
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	f022 0201 	bic.w	r2, r2, #1
 8009f56:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2220      	movs	r2, #32
 8009f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f64:	2b01      	cmp	r3, #1
 8009f66:	d136      	bne.n	8009fd6 <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	330c      	adds	r3, #12
 8009f74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f76:	697b      	ldr	r3, [r7, #20]
 8009f78:	e853 3f00 	ldrex	r3, [r3]
 8009f7c:	613b      	str	r3, [r7, #16]
   return(result);
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	f023 0310 	bic.w	r3, r3, #16
 8009f84:	627b      	str	r3, [r7, #36]	; 0x24
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	330c      	adds	r3, #12
 8009f8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f8e:	623a      	str	r2, [r7, #32]
 8009f90:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f92:	69f9      	ldr	r1, [r7, #28]
 8009f94:	6a3a      	ldr	r2, [r7, #32]
 8009f96:	e841 2300 	strex	r3, r2, [r1]
 8009f9a:	61bb      	str	r3, [r7, #24]
   return(result);
 8009f9c:	69bb      	ldr	r3, [r7, #24]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d1e5      	bne.n	8009f6e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	f003 0310 	and.w	r3, r3, #16
 8009fac:	2b10      	cmp	r3, #16
 8009fae:	d10a      	bne.n	8009fc6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	60fb      	str	r3, [r7, #12]
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	60fb      	str	r3, [r7, #12]
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	685b      	ldr	r3, [r3, #4]
 8009fc2:	60fb      	str	r3, [r7, #12]
 8009fc4:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009fca:	687a      	ldr	r2, [r7, #4]
 8009fcc:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8009fce:	4611      	mov	r1, r2
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	4798      	blx	r3
 8009fd4:	e003      	b.n	8009fde <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009fda:	6878      	ldr	r0, [r7, #4]
 8009fdc:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009fde:	2300      	movs	r3, #0
 8009fe0:	e002      	b.n	8009fe8 <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	e000      	b.n	8009fe8 <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 8009fe6:	2302      	movs	r3, #2
  }
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	3730      	adds	r7, #48	; 0x30
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}

08009ff0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ff0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009ff4:	b0c0      	sub	sp, #256	; 0x100
 8009ff6:	af00      	add	r7, sp, #0
 8009ff8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	691b      	ldr	r3, [r3, #16]
 800a004:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a00c:	68d9      	ldr	r1, [r3, #12]
 800a00e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a012:	681a      	ldr	r2, [r3, #0]
 800a014:	ea40 0301 	orr.w	r3, r0, r1
 800a018:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a01a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a01e:	689a      	ldr	r2, [r3, #8]
 800a020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a024:	691b      	ldr	r3, [r3, #16]
 800a026:	431a      	orrs	r2, r3
 800a028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a02c:	695b      	ldr	r3, [r3, #20]
 800a02e:	431a      	orrs	r2, r3
 800a030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a034:	69db      	ldr	r3, [r3, #28]
 800a036:	4313      	orrs	r3, r2
 800a038:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a03c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	68db      	ldr	r3, [r3, #12]
 800a044:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a048:	f021 010c 	bic.w	r1, r1, #12
 800a04c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a050:	681a      	ldr	r2, [r3, #0]
 800a052:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a056:	430b      	orrs	r3, r1
 800a058:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a05a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	695b      	ldr	r3, [r3, #20]
 800a062:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a06a:	6999      	ldr	r1, [r3, #24]
 800a06c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a070:	681a      	ldr	r2, [r3, #0]
 800a072:	ea40 0301 	orr.w	r3, r0, r1
 800a076:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a07c:	681a      	ldr	r2, [r3, #0]
 800a07e:	4b8f      	ldr	r3, [pc, #572]	; (800a2bc <UART_SetConfig+0x2cc>)
 800a080:	429a      	cmp	r2, r3
 800a082:	d005      	beq.n	800a090 <UART_SetConfig+0xa0>
 800a084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a088:	681a      	ldr	r2, [r3, #0]
 800a08a:	4b8d      	ldr	r3, [pc, #564]	; (800a2c0 <UART_SetConfig+0x2d0>)
 800a08c:	429a      	cmp	r2, r3
 800a08e:	d104      	bne.n	800a09a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a090:	f7fd fdac 	bl	8007bec <HAL_RCC_GetPCLK2Freq>
 800a094:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a098:	e003      	b.n	800a0a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a09a:	f7fd fd93 	bl	8007bc4 <HAL_RCC_GetPCLK1Freq>
 800a09e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a0a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0a6:	69db      	ldr	r3, [r3, #28]
 800a0a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a0ac:	f040 810c 	bne.w	800a2c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a0b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a0ba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a0be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a0c2:	4622      	mov	r2, r4
 800a0c4:	462b      	mov	r3, r5
 800a0c6:	1891      	adds	r1, r2, r2
 800a0c8:	65b9      	str	r1, [r7, #88]	; 0x58
 800a0ca:	415b      	adcs	r3, r3
 800a0cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a0ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a0d2:	4621      	mov	r1, r4
 800a0d4:	eb12 0801 	adds.w	r8, r2, r1
 800a0d8:	4629      	mov	r1, r5
 800a0da:	eb43 0901 	adc.w	r9, r3, r1
 800a0de:	f04f 0200 	mov.w	r2, #0
 800a0e2:	f04f 0300 	mov.w	r3, #0
 800a0e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a0ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a0ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a0f2:	4690      	mov	r8, r2
 800a0f4:	4699      	mov	r9, r3
 800a0f6:	4623      	mov	r3, r4
 800a0f8:	eb18 0303 	adds.w	r3, r8, r3
 800a0fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a100:	462b      	mov	r3, r5
 800a102:	eb49 0303 	adc.w	r3, r9, r3
 800a106:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a10a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a10e:	685b      	ldr	r3, [r3, #4]
 800a110:	2200      	movs	r2, #0
 800a112:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a116:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a11a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a11e:	460b      	mov	r3, r1
 800a120:	18db      	adds	r3, r3, r3
 800a122:	653b      	str	r3, [r7, #80]	; 0x50
 800a124:	4613      	mov	r3, r2
 800a126:	eb42 0303 	adc.w	r3, r2, r3
 800a12a:	657b      	str	r3, [r7, #84]	; 0x54
 800a12c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a130:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a134:	f7f6 fd88 	bl	8000c48 <__aeabi_uldivmod>
 800a138:	4602      	mov	r2, r0
 800a13a:	460b      	mov	r3, r1
 800a13c:	4b61      	ldr	r3, [pc, #388]	; (800a2c4 <UART_SetConfig+0x2d4>)
 800a13e:	fba3 2302 	umull	r2, r3, r3, r2
 800a142:	095b      	lsrs	r3, r3, #5
 800a144:	011c      	lsls	r4, r3, #4
 800a146:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a14a:	2200      	movs	r2, #0
 800a14c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a150:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a154:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a158:	4642      	mov	r2, r8
 800a15a:	464b      	mov	r3, r9
 800a15c:	1891      	adds	r1, r2, r2
 800a15e:	64b9      	str	r1, [r7, #72]	; 0x48
 800a160:	415b      	adcs	r3, r3
 800a162:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a164:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a168:	4641      	mov	r1, r8
 800a16a:	eb12 0a01 	adds.w	sl, r2, r1
 800a16e:	4649      	mov	r1, r9
 800a170:	eb43 0b01 	adc.w	fp, r3, r1
 800a174:	f04f 0200 	mov.w	r2, #0
 800a178:	f04f 0300 	mov.w	r3, #0
 800a17c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a180:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a184:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a188:	4692      	mov	sl, r2
 800a18a:	469b      	mov	fp, r3
 800a18c:	4643      	mov	r3, r8
 800a18e:	eb1a 0303 	adds.w	r3, sl, r3
 800a192:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a196:	464b      	mov	r3, r9
 800a198:	eb4b 0303 	adc.w	r3, fp, r3
 800a19c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a1a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1a4:	685b      	ldr	r3, [r3, #4]
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a1ac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a1b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a1b4:	460b      	mov	r3, r1
 800a1b6:	18db      	adds	r3, r3, r3
 800a1b8:	643b      	str	r3, [r7, #64]	; 0x40
 800a1ba:	4613      	mov	r3, r2
 800a1bc:	eb42 0303 	adc.w	r3, r2, r3
 800a1c0:	647b      	str	r3, [r7, #68]	; 0x44
 800a1c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a1c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a1ca:	f7f6 fd3d 	bl	8000c48 <__aeabi_uldivmod>
 800a1ce:	4602      	mov	r2, r0
 800a1d0:	460b      	mov	r3, r1
 800a1d2:	4611      	mov	r1, r2
 800a1d4:	4b3b      	ldr	r3, [pc, #236]	; (800a2c4 <UART_SetConfig+0x2d4>)
 800a1d6:	fba3 2301 	umull	r2, r3, r3, r1
 800a1da:	095b      	lsrs	r3, r3, #5
 800a1dc:	2264      	movs	r2, #100	; 0x64
 800a1de:	fb02 f303 	mul.w	r3, r2, r3
 800a1e2:	1acb      	subs	r3, r1, r3
 800a1e4:	00db      	lsls	r3, r3, #3
 800a1e6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a1ea:	4b36      	ldr	r3, [pc, #216]	; (800a2c4 <UART_SetConfig+0x2d4>)
 800a1ec:	fba3 2302 	umull	r2, r3, r3, r2
 800a1f0:	095b      	lsrs	r3, r3, #5
 800a1f2:	005b      	lsls	r3, r3, #1
 800a1f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a1f8:	441c      	add	r4, r3
 800a1fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a1fe:	2200      	movs	r2, #0
 800a200:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a204:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a208:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a20c:	4642      	mov	r2, r8
 800a20e:	464b      	mov	r3, r9
 800a210:	1891      	adds	r1, r2, r2
 800a212:	63b9      	str	r1, [r7, #56]	; 0x38
 800a214:	415b      	adcs	r3, r3
 800a216:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a218:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a21c:	4641      	mov	r1, r8
 800a21e:	1851      	adds	r1, r2, r1
 800a220:	6339      	str	r1, [r7, #48]	; 0x30
 800a222:	4649      	mov	r1, r9
 800a224:	414b      	adcs	r3, r1
 800a226:	637b      	str	r3, [r7, #52]	; 0x34
 800a228:	f04f 0200 	mov.w	r2, #0
 800a22c:	f04f 0300 	mov.w	r3, #0
 800a230:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a234:	4659      	mov	r1, fp
 800a236:	00cb      	lsls	r3, r1, #3
 800a238:	4651      	mov	r1, sl
 800a23a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a23e:	4651      	mov	r1, sl
 800a240:	00ca      	lsls	r2, r1, #3
 800a242:	4610      	mov	r0, r2
 800a244:	4619      	mov	r1, r3
 800a246:	4603      	mov	r3, r0
 800a248:	4642      	mov	r2, r8
 800a24a:	189b      	adds	r3, r3, r2
 800a24c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a250:	464b      	mov	r3, r9
 800a252:	460a      	mov	r2, r1
 800a254:	eb42 0303 	adc.w	r3, r2, r3
 800a258:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a25c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a260:	685b      	ldr	r3, [r3, #4]
 800a262:	2200      	movs	r2, #0
 800a264:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a268:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a26c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a270:	460b      	mov	r3, r1
 800a272:	18db      	adds	r3, r3, r3
 800a274:	62bb      	str	r3, [r7, #40]	; 0x28
 800a276:	4613      	mov	r3, r2
 800a278:	eb42 0303 	adc.w	r3, r2, r3
 800a27c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a27e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a282:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a286:	f7f6 fcdf 	bl	8000c48 <__aeabi_uldivmod>
 800a28a:	4602      	mov	r2, r0
 800a28c:	460b      	mov	r3, r1
 800a28e:	4b0d      	ldr	r3, [pc, #52]	; (800a2c4 <UART_SetConfig+0x2d4>)
 800a290:	fba3 1302 	umull	r1, r3, r3, r2
 800a294:	095b      	lsrs	r3, r3, #5
 800a296:	2164      	movs	r1, #100	; 0x64
 800a298:	fb01 f303 	mul.w	r3, r1, r3
 800a29c:	1ad3      	subs	r3, r2, r3
 800a29e:	00db      	lsls	r3, r3, #3
 800a2a0:	3332      	adds	r3, #50	; 0x32
 800a2a2:	4a08      	ldr	r2, [pc, #32]	; (800a2c4 <UART_SetConfig+0x2d4>)
 800a2a4:	fba2 2303 	umull	r2, r3, r2, r3
 800a2a8:	095b      	lsrs	r3, r3, #5
 800a2aa:	f003 0207 	and.w	r2, r3, #7
 800a2ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	4422      	add	r2, r4
 800a2b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a2b8:	e105      	b.n	800a4c6 <UART_SetConfig+0x4d6>
 800a2ba:	bf00      	nop
 800a2bc:	40011000 	.word	0x40011000
 800a2c0:	40011400 	.word	0x40011400
 800a2c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a2c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a2d2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a2d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a2da:	4642      	mov	r2, r8
 800a2dc:	464b      	mov	r3, r9
 800a2de:	1891      	adds	r1, r2, r2
 800a2e0:	6239      	str	r1, [r7, #32]
 800a2e2:	415b      	adcs	r3, r3
 800a2e4:	627b      	str	r3, [r7, #36]	; 0x24
 800a2e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a2ea:	4641      	mov	r1, r8
 800a2ec:	1854      	adds	r4, r2, r1
 800a2ee:	4649      	mov	r1, r9
 800a2f0:	eb43 0501 	adc.w	r5, r3, r1
 800a2f4:	f04f 0200 	mov.w	r2, #0
 800a2f8:	f04f 0300 	mov.w	r3, #0
 800a2fc:	00eb      	lsls	r3, r5, #3
 800a2fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a302:	00e2      	lsls	r2, r4, #3
 800a304:	4614      	mov	r4, r2
 800a306:	461d      	mov	r5, r3
 800a308:	4643      	mov	r3, r8
 800a30a:	18e3      	adds	r3, r4, r3
 800a30c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a310:	464b      	mov	r3, r9
 800a312:	eb45 0303 	adc.w	r3, r5, r3
 800a316:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a31a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a31e:	685b      	ldr	r3, [r3, #4]
 800a320:	2200      	movs	r2, #0
 800a322:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a326:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a32a:	f04f 0200 	mov.w	r2, #0
 800a32e:	f04f 0300 	mov.w	r3, #0
 800a332:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a336:	4629      	mov	r1, r5
 800a338:	008b      	lsls	r3, r1, #2
 800a33a:	4621      	mov	r1, r4
 800a33c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a340:	4621      	mov	r1, r4
 800a342:	008a      	lsls	r2, r1, #2
 800a344:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a348:	f7f6 fc7e 	bl	8000c48 <__aeabi_uldivmod>
 800a34c:	4602      	mov	r2, r0
 800a34e:	460b      	mov	r3, r1
 800a350:	4b60      	ldr	r3, [pc, #384]	; (800a4d4 <UART_SetConfig+0x4e4>)
 800a352:	fba3 2302 	umull	r2, r3, r3, r2
 800a356:	095b      	lsrs	r3, r3, #5
 800a358:	011c      	lsls	r4, r3, #4
 800a35a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a35e:	2200      	movs	r2, #0
 800a360:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a364:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a368:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a36c:	4642      	mov	r2, r8
 800a36e:	464b      	mov	r3, r9
 800a370:	1891      	adds	r1, r2, r2
 800a372:	61b9      	str	r1, [r7, #24]
 800a374:	415b      	adcs	r3, r3
 800a376:	61fb      	str	r3, [r7, #28]
 800a378:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a37c:	4641      	mov	r1, r8
 800a37e:	1851      	adds	r1, r2, r1
 800a380:	6139      	str	r1, [r7, #16]
 800a382:	4649      	mov	r1, r9
 800a384:	414b      	adcs	r3, r1
 800a386:	617b      	str	r3, [r7, #20]
 800a388:	f04f 0200 	mov.w	r2, #0
 800a38c:	f04f 0300 	mov.w	r3, #0
 800a390:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a394:	4659      	mov	r1, fp
 800a396:	00cb      	lsls	r3, r1, #3
 800a398:	4651      	mov	r1, sl
 800a39a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a39e:	4651      	mov	r1, sl
 800a3a0:	00ca      	lsls	r2, r1, #3
 800a3a2:	4610      	mov	r0, r2
 800a3a4:	4619      	mov	r1, r3
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	4642      	mov	r2, r8
 800a3aa:	189b      	adds	r3, r3, r2
 800a3ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a3b0:	464b      	mov	r3, r9
 800a3b2:	460a      	mov	r2, r1
 800a3b4:	eb42 0303 	adc.w	r3, r2, r3
 800a3b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a3bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3c0:	685b      	ldr	r3, [r3, #4]
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	67bb      	str	r3, [r7, #120]	; 0x78
 800a3c6:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a3c8:	f04f 0200 	mov.w	r2, #0
 800a3cc:	f04f 0300 	mov.w	r3, #0
 800a3d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a3d4:	4649      	mov	r1, r9
 800a3d6:	008b      	lsls	r3, r1, #2
 800a3d8:	4641      	mov	r1, r8
 800a3da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a3de:	4641      	mov	r1, r8
 800a3e0:	008a      	lsls	r2, r1, #2
 800a3e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a3e6:	f7f6 fc2f 	bl	8000c48 <__aeabi_uldivmod>
 800a3ea:	4602      	mov	r2, r0
 800a3ec:	460b      	mov	r3, r1
 800a3ee:	4b39      	ldr	r3, [pc, #228]	; (800a4d4 <UART_SetConfig+0x4e4>)
 800a3f0:	fba3 1302 	umull	r1, r3, r3, r2
 800a3f4:	095b      	lsrs	r3, r3, #5
 800a3f6:	2164      	movs	r1, #100	; 0x64
 800a3f8:	fb01 f303 	mul.w	r3, r1, r3
 800a3fc:	1ad3      	subs	r3, r2, r3
 800a3fe:	011b      	lsls	r3, r3, #4
 800a400:	3332      	adds	r3, #50	; 0x32
 800a402:	4a34      	ldr	r2, [pc, #208]	; (800a4d4 <UART_SetConfig+0x4e4>)
 800a404:	fba2 2303 	umull	r2, r3, r2, r3
 800a408:	095b      	lsrs	r3, r3, #5
 800a40a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a40e:	441c      	add	r4, r3
 800a410:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a414:	2200      	movs	r2, #0
 800a416:	673b      	str	r3, [r7, #112]	; 0x70
 800a418:	677a      	str	r2, [r7, #116]	; 0x74
 800a41a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a41e:	4642      	mov	r2, r8
 800a420:	464b      	mov	r3, r9
 800a422:	1891      	adds	r1, r2, r2
 800a424:	60b9      	str	r1, [r7, #8]
 800a426:	415b      	adcs	r3, r3
 800a428:	60fb      	str	r3, [r7, #12]
 800a42a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a42e:	4641      	mov	r1, r8
 800a430:	1851      	adds	r1, r2, r1
 800a432:	6039      	str	r1, [r7, #0]
 800a434:	4649      	mov	r1, r9
 800a436:	414b      	adcs	r3, r1
 800a438:	607b      	str	r3, [r7, #4]
 800a43a:	f04f 0200 	mov.w	r2, #0
 800a43e:	f04f 0300 	mov.w	r3, #0
 800a442:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a446:	4659      	mov	r1, fp
 800a448:	00cb      	lsls	r3, r1, #3
 800a44a:	4651      	mov	r1, sl
 800a44c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a450:	4651      	mov	r1, sl
 800a452:	00ca      	lsls	r2, r1, #3
 800a454:	4610      	mov	r0, r2
 800a456:	4619      	mov	r1, r3
 800a458:	4603      	mov	r3, r0
 800a45a:	4642      	mov	r2, r8
 800a45c:	189b      	adds	r3, r3, r2
 800a45e:	66bb      	str	r3, [r7, #104]	; 0x68
 800a460:	464b      	mov	r3, r9
 800a462:	460a      	mov	r2, r1
 800a464:	eb42 0303 	adc.w	r3, r2, r3
 800a468:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a46a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a46e:	685b      	ldr	r3, [r3, #4]
 800a470:	2200      	movs	r2, #0
 800a472:	663b      	str	r3, [r7, #96]	; 0x60
 800a474:	667a      	str	r2, [r7, #100]	; 0x64
 800a476:	f04f 0200 	mov.w	r2, #0
 800a47a:	f04f 0300 	mov.w	r3, #0
 800a47e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a482:	4649      	mov	r1, r9
 800a484:	008b      	lsls	r3, r1, #2
 800a486:	4641      	mov	r1, r8
 800a488:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a48c:	4641      	mov	r1, r8
 800a48e:	008a      	lsls	r2, r1, #2
 800a490:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a494:	f7f6 fbd8 	bl	8000c48 <__aeabi_uldivmod>
 800a498:	4602      	mov	r2, r0
 800a49a:	460b      	mov	r3, r1
 800a49c:	4b0d      	ldr	r3, [pc, #52]	; (800a4d4 <UART_SetConfig+0x4e4>)
 800a49e:	fba3 1302 	umull	r1, r3, r3, r2
 800a4a2:	095b      	lsrs	r3, r3, #5
 800a4a4:	2164      	movs	r1, #100	; 0x64
 800a4a6:	fb01 f303 	mul.w	r3, r1, r3
 800a4aa:	1ad3      	subs	r3, r2, r3
 800a4ac:	011b      	lsls	r3, r3, #4
 800a4ae:	3332      	adds	r3, #50	; 0x32
 800a4b0:	4a08      	ldr	r2, [pc, #32]	; (800a4d4 <UART_SetConfig+0x4e4>)
 800a4b2:	fba2 2303 	umull	r2, r3, r2, r3
 800a4b6:	095b      	lsrs	r3, r3, #5
 800a4b8:	f003 020f 	and.w	r2, r3, #15
 800a4bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	4422      	add	r2, r4
 800a4c4:	609a      	str	r2, [r3, #8]
}
 800a4c6:	bf00      	nop
 800a4c8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a4d2:	bf00      	nop
 800a4d4:	51eb851f 	.word	0x51eb851f

0800a4d8 <__NVIC_SetPriority>:
{
 800a4d8:	b480      	push	{r7}
 800a4da:	b083      	sub	sp, #12
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	4603      	mov	r3, r0
 800a4e0:	6039      	str	r1, [r7, #0]
 800a4e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a4e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	db0a      	blt.n	800a502 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	b2da      	uxtb	r2, r3
 800a4f0:	490c      	ldr	r1, [pc, #48]	; (800a524 <__NVIC_SetPriority+0x4c>)
 800a4f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4f6:	0112      	lsls	r2, r2, #4
 800a4f8:	b2d2      	uxtb	r2, r2
 800a4fa:	440b      	add	r3, r1
 800a4fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a500:	e00a      	b.n	800a518 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a502:	683b      	ldr	r3, [r7, #0]
 800a504:	b2da      	uxtb	r2, r3
 800a506:	4908      	ldr	r1, [pc, #32]	; (800a528 <__NVIC_SetPriority+0x50>)
 800a508:	79fb      	ldrb	r3, [r7, #7]
 800a50a:	f003 030f 	and.w	r3, r3, #15
 800a50e:	3b04      	subs	r3, #4
 800a510:	0112      	lsls	r2, r2, #4
 800a512:	b2d2      	uxtb	r2, r2
 800a514:	440b      	add	r3, r1
 800a516:	761a      	strb	r2, [r3, #24]
}
 800a518:	bf00      	nop
 800a51a:	370c      	adds	r7, #12
 800a51c:	46bd      	mov	sp, r7
 800a51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a522:	4770      	bx	lr
 800a524:	e000e100 	.word	0xe000e100
 800a528:	e000ed00 	.word	0xe000ed00

0800a52c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a52c:	b580      	push	{r7, lr}
 800a52e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a530:	4b05      	ldr	r3, [pc, #20]	; (800a548 <SysTick_Handler+0x1c>)
 800a532:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a534:	f001 ff16 	bl	800c364 <xTaskGetSchedulerState>
 800a538:	4603      	mov	r3, r0
 800a53a:	2b01      	cmp	r3, #1
 800a53c:	d001      	beq.n	800a542 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a53e:	f002 fcfb 	bl	800cf38 <xPortSysTickHandler>
  }
}
 800a542:	bf00      	nop
 800a544:	bd80      	pop	{r7, pc}
 800a546:	bf00      	nop
 800a548:	e000e010 	.word	0xe000e010

0800a54c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a54c:	b580      	push	{r7, lr}
 800a54e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a550:	2100      	movs	r1, #0
 800a552:	f06f 0004 	mvn.w	r0, #4
 800a556:	f7ff ffbf 	bl	800a4d8 <__NVIC_SetPriority>
#endif
}
 800a55a:	bf00      	nop
 800a55c:	bd80      	pop	{r7, pc}
	...

0800a560 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a560:	b480      	push	{r7}
 800a562:	b083      	sub	sp, #12
 800a564:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a566:	f3ef 8305 	mrs	r3, IPSR
 800a56a:	603b      	str	r3, [r7, #0]
  return(result);
 800a56c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d003      	beq.n	800a57a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a572:	f06f 0305 	mvn.w	r3, #5
 800a576:	607b      	str	r3, [r7, #4]
 800a578:	e00c      	b.n	800a594 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a57a:	4b0a      	ldr	r3, [pc, #40]	; (800a5a4 <osKernelInitialize+0x44>)
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d105      	bne.n	800a58e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a582:	4b08      	ldr	r3, [pc, #32]	; (800a5a4 <osKernelInitialize+0x44>)
 800a584:	2201      	movs	r2, #1
 800a586:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a588:	2300      	movs	r3, #0
 800a58a:	607b      	str	r3, [r7, #4]
 800a58c:	e002      	b.n	800a594 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a58e:	f04f 33ff 	mov.w	r3, #4294967295
 800a592:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a594:	687b      	ldr	r3, [r7, #4]
}
 800a596:	4618      	mov	r0, r3
 800a598:	370c      	adds	r7, #12
 800a59a:	46bd      	mov	sp, r7
 800a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a0:	4770      	bx	lr
 800a5a2:	bf00      	nop
 800a5a4:	20000a9c 	.word	0x20000a9c

0800a5a8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b082      	sub	sp, #8
 800a5ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a5ae:	f3ef 8305 	mrs	r3, IPSR
 800a5b2:	603b      	str	r3, [r7, #0]
  return(result);
 800a5b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d003      	beq.n	800a5c2 <osKernelStart+0x1a>
    stat = osErrorISR;
 800a5ba:	f06f 0305 	mvn.w	r3, #5
 800a5be:	607b      	str	r3, [r7, #4]
 800a5c0:	e010      	b.n	800a5e4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a5c2:	4b0b      	ldr	r3, [pc, #44]	; (800a5f0 <osKernelStart+0x48>)
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	2b01      	cmp	r3, #1
 800a5c8:	d109      	bne.n	800a5de <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a5ca:	f7ff ffbf 	bl	800a54c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a5ce:	4b08      	ldr	r3, [pc, #32]	; (800a5f0 <osKernelStart+0x48>)
 800a5d0:	2202      	movs	r2, #2
 800a5d2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a5d4:	f001 faa2 	bl	800bb1c <vTaskStartScheduler>
      stat = osOK;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	607b      	str	r3, [r7, #4]
 800a5dc:	e002      	b.n	800a5e4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a5de:	f04f 33ff 	mov.w	r3, #4294967295
 800a5e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a5e4:	687b      	ldr	r3, [r7, #4]
}
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	3708      	adds	r7, #8
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}
 800a5ee:	bf00      	nop
 800a5f0:	20000a9c 	.word	0x20000a9c

0800a5f4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b08e      	sub	sp, #56	; 0x38
 800a5f8:	af04      	add	r7, sp, #16
 800a5fa:	60f8      	str	r0, [r7, #12]
 800a5fc:	60b9      	str	r1, [r7, #8]
 800a5fe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a600:	2300      	movs	r3, #0
 800a602:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a604:	f3ef 8305 	mrs	r3, IPSR
 800a608:	617b      	str	r3, [r7, #20]
  return(result);
 800a60a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d17f      	bne.n	800a710 <osThreadNew+0x11c>
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d07c      	beq.n	800a710 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800a616:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a61a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a61c:	2318      	movs	r3, #24
 800a61e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a620:	2300      	movs	r3, #0
 800a622:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800a624:	f04f 33ff 	mov.w	r3, #4294967295
 800a628:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d045      	beq.n	800a6bc <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d002      	beq.n	800a63e <osThreadNew+0x4a>
        name = attr->name;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	699b      	ldr	r3, [r3, #24]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d002      	beq.n	800a64c <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	699b      	ldr	r3, [r3, #24]
 800a64a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a64c:	69fb      	ldr	r3, [r7, #28]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d008      	beq.n	800a664 <osThreadNew+0x70>
 800a652:	69fb      	ldr	r3, [r7, #28]
 800a654:	2b38      	cmp	r3, #56	; 0x38
 800a656:	d805      	bhi.n	800a664 <osThreadNew+0x70>
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	685b      	ldr	r3, [r3, #4]
 800a65c:	f003 0301 	and.w	r3, r3, #1
 800a660:	2b00      	cmp	r3, #0
 800a662:	d001      	beq.n	800a668 <osThreadNew+0x74>
        return (NULL);
 800a664:	2300      	movs	r3, #0
 800a666:	e054      	b.n	800a712 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	695b      	ldr	r3, [r3, #20]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d003      	beq.n	800a678 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	695b      	ldr	r3, [r3, #20]
 800a674:	089b      	lsrs	r3, r3, #2
 800a676:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	689b      	ldr	r3, [r3, #8]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d00e      	beq.n	800a69e <osThreadNew+0xaa>
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	68db      	ldr	r3, [r3, #12]
 800a684:	2bbb      	cmp	r3, #187	; 0xbb
 800a686:	d90a      	bls.n	800a69e <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d006      	beq.n	800a69e <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	695b      	ldr	r3, [r3, #20]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d002      	beq.n	800a69e <osThreadNew+0xaa>
        mem = 1;
 800a698:	2301      	movs	r3, #1
 800a69a:	61bb      	str	r3, [r7, #24]
 800a69c:	e010      	b.n	800a6c0 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	689b      	ldr	r3, [r3, #8]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d10c      	bne.n	800a6c0 <osThreadNew+0xcc>
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	68db      	ldr	r3, [r3, #12]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d108      	bne.n	800a6c0 <osThreadNew+0xcc>
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	691b      	ldr	r3, [r3, #16]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d104      	bne.n	800a6c0 <osThreadNew+0xcc>
          mem = 0;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	61bb      	str	r3, [r7, #24]
 800a6ba:	e001      	b.n	800a6c0 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800a6bc:	2300      	movs	r3, #0
 800a6be:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a6c0:	69bb      	ldr	r3, [r7, #24]
 800a6c2:	2b01      	cmp	r3, #1
 800a6c4:	d110      	bne.n	800a6e8 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a6ca:	687a      	ldr	r2, [r7, #4]
 800a6cc:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a6ce:	9202      	str	r2, [sp, #8]
 800a6d0:	9301      	str	r3, [sp, #4]
 800a6d2:	69fb      	ldr	r3, [r7, #28]
 800a6d4:	9300      	str	r3, [sp, #0]
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	6a3a      	ldr	r2, [r7, #32]
 800a6da:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a6dc:	68f8      	ldr	r0, [r7, #12]
 800a6de:	f001 f841 	bl	800b764 <xTaskCreateStatic>
 800a6e2:	4603      	mov	r3, r0
 800a6e4:	613b      	str	r3, [r7, #16]
 800a6e6:	e013      	b.n	800a710 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 800a6e8:	69bb      	ldr	r3, [r7, #24]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d110      	bne.n	800a710 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a6ee:	6a3b      	ldr	r3, [r7, #32]
 800a6f0:	b29a      	uxth	r2, r3
 800a6f2:	f107 0310 	add.w	r3, r7, #16
 800a6f6:	9301      	str	r3, [sp, #4]
 800a6f8:	69fb      	ldr	r3, [r7, #28]
 800a6fa:	9300      	str	r3, [sp, #0]
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a700:	68f8      	ldr	r0, [r7, #12]
 800a702:	f001 f88c 	bl	800b81e <xTaskCreate>
 800a706:	4603      	mov	r3, r0
 800a708:	2b01      	cmp	r3, #1
 800a70a:	d001      	beq.n	800a710 <osThreadNew+0x11c>
            hTask = NULL;
 800a70c:	2300      	movs	r3, #0
 800a70e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a710:	693b      	ldr	r3, [r7, #16]
}
 800a712:	4618      	mov	r0, r3
 800a714:	3728      	adds	r7, #40	; 0x28
 800a716:	46bd      	mov	sp, r7
 800a718:	bd80      	pop	{r7, pc}
	...

0800a71c <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 800a71c:	b480      	push	{r7}
 800a71e:	b083      	sub	sp, #12
 800a720:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a722:	f3ef 8305 	mrs	r3, IPSR
 800a726:	603b      	str	r3, [r7, #0]
  return(result);
 800a728:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d003      	beq.n	800a736 <osThreadYield+0x1a>
    stat = osErrorISR;
 800a72e:	f06f 0305 	mvn.w	r3, #5
 800a732:	607b      	str	r3, [r7, #4]
 800a734:	e009      	b.n	800a74a <osThreadYield+0x2e>
  } else {
    stat = osOK;
 800a736:	2300      	movs	r3, #0
 800a738:	607b      	str	r3, [r7, #4]
    taskYIELD();
 800a73a:	4b07      	ldr	r3, [pc, #28]	; (800a758 <osThreadYield+0x3c>)
 800a73c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a740:	601a      	str	r2, [r3, #0]
 800a742:	f3bf 8f4f 	dsb	sy
 800a746:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 800a74a:	687b      	ldr	r3, [r7, #4]
}
 800a74c:	4618      	mov	r0, r3
 800a74e:	370c      	adds	r7, #12
 800a750:	46bd      	mov	sp, r7
 800a752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a756:	4770      	bx	lr
 800a758:	e000ed04 	.word	0xe000ed04

0800a75c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b084      	sub	sp, #16
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a764:	f3ef 8305 	mrs	r3, IPSR
 800a768:	60bb      	str	r3, [r7, #8]
  return(result);
 800a76a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d003      	beq.n	800a778 <osDelay+0x1c>
    stat = osErrorISR;
 800a770:	f06f 0305 	mvn.w	r3, #5
 800a774:	60fb      	str	r3, [r7, #12]
 800a776:	e007      	b.n	800a788 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a778:	2300      	movs	r3, #0
 800a77a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d002      	beq.n	800a788 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	f001 f996 	bl	800bab4 <vTaskDelay>
    }
  }

  return (stat);
 800a788:	68fb      	ldr	r3, [r7, #12]
}
 800a78a:	4618      	mov	r0, r3
 800a78c:	3710      	adds	r7, #16
 800a78e:	46bd      	mov	sp, r7
 800a790:	bd80      	pop	{r7, pc}

0800a792 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800a792:	b580      	push	{r7, lr}
 800a794:	b08a      	sub	sp, #40	; 0x28
 800a796:	af02      	add	r7, sp, #8
 800a798:	60f8      	str	r0, [r7, #12]
 800a79a:	60b9      	str	r1, [r7, #8]
 800a79c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800a79e:	2300      	movs	r3, #0
 800a7a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a7a2:	f3ef 8305 	mrs	r3, IPSR
 800a7a6:	613b      	str	r3, [r7, #16]
  return(result);
 800a7a8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d15f      	bne.n	800a86e <osMessageQueueNew+0xdc>
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d05c      	beq.n	800a86e <osMessageQueueNew+0xdc>
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d059      	beq.n	800a86e <osMessageQueueNew+0xdc>
    mem = -1;
 800a7ba:	f04f 33ff 	mov.w	r3, #4294967295
 800a7be:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d029      	beq.n	800a81a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	689b      	ldr	r3, [r3, #8]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d012      	beq.n	800a7f4 <osMessageQueueNew+0x62>
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	68db      	ldr	r3, [r3, #12]
 800a7d2:	2b4f      	cmp	r3, #79	; 0x4f
 800a7d4:	d90e      	bls.n	800a7f4 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d00a      	beq.n	800a7f4 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	695a      	ldr	r2, [r3, #20]
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	68b9      	ldr	r1, [r7, #8]
 800a7e6:	fb01 f303 	mul.w	r3, r1, r3
 800a7ea:	429a      	cmp	r2, r3
 800a7ec:	d302      	bcc.n	800a7f4 <osMessageQueueNew+0x62>
        mem = 1;
 800a7ee:	2301      	movs	r3, #1
 800a7f0:	61bb      	str	r3, [r7, #24]
 800a7f2:	e014      	b.n	800a81e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	689b      	ldr	r3, [r3, #8]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d110      	bne.n	800a81e <osMessageQueueNew+0x8c>
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	68db      	ldr	r3, [r3, #12]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d10c      	bne.n	800a81e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d108      	bne.n	800a81e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	695b      	ldr	r3, [r3, #20]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d104      	bne.n	800a81e <osMessageQueueNew+0x8c>
          mem = 0;
 800a814:	2300      	movs	r3, #0
 800a816:	61bb      	str	r3, [r7, #24]
 800a818:	e001      	b.n	800a81e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800a81a:	2300      	movs	r3, #0
 800a81c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a81e:	69bb      	ldr	r3, [r7, #24]
 800a820:	2b01      	cmp	r3, #1
 800a822:	d10b      	bne.n	800a83c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	691a      	ldr	r2, [r3, #16]
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	689b      	ldr	r3, [r3, #8]
 800a82c:	2100      	movs	r1, #0
 800a82e:	9100      	str	r1, [sp, #0]
 800a830:	68b9      	ldr	r1, [r7, #8]
 800a832:	68f8      	ldr	r0, [r7, #12]
 800a834:	f000 fa41 	bl	800acba <xQueueGenericCreateStatic>
 800a838:	61f8      	str	r0, [r7, #28]
 800a83a:	e008      	b.n	800a84e <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800a83c:	69bb      	ldr	r3, [r7, #24]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d105      	bne.n	800a84e <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800a842:	2200      	movs	r2, #0
 800a844:	68b9      	ldr	r1, [r7, #8]
 800a846:	68f8      	ldr	r0, [r7, #12]
 800a848:	f000 faaf 	bl	800adaa <xQueueGenericCreate>
 800a84c:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800a84e:	69fb      	ldr	r3, [r7, #28]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d00c      	beq.n	800a86e <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d003      	beq.n	800a862 <osMessageQueueNew+0xd0>
        name = attr->name;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	617b      	str	r3, [r7, #20]
 800a860:	e001      	b.n	800a866 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800a862:	2300      	movs	r3, #0
 800a864:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800a866:	6979      	ldr	r1, [r7, #20]
 800a868:	69f8      	ldr	r0, [r7, #28]
 800a86a:	f000 ff1d 	bl	800b6a8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800a86e:	69fb      	ldr	r3, [r7, #28]
}
 800a870:	4618      	mov	r0, r3
 800a872:	3720      	adds	r7, #32
 800a874:	46bd      	mov	sp, r7
 800a876:	bd80      	pop	{r7, pc}

0800a878 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800a878:	b580      	push	{r7, lr}
 800a87a:	b088      	sub	sp, #32
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	60f8      	str	r0, [r7, #12]
 800a880:	60b9      	str	r1, [r7, #8]
 800a882:	603b      	str	r3, [r7, #0]
 800a884:	4613      	mov	r3, r2
 800a886:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a88c:	2300      	movs	r3, #0
 800a88e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a890:	f3ef 8305 	mrs	r3, IPSR
 800a894:	617b      	str	r3, [r7, #20]
  return(result);
 800a896:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d028      	beq.n	800a8ee <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a89c:	69bb      	ldr	r3, [r7, #24]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d005      	beq.n	800a8ae <osMessageQueuePut+0x36>
 800a8a2:	68bb      	ldr	r3, [r7, #8]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d002      	beq.n	800a8ae <osMessageQueuePut+0x36>
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d003      	beq.n	800a8b6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800a8ae:	f06f 0303 	mvn.w	r3, #3
 800a8b2:	61fb      	str	r3, [r7, #28]
 800a8b4:	e038      	b.n	800a928 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800a8ba:	f107 0210 	add.w	r2, r7, #16
 800a8be:	2300      	movs	r3, #0
 800a8c0:	68b9      	ldr	r1, [r7, #8]
 800a8c2:	69b8      	ldr	r0, [r7, #24]
 800a8c4:	f000 fbb4 	bl	800b030 <xQueueGenericSendFromISR>
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	2b01      	cmp	r3, #1
 800a8cc:	d003      	beq.n	800a8d6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800a8ce:	f06f 0302 	mvn.w	r3, #2
 800a8d2:	61fb      	str	r3, [r7, #28]
 800a8d4:	e028      	b.n	800a928 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800a8d6:	693b      	ldr	r3, [r7, #16]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d025      	beq.n	800a928 <osMessageQueuePut+0xb0>
 800a8dc:	4b15      	ldr	r3, [pc, #84]	; (800a934 <osMessageQueuePut+0xbc>)
 800a8de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8e2:	601a      	str	r2, [r3, #0]
 800a8e4:	f3bf 8f4f 	dsb	sy
 800a8e8:	f3bf 8f6f 	isb	sy
 800a8ec:	e01c      	b.n	800a928 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a8ee:	69bb      	ldr	r3, [r7, #24]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d002      	beq.n	800a8fa <osMessageQueuePut+0x82>
 800a8f4:	68bb      	ldr	r3, [r7, #8]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d103      	bne.n	800a902 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800a8fa:	f06f 0303 	mvn.w	r3, #3
 800a8fe:	61fb      	str	r3, [r7, #28]
 800a900:	e012      	b.n	800a928 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a902:	2300      	movs	r3, #0
 800a904:	683a      	ldr	r2, [r7, #0]
 800a906:	68b9      	ldr	r1, [r7, #8]
 800a908:	69b8      	ldr	r0, [r7, #24]
 800a90a:	f000 faab 	bl	800ae64 <xQueueGenericSend>
 800a90e:	4603      	mov	r3, r0
 800a910:	2b01      	cmp	r3, #1
 800a912:	d009      	beq.n	800a928 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d003      	beq.n	800a922 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800a91a:	f06f 0301 	mvn.w	r3, #1
 800a91e:	61fb      	str	r3, [r7, #28]
 800a920:	e002      	b.n	800a928 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800a922:	f06f 0302 	mvn.w	r3, #2
 800a926:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800a928:	69fb      	ldr	r3, [r7, #28]
}
 800a92a:	4618      	mov	r0, r3
 800a92c:	3720      	adds	r7, #32
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}
 800a932:	bf00      	nop
 800a934:	e000ed04 	.word	0xe000ed04

0800a938 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800a938:	b580      	push	{r7, lr}
 800a93a:	b088      	sub	sp, #32
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	60f8      	str	r0, [r7, #12]
 800a940:	60b9      	str	r1, [r7, #8]
 800a942:	607a      	str	r2, [r7, #4]
 800a944:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a94a:	2300      	movs	r3, #0
 800a94c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a94e:	f3ef 8305 	mrs	r3, IPSR
 800a952:	617b      	str	r3, [r7, #20]
  return(result);
 800a954:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800a956:	2b00      	cmp	r3, #0
 800a958:	d028      	beq.n	800a9ac <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a95a:	69bb      	ldr	r3, [r7, #24]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d005      	beq.n	800a96c <osMessageQueueGet+0x34>
 800a960:	68bb      	ldr	r3, [r7, #8]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d002      	beq.n	800a96c <osMessageQueueGet+0x34>
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d003      	beq.n	800a974 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800a96c:	f06f 0303 	mvn.w	r3, #3
 800a970:	61fb      	str	r3, [r7, #28]
 800a972:	e037      	b.n	800a9e4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800a974:	2300      	movs	r3, #0
 800a976:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800a978:	f107 0310 	add.w	r3, r7, #16
 800a97c:	461a      	mov	r2, r3
 800a97e:	68b9      	ldr	r1, [r7, #8]
 800a980:	69b8      	ldr	r0, [r7, #24]
 800a982:	f000 fcc5 	bl	800b310 <xQueueReceiveFromISR>
 800a986:	4603      	mov	r3, r0
 800a988:	2b01      	cmp	r3, #1
 800a98a:	d003      	beq.n	800a994 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800a98c:	f06f 0302 	mvn.w	r3, #2
 800a990:	61fb      	str	r3, [r7, #28]
 800a992:	e027      	b.n	800a9e4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800a994:	693b      	ldr	r3, [r7, #16]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d024      	beq.n	800a9e4 <osMessageQueueGet+0xac>
 800a99a:	4b15      	ldr	r3, [pc, #84]	; (800a9f0 <osMessageQueueGet+0xb8>)
 800a99c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9a0:	601a      	str	r2, [r3, #0]
 800a9a2:	f3bf 8f4f 	dsb	sy
 800a9a6:	f3bf 8f6f 	isb	sy
 800a9aa:	e01b      	b.n	800a9e4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a9ac:	69bb      	ldr	r3, [r7, #24]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d002      	beq.n	800a9b8 <osMessageQueueGet+0x80>
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d103      	bne.n	800a9c0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800a9b8:	f06f 0303 	mvn.w	r3, #3
 800a9bc:	61fb      	str	r3, [r7, #28]
 800a9be:	e011      	b.n	800a9e4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a9c0:	683a      	ldr	r2, [r7, #0]
 800a9c2:	68b9      	ldr	r1, [r7, #8]
 800a9c4:	69b8      	ldr	r0, [r7, #24]
 800a9c6:	f000 fbcf 	bl	800b168 <xQueueReceive>
 800a9ca:	4603      	mov	r3, r0
 800a9cc:	2b01      	cmp	r3, #1
 800a9ce:	d009      	beq.n	800a9e4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d003      	beq.n	800a9de <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800a9d6:	f06f 0301 	mvn.w	r3, #1
 800a9da:	61fb      	str	r3, [r7, #28]
 800a9dc:	e002      	b.n	800a9e4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800a9de:	f06f 0302 	mvn.w	r3, #2
 800a9e2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800a9e4:	69fb      	ldr	r3, [r7, #28]
}
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	3720      	adds	r7, #32
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	bd80      	pop	{r7, pc}
 800a9ee:	bf00      	nop
 800a9f0:	e000ed04 	.word	0xe000ed04

0800a9f4 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b086      	sub	sp, #24
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 800aa00:	693b      	ldr	r3, [r7, #16]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d102      	bne.n	800aa0c <osMessageQueueGetCount+0x18>
    count = 0U;
 800aa06:	2300      	movs	r3, #0
 800aa08:	617b      	str	r3, [r7, #20]
 800aa0a:	e00e      	b.n	800aa2a <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa0c:	f3ef 8305 	mrs	r3, IPSR
 800aa10:	60fb      	str	r3, [r7, #12]
  return(result);
 800aa12:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d004      	beq.n	800aa22 <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 800aa18:	6938      	ldr	r0, [r7, #16]
 800aa1a:	f000 fd17 	bl	800b44c <uxQueueMessagesWaitingFromISR>
 800aa1e:	6178      	str	r0, [r7, #20]
 800aa20:	e003      	b.n	800aa2a <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 800aa22:	6938      	ldr	r0, [r7, #16]
 800aa24:	f000 fcf4 	bl	800b410 <uxQueueMessagesWaiting>
 800aa28:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 800aa2a:	697b      	ldr	r3, [r7, #20]
}
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	3718      	adds	r7, #24
 800aa30:	46bd      	mov	sp, r7
 800aa32:	bd80      	pop	{r7, pc}

0800aa34 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800aa34:	b480      	push	{r7}
 800aa36:	b085      	sub	sp, #20
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	60f8      	str	r0, [r7, #12]
 800aa3c:	60b9      	str	r1, [r7, #8]
 800aa3e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	4a07      	ldr	r2, [pc, #28]	; (800aa60 <vApplicationGetIdleTaskMemory+0x2c>)
 800aa44:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	4a06      	ldr	r2, [pc, #24]	; (800aa64 <vApplicationGetIdleTaskMemory+0x30>)
 800aa4a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800aa52:	601a      	str	r2, [r3, #0]
}
 800aa54:	bf00      	nop
 800aa56:	3714      	adds	r7, #20
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr
 800aa60:	20000aa0 	.word	0x20000aa0
 800aa64:	20000b5c 	.word	0x20000b5c

0800aa68 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800aa68:	b480      	push	{r7}
 800aa6a:	b085      	sub	sp, #20
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	60f8      	str	r0, [r7, #12]
 800aa70:	60b9      	str	r1, [r7, #8]
 800aa72:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	4a07      	ldr	r2, [pc, #28]	; (800aa94 <vApplicationGetTimerTaskMemory+0x2c>)
 800aa78:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	4a06      	ldr	r2, [pc, #24]	; (800aa98 <vApplicationGetTimerTaskMemory+0x30>)
 800aa7e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aa86:	601a      	str	r2, [r3, #0]
}
 800aa88:	bf00      	nop
 800aa8a:	3714      	adds	r7, #20
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa92:	4770      	bx	lr
 800aa94:	20000f5c 	.word	0x20000f5c
 800aa98:	20001018 	.word	0x20001018

0800aa9c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800aa9c:	b480      	push	{r7}
 800aa9e:	b083      	sub	sp, #12
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	f103 0208 	add.w	r2, r3, #8
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	f04f 32ff 	mov.w	r2, #4294967295
 800aab4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	f103 0208 	add.w	r2, r3, #8
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	f103 0208 	add.w	r2, r3, #8
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2200      	movs	r2, #0
 800aace:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800aad0:	bf00      	nop
 800aad2:	370c      	adds	r7, #12
 800aad4:	46bd      	mov	sp, r7
 800aad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aada:	4770      	bx	lr

0800aadc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800aadc:	b480      	push	{r7}
 800aade:	b083      	sub	sp, #12
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2200      	movs	r2, #0
 800aae8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800aaea:	bf00      	nop
 800aaec:	370c      	adds	r7, #12
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf4:	4770      	bx	lr

0800aaf6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800aaf6:	b480      	push	{r7}
 800aaf8:	b085      	sub	sp, #20
 800aafa:	af00      	add	r7, sp, #0
 800aafc:	6078      	str	r0, [r7, #4]
 800aafe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	685b      	ldr	r3, [r3, #4]
 800ab04:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ab06:	683b      	ldr	r3, [r7, #0]
 800ab08:	68fa      	ldr	r2, [r7, #12]
 800ab0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	689a      	ldr	r2, [r3, #8]
 800ab10:	683b      	ldr	r3, [r7, #0]
 800ab12:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	689b      	ldr	r3, [r3, #8]
 800ab18:	683a      	ldr	r2, [r7, #0]
 800ab1a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	683a      	ldr	r2, [r7, #0]
 800ab20:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	687a      	ldr	r2, [r7, #4]
 800ab26:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	1c5a      	adds	r2, r3, #1
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	601a      	str	r2, [r3, #0]
}
 800ab32:	bf00      	nop
 800ab34:	3714      	adds	r7, #20
 800ab36:	46bd      	mov	sp, r7
 800ab38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3c:	4770      	bx	lr

0800ab3e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ab3e:	b480      	push	{r7}
 800ab40:	b085      	sub	sp, #20
 800ab42:	af00      	add	r7, sp, #0
 800ab44:	6078      	str	r0, [r7, #4]
 800ab46:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ab4e:	68bb      	ldr	r3, [r7, #8]
 800ab50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab54:	d103      	bne.n	800ab5e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	691b      	ldr	r3, [r3, #16]
 800ab5a:	60fb      	str	r3, [r7, #12]
 800ab5c:	e00c      	b.n	800ab78 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	3308      	adds	r3, #8
 800ab62:	60fb      	str	r3, [r7, #12]
 800ab64:	e002      	b.n	800ab6c <vListInsert+0x2e>
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	685b      	ldr	r3, [r3, #4]
 800ab6a:	60fb      	str	r3, [r7, #12]
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	685b      	ldr	r3, [r3, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	68ba      	ldr	r2, [r7, #8]
 800ab74:	429a      	cmp	r2, r3
 800ab76:	d2f6      	bcs.n	800ab66 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	685a      	ldr	r2, [r3, #4]
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	685b      	ldr	r3, [r3, #4]
 800ab84:	683a      	ldr	r2, [r7, #0]
 800ab86:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	68fa      	ldr	r2, [r7, #12]
 800ab8c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	683a      	ldr	r2, [r7, #0]
 800ab92:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ab94:	683b      	ldr	r3, [r7, #0]
 800ab96:	687a      	ldr	r2, [r7, #4]
 800ab98:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	1c5a      	adds	r2, r3, #1
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	601a      	str	r2, [r3, #0]
}
 800aba4:	bf00      	nop
 800aba6:	3714      	adds	r7, #20
 800aba8:	46bd      	mov	sp, r7
 800abaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abae:	4770      	bx	lr

0800abb0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800abb0:	b480      	push	{r7}
 800abb2:	b085      	sub	sp, #20
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	691b      	ldr	r3, [r3, #16]
 800abbc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	685b      	ldr	r3, [r3, #4]
 800abc2:	687a      	ldr	r2, [r7, #4]
 800abc4:	6892      	ldr	r2, [r2, #8]
 800abc6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	689b      	ldr	r3, [r3, #8]
 800abcc:	687a      	ldr	r2, [r7, #4]
 800abce:	6852      	ldr	r2, [r2, #4]
 800abd0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	685b      	ldr	r3, [r3, #4]
 800abd6:	687a      	ldr	r2, [r7, #4]
 800abd8:	429a      	cmp	r2, r3
 800abda:	d103      	bne.n	800abe4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	689a      	ldr	r2, [r3, #8]
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	2200      	movs	r2, #0
 800abe8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	1e5a      	subs	r2, r3, #1
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	681b      	ldr	r3, [r3, #0]
}
 800abf8:	4618      	mov	r0, r3
 800abfa:	3714      	adds	r7, #20
 800abfc:	46bd      	mov	sp, r7
 800abfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac02:	4770      	bx	lr

0800ac04 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b084      	sub	sp, #16
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
 800ac0c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d10a      	bne.n	800ac2e <xQueueGenericReset+0x2a>
	__asm volatile
 800ac18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac1c:	f383 8811 	msr	BASEPRI, r3
 800ac20:	f3bf 8f6f 	isb	sy
 800ac24:	f3bf 8f4f 	dsb	sy
 800ac28:	60bb      	str	r3, [r7, #8]
}
 800ac2a:	bf00      	nop
 800ac2c:	e7fe      	b.n	800ac2c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ac2e:	f002 f8f1 	bl	800ce14 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	681a      	ldr	r2, [r3, #0]
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac3a:	68f9      	ldr	r1, [r7, #12]
 800ac3c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ac3e:	fb01 f303 	mul.w	r3, r1, r3
 800ac42:	441a      	add	r2, r3
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681a      	ldr	r2, [r3, #0]
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	681a      	ldr	r2, [r3, #0]
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac5e:	3b01      	subs	r3, #1
 800ac60:	68f9      	ldr	r1, [r7, #12]
 800ac62:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ac64:	fb01 f303 	mul.w	r3, r1, r3
 800ac68:	441a      	add	r2, r3
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	22ff      	movs	r2, #255	; 0xff
 800ac72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	22ff      	movs	r2, #255	; 0xff
 800ac7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800ac7e:	683b      	ldr	r3, [r7, #0]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d109      	bne.n	800ac98 <xQueueGenericReset+0x94>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	691b      	ldr	r3, [r3, #16]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d00f      	beq.n	800acac <xQueueGenericReset+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	3310      	adds	r3, #16
 800ac90:	4618      	mov	r0, r3
 800ac92:	f001 f9ab 	bl	800bfec <xTaskRemoveFromEventList>
 800ac96:	e009      	b.n	800acac <xQueueGenericReset+0xa8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	3310      	adds	r3, #16
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	f7ff fefd 	bl	800aa9c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	3324      	adds	r3, #36	; 0x24
 800aca6:	4618      	mov	r0, r3
 800aca8:	f7ff fef8 	bl	800aa9c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800acac:	f002 f8e2 	bl	800ce74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800acb0:	2301      	movs	r3, #1
}
 800acb2:	4618      	mov	r0, r3
 800acb4:	3710      	adds	r7, #16
 800acb6:	46bd      	mov	sp, r7
 800acb8:	bd80      	pop	{r7, pc}

0800acba <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800acba:	b580      	push	{r7, lr}
 800acbc:	b08e      	sub	sp, #56	; 0x38
 800acbe:	af02      	add	r7, sp, #8
 800acc0:	60f8      	str	r0, [r7, #12]
 800acc2:	60b9      	str	r1, [r7, #8]
 800acc4:	607a      	str	r2, [r7, #4]
 800acc6:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d10a      	bne.n	800ace4 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800acce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acd2:	f383 8811 	msr	BASEPRI, r3
 800acd6:	f3bf 8f6f 	isb	sy
 800acda:	f3bf 8f4f 	dsb	sy
 800acde:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ace0:	bf00      	nop
 800ace2:	e7fe      	b.n	800ace2 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ace4:	683b      	ldr	r3, [r7, #0]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d10a      	bne.n	800ad00 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800acea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acee:	f383 8811 	msr	BASEPRI, r3
 800acf2:	f3bf 8f6f 	isb	sy
 800acf6:	f3bf 8f4f 	dsb	sy
 800acfa:	627b      	str	r3, [r7, #36]	; 0x24
}
 800acfc:	bf00      	nop
 800acfe:	e7fe      	b.n	800acfe <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d002      	beq.n	800ad0c <xQueueGenericCreateStatic+0x52>
 800ad06:	68bb      	ldr	r3, [r7, #8]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d001      	beq.n	800ad10 <xQueueGenericCreateStatic+0x56>
 800ad0c:	2301      	movs	r3, #1
 800ad0e:	e000      	b.n	800ad12 <xQueueGenericCreateStatic+0x58>
 800ad10:	2300      	movs	r3, #0
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d10a      	bne.n	800ad2c <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ad16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad1a:	f383 8811 	msr	BASEPRI, r3
 800ad1e:	f3bf 8f6f 	isb	sy
 800ad22:	f3bf 8f4f 	dsb	sy
 800ad26:	623b      	str	r3, [r7, #32]
}
 800ad28:	bf00      	nop
 800ad2a:	e7fe      	b.n	800ad2a <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d102      	bne.n	800ad38 <xQueueGenericCreateStatic+0x7e>
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d101      	bne.n	800ad3c <xQueueGenericCreateStatic+0x82>
 800ad38:	2301      	movs	r3, #1
 800ad3a:	e000      	b.n	800ad3e <xQueueGenericCreateStatic+0x84>
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d10a      	bne.n	800ad58 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ad42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad46:	f383 8811 	msr	BASEPRI, r3
 800ad4a:	f3bf 8f6f 	isb	sy
 800ad4e:	f3bf 8f4f 	dsb	sy
 800ad52:	61fb      	str	r3, [r7, #28]
}
 800ad54:	bf00      	nop
 800ad56:	e7fe      	b.n	800ad56 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ad58:	2350      	movs	r3, #80	; 0x50
 800ad5a:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ad5c:	697b      	ldr	r3, [r7, #20]
 800ad5e:	2b50      	cmp	r3, #80	; 0x50
 800ad60:	d00a      	beq.n	800ad78 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800ad62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad66:	f383 8811 	msr	BASEPRI, r3
 800ad6a:	f3bf 8f6f 	isb	sy
 800ad6e:	f3bf 8f4f 	dsb	sy
 800ad72:	61bb      	str	r3, [r7, #24]
}
 800ad74:	bf00      	nop
 800ad76:	e7fe      	b.n	800ad76 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ad78:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ad7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d00d      	beq.n	800ada0 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ad84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad86:	2201      	movs	r2, #1
 800ad88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ad8c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ad90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad92:	9300      	str	r3, [sp, #0]
 800ad94:	4613      	mov	r3, r2
 800ad96:	687a      	ldr	r2, [r7, #4]
 800ad98:	68b9      	ldr	r1, [r7, #8]
 800ad9a:	68f8      	ldr	r0, [r7, #12]
 800ad9c:	f000 f83f 	bl	800ae1e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ada0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800ada2:	4618      	mov	r0, r3
 800ada4:	3730      	adds	r7, #48	; 0x30
 800ada6:	46bd      	mov	sp, r7
 800ada8:	bd80      	pop	{r7, pc}

0800adaa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800adaa:	b580      	push	{r7, lr}
 800adac:	b08a      	sub	sp, #40	; 0x28
 800adae:	af02      	add	r7, sp, #8
 800adb0:	60f8      	str	r0, [r7, #12]
 800adb2:	60b9      	str	r1, [r7, #8]
 800adb4:	4613      	mov	r3, r2
 800adb6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d10a      	bne.n	800add4 <xQueueGenericCreate+0x2a>
	__asm volatile
 800adbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adc2:	f383 8811 	msr	BASEPRI, r3
 800adc6:	f3bf 8f6f 	isb	sy
 800adca:	f3bf 8f4f 	dsb	sy
 800adce:	613b      	str	r3, [r7, #16]
}
 800add0:	bf00      	nop
 800add2:	e7fe      	b.n	800add2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	68ba      	ldr	r2, [r7, #8]
 800add8:	fb02 f303 	mul.w	r3, r2, r3
 800addc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800adde:	69fb      	ldr	r3, [r7, #28]
 800ade0:	3350      	adds	r3, #80	; 0x50
 800ade2:	4618      	mov	r0, r3
 800ade4:	f002 f938 	bl	800d058 <pvPortMalloc>
 800ade8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800adea:	69bb      	ldr	r3, [r7, #24]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d011      	beq.n	800ae14 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800adf0:	69bb      	ldr	r3, [r7, #24]
 800adf2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800adf4:	697b      	ldr	r3, [r7, #20]
 800adf6:	3350      	adds	r3, #80	; 0x50
 800adf8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800adfa:	69bb      	ldr	r3, [r7, #24]
 800adfc:	2200      	movs	r2, #0
 800adfe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ae02:	79fa      	ldrb	r2, [r7, #7]
 800ae04:	69bb      	ldr	r3, [r7, #24]
 800ae06:	9300      	str	r3, [sp, #0]
 800ae08:	4613      	mov	r3, r2
 800ae0a:	697a      	ldr	r2, [r7, #20]
 800ae0c:	68b9      	ldr	r1, [r7, #8]
 800ae0e:	68f8      	ldr	r0, [r7, #12]
 800ae10:	f000 f805 	bl	800ae1e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ae14:	69bb      	ldr	r3, [r7, #24]
	}
 800ae16:	4618      	mov	r0, r3
 800ae18:	3720      	adds	r7, #32
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	bd80      	pop	{r7, pc}

0800ae1e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ae1e:	b580      	push	{r7, lr}
 800ae20:	b084      	sub	sp, #16
 800ae22:	af00      	add	r7, sp, #0
 800ae24:	60f8      	str	r0, [r7, #12]
 800ae26:	60b9      	str	r1, [r7, #8]
 800ae28:	607a      	str	r2, [r7, #4]
 800ae2a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ae2c:	68bb      	ldr	r3, [r7, #8]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d103      	bne.n	800ae3a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ae32:	69bb      	ldr	r3, [r7, #24]
 800ae34:	69ba      	ldr	r2, [r7, #24]
 800ae36:	601a      	str	r2, [r3, #0]
 800ae38:	e002      	b.n	800ae40 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ae3a:	69bb      	ldr	r3, [r7, #24]
 800ae3c:	687a      	ldr	r2, [r7, #4]
 800ae3e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ae40:	69bb      	ldr	r3, [r7, #24]
 800ae42:	68fa      	ldr	r2, [r7, #12]
 800ae44:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ae46:	69bb      	ldr	r3, [r7, #24]
 800ae48:	68ba      	ldr	r2, [r7, #8]
 800ae4a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ae4c:	2101      	movs	r1, #1
 800ae4e:	69b8      	ldr	r0, [r7, #24]
 800ae50:	f7ff fed8 	bl	800ac04 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ae54:	69bb      	ldr	r3, [r7, #24]
 800ae56:	78fa      	ldrb	r2, [r7, #3]
 800ae58:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ae5c:	bf00      	nop
 800ae5e:	3710      	adds	r7, #16
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bd80      	pop	{r7, pc}

0800ae64 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b08e      	sub	sp, #56	; 0x38
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	60f8      	str	r0, [r7, #12]
 800ae6c:	60b9      	str	r1, [r7, #8]
 800ae6e:	607a      	str	r2, [r7, #4]
 800ae70:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ae72:	2300      	movs	r3, #0
 800ae74:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ae7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d10a      	bne.n	800ae96 <xQueueGenericSend+0x32>
	__asm volatile
 800ae80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae84:	f383 8811 	msr	BASEPRI, r3
 800ae88:	f3bf 8f6f 	isb	sy
 800ae8c:	f3bf 8f4f 	dsb	sy
 800ae90:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ae92:	bf00      	nop
 800ae94:	e7fe      	b.n	800ae94 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d103      	bne.n	800aea4 <xQueueGenericSend+0x40>
 800ae9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d101      	bne.n	800aea8 <xQueueGenericSend+0x44>
 800aea4:	2301      	movs	r3, #1
 800aea6:	e000      	b.n	800aeaa <xQueueGenericSend+0x46>
 800aea8:	2300      	movs	r3, #0
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d10a      	bne.n	800aec4 <xQueueGenericSend+0x60>
	__asm volatile
 800aeae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeb2:	f383 8811 	msr	BASEPRI, r3
 800aeb6:	f3bf 8f6f 	isb	sy
 800aeba:	f3bf 8f4f 	dsb	sy
 800aebe:	627b      	str	r3, [r7, #36]	; 0x24
}
 800aec0:	bf00      	nop
 800aec2:	e7fe      	b.n	800aec2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800aec4:	683b      	ldr	r3, [r7, #0]
 800aec6:	2b02      	cmp	r3, #2
 800aec8:	d103      	bne.n	800aed2 <xQueueGenericSend+0x6e>
 800aeca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aecc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aece:	2b01      	cmp	r3, #1
 800aed0:	d101      	bne.n	800aed6 <xQueueGenericSend+0x72>
 800aed2:	2301      	movs	r3, #1
 800aed4:	e000      	b.n	800aed8 <xQueueGenericSend+0x74>
 800aed6:	2300      	movs	r3, #0
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d10a      	bne.n	800aef2 <xQueueGenericSend+0x8e>
	__asm volatile
 800aedc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aee0:	f383 8811 	msr	BASEPRI, r3
 800aee4:	f3bf 8f6f 	isb	sy
 800aee8:	f3bf 8f4f 	dsb	sy
 800aeec:	623b      	str	r3, [r7, #32]
}
 800aeee:	bf00      	nop
 800aef0:	e7fe      	b.n	800aef0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aef2:	f001 fa37 	bl	800c364 <xTaskGetSchedulerState>
 800aef6:	4603      	mov	r3, r0
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d102      	bne.n	800af02 <xQueueGenericSend+0x9e>
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d101      	bne.n	800af06 <xQueueGenericSend+0xa2>
 800af02:	2301      	movs	r3, #1
 800af04:	e000      	b.n	800af08 <xQueueGenericSend+0xa4>
 800af06:	2300      	movs	r3, #0
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d10a      	bne.n	800af22 <xQueueGenericSend+0xbe>
	__asm volatile
 800af0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af10:	f383 8811 	msr	BASEPRI, r3
 800af14:	f3bf 8f6f 	isb	sy
 800af18:	f3bf 8f4f 	dsb	sy
 800af1c:	61fb      	str	r3, [r7, #28]
}
 800af1e:	bf00      	nop
 800af20:	e7fe      	b.n	800af20 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800af22:	f001 ff77 	bl	800ce14 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800af26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800af2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af2e:	429a      	cmp	r2, r3
 800af30:	d302      	bcc.n	800af38 <xQueueGenericSend+0xd4>
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	2b02      	cmp	r3, #2
 800af36:	d112      	bne.n	800af5e <xQueueGenericSend+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800af38:	683a      	ldr	r2, [r7, #0]
 800af3a:	68b9      	ldr	r1, [r7, #8]
 800af3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800af3e:	f000 faa3 	bl	800b488 <prvCopyDataToQueue>
 800af42:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800af44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d004      	beq.n	800af56 <xQueueGenericSend+0xf2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800af4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af4e:	3324      	adds	r3, #36	; 0x24
 800af50:	4618      	mov	r0, r3
 800af52:	f001 f84b 	bl	800bfec <xTaskRemoveFromEventList>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800af56:	f001 ff8d 	bl	800ce74 <vPortExitCritical>
				return pdPASS;
 800af5a:	2301      	movs	r3, #1
 800af5c:	e062      	b.n	800b024 <xQueueGenericSend+0x1c0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d103      	bne.n	800af6c <xQueueGenericSend+0x108>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800af64:	f001 ff86 	bl	800ce74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800af68:	2300      	movs	r3, #0
 800af6a:	e05b      	b.n	800b024 <xQueueGenericSend+0x1c0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800af6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d106      	bne.n	800af80 <xQueueGenericSend+0x11c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800af72:	f107 0314 	add.w	r3, r7, #20
 800af76:	4618      	mov	r0, r3
 800af78:	f001 f89c 	bl	800c0b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800af7c:	2301      	movs	r3, #1
 800af7e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800af80:	f001 ff78 	bl	800ce74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800af84:	f000 fe3a 	bl	800bbfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800af88:	f001 ff44 	bl	800ce14 <vPortEnterCritical>
 800af8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800af92:	b25b      	sxtb	r3, r3
 800af94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af98:	d103      	bne.n	800afa2 <xQueueGenericSend+0x13e>
 800af9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af9c:	2200      	movs	r2, #0
 800af9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800afa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afa4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800afa8:	b25b      	sxtb	r3, r3
 800afaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afae:	d103      	bne.n	800afb8 <xQueueGenericSend+0x154>
 800afb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afb2:	2200      	movs	r2, #0
 800afb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800afb8:	f001 ff5c 	bl	800ce74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800afbc:	1d3a      	adds	r2, r7, #4
 800afbe:	f107 0314 	add.w	r3, r7, #20
 800afc2:	4611      	mov	r1, r2
 800afc4:	4618      	mov	r0, r3
 800afc6:	f001 f88b 	bl	800c0e0 <xTaskCheckForTimeOut>
 800afca:	4603      	mov	r3, r0
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d123      	bne.n	800b018 <xQueueGenericSend+0x1b4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800afd0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800afd2:	f000 fb51 	bl	800b678 <prvIsQueueFull>
 800afd6:	4603      	mov	r3, r0
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d017      	beq.n	800b00c <xQueueGenericSend+0x1a8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800afdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afde:	3310      	adds	r3, #16
 800afe0:	687a      	ldr	r2, [r7, #4]
 800afe2:	4611      	mov	r1, r2
 800afe4:	4618      	mov	r0, r3
 800afe6:	f000 ffb1 	bl	800bf4c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800afea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800afec:	f000 fadc 	bl	800b5a8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800aff0:	f000 fe12 	bl	800bc18 <xTaskResumeAll>
 800aff4:	4603      	mov	r3, r0
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d193      	bne.n	800af22 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800affa:	4b0c      	ldr	r3, [pc, #48]	; (800b02c <xQueueGenericSend+0x1c8>)
 800affc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b000:	601a      	str	r2, [r3, #0]
 800b002:	f3bf 8f4f 	dsb	sy
 800b006:	f3bf 8f6f 	isb	sy
 800b00a:	e78a      	b.n	800af22 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b00c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b00e:	f000 facb 	bl	800b5a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b012:	f000 fe01 	bl	800bc18 <xTaskResumeAll>
 800b016:	e784      	b.n	800af22 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b018:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b01a:	f000 fac5 	bl	800b5a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b01e:	f000 fdfb 	bl	800bc18 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b022:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b024:	4618      	mov	r0, r3
 800b026:	3738      	adds	r7, #56	; 0x38
 800b028:	46bd      	mov	sp, r7
 800b02a:	bd80      	pop	{r7, pc}
 800b02c:	e000ed04 	.word	0xe000ed04

0800b030 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b090      	sub	sp, #64	; 0x40
 800b034:	af00      	add	r7, sp, #0
 800b036:	60f8      	str	r0, [r7, #12]
 800b038:	60b9      	str	r1, [r7, #8]
 800b03a:	607a      	str	r2, [r7, #4]
 800b03c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b044:	2b00      	cmp	r3, #0
 800b046:	d10a      	bne.n	800b05e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b04c:	f383 8811 	msr	BASEPRI, r3
 800b050:	f3bf 8f6f 	isb	sy
 800b054:	f3bf 8f4f 	dsb	sy
 800b058:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b05a:	bf00      	nop
 800b05c:	e7fe      	b.n	800b05c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b05e:	68bb      	ldr	r3, [r7, #8]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d103      	bne.n	800b06c <xQueueGenericSendFromISR+0x3c>
 800b064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d101      	bne.n	800b070 <xQueueGenericSendFromISR+0x40>
 800b06c:	2301      	movs	r3, #1
 800b06e:	e000      	b.n	800b072 <xQueueGenericSendFromISR+0x42>
 800b070:	2300      	movs	r3, #0
 800b072:	2b00      	cmp	r3, #0
 800b074:	d10a      	bne.n	800b08c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b076:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b07a:	f383 8811 	msr	BASEPRI, r3
 800b07e:	f3bf 8f6f 	isb	sy
 800b082:	f3bf 8f4f 	dsb	sy
 800b086:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b088:	bf00      	nop
 800b08a:	e7fe      	b.n	800b08a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	2b02      	cmp	r3, #2
 800b090:	d103      	bne.n	800b09a <xQueueGenericSendFromISR+0x6a>
 800b092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b096:	2b01      	cmp	r3, #1
 800b098:	d101      	bne.n	800b09e <xQueueGenericSendFromISR+0x6e>
 800b09a:	2301      	movs	r3, #1
 800b09c:	e000      	b.n	800b0a0 <xQueueGenericSendFromISR+0x70>
 800b09e:	2300      	movs	r3, #0
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d10a      	bne.n	800b0ba <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b0a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0a8:	f383 8811 	msr	BASEPRI, r3
 800b0ac:	f3bf 8f6f 	isb	sy
 800b0b0:	f3bf 8f4f 	dsb	sy
 800b0b4:	623b      	str	r3, [r7, #32]
}
 800b0b6:	bf00      	nop
 800b0b8:	e7fe      	b.n	800b0b8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b0ba:	f001 ff8d 	bl	800cfd8 <vPortValidateInterruptPriority>
	__asm volatile
 800b0be:	f3ef 8211 	mrs	r2, BASEPRI
 800b0c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0c6:	f383 8811 	msr	BASEPRI, r3
 800b0ca:	f3bf 8f6f 	isb	sy
 800b0ce:	f3bf 8f4f 	dsb	sy
 800b0d2:	61fa      	str	r2, [r7, #28]
 800b0d4:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800b0d6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b0d8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b0da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b0de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0e2:	429a      	cmp	r2, r3
 800b0e4:	d302      	bcc.n	800b0ec <xQueueGenericSendFromISR+0xbc>
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	2b02      	cmp	r3, #2
 800b0ea:	d12f      	bne.n	800b14c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b0ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b0f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b0f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0fa:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b0fc:	683a      	ldr	r2, [r7, #0]
 800b0fe:	68b9      	ldr	r1, [r7, #8]
 800b100:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b102:	f000 f9c1 	bl	800b488 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b106:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b10a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b10e:	d112      	bne.n	800b136 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b114:	2b00      	cmp	r3, #0
 800b116:	d016      	beq.n	800b146 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b11a:	3324      	adds	r3, #36	; 0x24
 800b11c:	4618      	mov	r0, r3
 800b11e:	f000 ff65 	bl	800bfec <xTaskRemoveFromEventList>
 800b122:	4603      	mov	r3, r0
 800b124:	2b00      	cmp	r3, #0
 800b126:	d00e      	beq.n	800b146 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d00b      	beq.n	800b146 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2201      	movs	r2, #1
 800b132:	601a      	str	r2, [r3, #0]
 800b134:	e007      	b.n	800b146 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b136:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b13a:	3301      	adds	r3, #1
 800b13c:	b2db      	uxtb	r3, r3
 800b13e:	b25a      	sxtb	r2, r3
 800b140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b142:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b146:	2301      	movs	r3, #1
 800b148:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b14a:	e001      	b.n	800b150 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b14c:	2300      	movs	r3, #0
 800b14e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b150:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b152:	617b      	str	r3, [r7, #20]
	__asm volatile
 800b154:	697b      	ldr	r3, [r7, #20]
 800b156:	f383 8811 	msr	BASEPRI, r3
}
 800b15a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b15c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b15e:	4618      	mov	r0, r3
 800b160:	3740      	adds	r7, #64	; 0x40
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}
	...

0800b168 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b168:	b580      	push	{r7, lr}
 800b16a:	b08c      	sub	sp, #48	; 0x30
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	60f8      	str	r0, [r7, #12]
 800b170:	60b9      	str	r1, [r7, #8]
 800b172:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b174:	2300      	movs	r3, #0
 800b176:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b17c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d10a      	bne.n	800b198 <xQueueReceive+0x30>
	__asm volatile
 800b182:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b186:	f383 8811 	msr	BASEPRI, r3
 800b18a:	f3bf 8f6f 	isb	sy
 800b18e:	f3bf 8f4f 	dsb	sy
 800b192:	623b      	str	r3, [r7, #32]
}
 800b194:	bf00      	nop
 800b196:	e7fe      	b.n	800b196 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b198:	68bb      	ldr	r3, [r7, #8]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d103      	bne.n	800b1a6 <xQueueReceive+0x3e>
 800b19e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d101      	bne.n	800b1aa <xQueueReceive+0x42>
 800b1a6:	2301      	movs	r3, #1
 800b1a8:	e000      	b.n	800b1ac <xQueueReceive+0x44>
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d10a      	bne.n	800b1c6 <xQueueReceive+0x5e>
	__asm volatile
 800b1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1b4:	f383 8811 	msr	BASEPRI, r3
 800b1b8:	f3bf 8f6f 	isb	sy
 800b1bc:	f3bf 8f4f 	dsb	sy
 800b1c0:	61fb      	str	r3, [r7, #28]
}
 800b1c2:	bf00      	nop
 800b1c4:	e7fe      	b.n	800b1c4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b1c6:	f001 f8cd 	bl	800c364 <xTaskGetSchedulerState>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d102      	bne.n	800b1d6 <xQueueReceive+0x6e>
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d101      	bne.n	800b1da <xQueueReceive+0x72>
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	e000      	b.n	800b1dc <xQueueReceive+0x74>
 800b1da:	2300      	movs	r3, #0
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d10a      	bne.n	800b1f6 <xQueueReceive+0x8e>
	__asm volatile
 800b1e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1e4:	f383 8811 	msr	BASEPRI, r3
 800b1e8:	f3bf 8f6f 	isb	sy
 800b1ec:	f3bf 8f4f 	dsb	sy
 800b1f0:	61bb      	str	r3, [r7, #24]
}
 800b1f2:	bf00      	nop
 800b1f4:	e7fe      	b.n	800b1f4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b1f6:	f001 fe0d 	bl	800ce14 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b1fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1fe:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b202:	2b00      	cmp	r3, #0
 800b204:	d014      	beq.n	800b230 <xQueueReceive+0xc8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b206:	68b9      	ldr	r1, [r7, #8]
 800b208:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b20a:	f000 f9a7 	bl	800b55c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b20e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b210:	1e5a      	subs	r2, r3, #1
 800b212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b214:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b218:	691b      	ldr	r3, [r3, #16]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d004      	beq.n	800b228 <xQueueReceive+0xc0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b21e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b220:	3310      	adds	r3, #16
 800b222:	4618      	mov	r0, r3
 800b224:	f000 fee2 	bl	800bfec <xTaskRemoveFromEventList>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b228:	f001 fe24 	bl	800ce74 <vPortExitCritical>
				return pdPASS;
 800b22c:	2301      	movs	r3, #1
 800b22e:	e069      	b.n	800b304 <xQueueReceive+0x19c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d103      	bne.n	800b23e <xQueueReceive+0xd6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b236:	f001 fe1d 	bl	800ce74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b23a:	2300      	movs	r3, #0
 800b23c:	e062      	b.n	800b304 <xQueueReceive+0x19c>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b23e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b240:	2b00      	cmp	r3, #0
 800b242:	d106      	bne.n	800b252 <xQueueReceive+0xea>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b244:	f107 0310 	add.w	r3, r7, #16
 800b248:	4618      	mov	r0, r3
 800b24a:	f000 ff33 	bl	800c0b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b24e:	2301      	movs	r3, #1
 800b250:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b252:	f001 fe0f 	bl	800ce74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b256:	f000 fcd1 	bl	800bbfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b25a:	f001 fddb 	bl	800ce14 <vPortEnterCritical>
 800b25e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b260:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b264:	b25b      	sxtb	r3, r3
 800b266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b26a:	d103      	bne.n	800b274 <xQueueReceive+0x10c>
 800b26c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b26e:	2200      	movs	r2, #0
 800b270:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b276:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b27a:	b25b      	sxtb	r3, r3
 800b27c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b280:	d103      	bne.n	800b28a <xQueueReceive+0x122>
 800b282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b284:	2200      	movs	r2, #0
 800b286:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b28a:	f001 fdf3 	bl	800ce74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b28e:	1d3a      	adds	r2, r7, #4
 800b290:	f107 0310 	add.w	r3, r7, #16
 800b294:	4611      	mov	r1, r2
 800b296:	4618      	mov	r0, r3
 800b298:	f000 ff22 	bl	800c0e0 <xTaskCheckForTimeOut>
 800b29c:	4603      	mov	r3, r0
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d123      	bne.n	800b2ea <xQueueReceive+0x182>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b2a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2a4:	f000 f9d2 	bl	800b64c <prvIsQueueEmpty>
 800b2a8:	4603      	mov	r3, r0
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d017      	beq.n	800b2de <xQueueReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b2ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2b0:	3324      	adds	r3, #36	; 0x24
 800b2b2:	687a      	ldr	r2, [r7, #4]
 800b2b4:	4611      	mov	r1, r2
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	f000 fe48 	bl	800bf4c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b2bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2be:	f000 f973 	bl	800b5a8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b2c2:	f000 fca9 	bl	800bc18 <xTaskResumeAll>
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d194      	bne.n	800b1f6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b2cc:	4b0f      	ldr	r3, [pc, #60]	; (800b30c <xQueueReceive+0x1a4>)
 800b2ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2d2:	601a      	str	r2, [r3, #0]
 800b2d4:	f3bf 8f4f 	dsb	sy
 800b2d8:	f3bf 8f6f 	isb	sy
 800b2dc:	e78b      	b.n	800b1f6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b2de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2e0:	f000 f962 	bl	800b5a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b2e4:	f000 fc98 	bl	800bc18 <xTaskResumeAll>
 800b2e8:	e785      	b.n	800b1f6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b2ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2ec:	f000 f95c 	bl	800b5a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b2f0:	f000 fc92 	bl	800bc18 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b2f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2f6:	f000 f9a9 	bl	800b64c <prvIsQueueEmpty>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	f43f af7a 	beq.w	800b1f6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b302:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b304:	4618      	mov	r0, r3
 800b306:	3730      	adds	r7, #48	; 0x30
 800b308:	46bd      	mov	sp, r7
 800b30a:	bd80      	pop	{r7, pc}
 800b30c:	e000ed04 	.word	0xe000ed04

0800b310 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b08e      	sub	sp, #56	; 0x38
 800b314:	af00      	add	r7, sp, #0
 800b316:	60f8      	str	r0, [r7, #12]
 800b318:	60b9      	str	r1, [r7, #8]
 800b31a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b322:	2b00      	cmp	r3, #0
 800b324:	d10a      	bne.n	800b33c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800b326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b32a:	f383 8811 	msr	BASEPRI, r3
 800b32e:	f3bf 8f6f 	isb	sy
 800b332:	f3bf 8f4f 	dsb	sy
 800b336:	623b      	str	r3, [r7, #32]
}
 800b338:	bf00      	nop
 800b33a:	e7fe      	b.n	800b33a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b33c:	68bb      	ldr	r3, [r7, #8]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d103      	bne.n	800b34a <xQueueReceiveFromISR+0x3a>
 800b342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b346:	2b00      	cmp	r3, #0
 800b348:	d101      	bne.n	800b34e <xQueueReceiveFromISR+0x3e>
 800b34a:	2301      	movs	r3, #1
 800b34c:	e000      	b.n	800b350 <xQueueReceiveFromISR+0x40>
 800b34e:	2300      	movs	r3, #0
 800b350:	2b00      	cmp	r3, #0
 800b352:	d10a      	bne.n	800b36a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800b354:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b358:	f383 8811 	msr	BASEPRI, r3
 800b35c:	f3bf 8f6f 	isb	sy
 800b360:	f3bf 8f4f 	dsb	sy
 800b364:	61fb      	str	r3, [r7, #28]
}
 800b366:	bf00      	nop
 800b368:	e7fe      	b.n	800b368 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b36a:	f001 fe35 	bl	800cfd8 <vPortValidateInterruptPriority>
	__asm volatile
 800b36e:	f3ef 8211 	mrs	r2, BASEPRI
 800b372:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b376:	f383 8811 	msr	BASEPRI, r3
 800b37a:	f3bf 8f6f 	isb	sy
 800b37e:	f3bf 8f4f 	dsb	sy
 800b382:	61ba      	str	r2, [r7, #24]
 800b384:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b386:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b388:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b38a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b38c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b38e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b392:	2b00      	cmp	r3, #0
 800b394:	d02f      	beq.n	800b3f6 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b398:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b39c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b3a0:	68b9      	ldr	r1, [r7, #8]
 800b3a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b3a4:	f000 f8da 	bl	800b55c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b3a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3aa:	1e5a      	subs	r2, r3, #1
 800b3ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3ae:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b3b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b3b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3b8:	d112      	bne.n	800b3e0 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b3ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3bc:	691b      	ldr	r3, [r3, #16]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d016      	beq.n	800b3f0 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b3c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3c4:	3310      	adds	r3, #16
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	f000 fe10 	bl	800bfec <xTaskRemoveFromEventList>
 800b3cc:	4603      	mov	r3, r0
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d00e      	beq.n	800b3f0 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d00b      	beq.n	800b3f0 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	2201      	movs	r2, #1
 800b3dc:	601a      	str	r2, [r3, #0]
 800b3de:	e007      	b.n	800b3f0 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b3e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b3e4:	3301      	adds	r3, #1
 800b3e6:	b2db      	uxtb	r3, r3
 800b3e8:	b25a      	sxtb	r2, r3
 800b3ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	637b      	str	r3, [r7, #52]	; 0x34
 800b3f4:	e001      	b.n	800b3fa <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	637b      	str	r3, [r7, #52]	; 0x34
 800b3fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3fc:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b3fe:	693b      	ldr	r3, [r7, #16]
 800b400:	f383 8811 	msr	BASEPRI, r3
}
 800b404:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b408:	4618      	mov	r0, r3
 800b40a:	3738      	adds	r7, #56	; 0x38
 800b40c:	46bd      	mov	sp, r7
 800b40e:	bd80      	pop	{r7, pc}

0800b410 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800b410:	b580      	push	{r7, lr}
 800b412:	b084      	sub	sp, #16
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d10a      	bne.n	800b434 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 800b41e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b422:	f383 8811 	msr	BASEPRI, r3
 800b426:	f3bf 8f6f 	isb	sy
 800b42a:	f3bf 8f4f 	dsb	sy
 800b42e:	60bb      	str	r3, [r7, #8]
}
 800b430:	bf00      	nop
 800b432:	e7fe      	b.n	800b432 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800b434:	f001 fcee 	bl	800ce14 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b43c:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800b43e:	f001 fd19 	bl	800ce74 <vPortExitCritical>

	return uxReturn;
 800b442:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800b444:	4618      	mov	r0, r3
 800b446:	3710      	adds	r7, #16
 800b448:	46bd      	mov	sp, r7
 800b44a:	bd80      	pop	{r7, pc}

0800b44c <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800b44c:	b480      	push	{r7}
 800b44e:	b087      	sub	sp, #28
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800b458:	697b      	ldr	r3, [r7, #20]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d10a      	bne.n	800b474 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 800b45e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b462:	f383 8811 	msr	BASEPRI, r3
 800b466:	f3bf 8f6f 	isb	sy
 800b46a:	f3bf 8f4f 	dsb	sy
 800b46e:	60fb      	str	r3, [r7, #12]
}
 800b470:	bf00      	nop
 800b472:	e7fe      	b.n	800b472 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 800b474:	697b      	ldr	r3, [r7, #20]
 800b476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b478:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800b47a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800b47c:	4618      	mov	r0, r3
 800b47e:	371c      	adds	r7, #28
 800b480:	46bd      	mov	sp, r7
 800b482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b486:	4770      	bx	lr

0800b488 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b086      	sub	sp, #24
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	60f8      	str	r0, [r7, #12]
 800b490:	60b9      	str	r1, [r7, #8]
 800b492:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b494:	2300      	movs	r3, #0
 800b496:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b49c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d10d      	bne.n	800b4c2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d14d      	bne.n	800b54a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	689b      	ldr	r3, [r3, #8]
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	f000 ff74 	bl	800c3a0 <xTaskPriorityDisinherit>
 800b4b8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	2200      	movs	r2, #0
 800b4be:	609a      	str	r2, [r3, #8]
 800b4c0:	e043      	b.n	800b54a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d119      	bne.n	800b4fc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	6858      	ldr	r0, [r3, #4]
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4d0:	461a      	mov	r2, r3
 800b4d2:	68b9      	ldr	r1, [r7, #8]
 800b4d4:	f003 face 	bl	800ea74 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	685a      	ldr	r2, [r3, #4]
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4e0:	441a      	add	r2, r3
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	685a      	ldr	r2, [r3, #4]
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	689b      	ldr	r3, [r3, #8]
 800b4ee:	429a      	cmp	r2, r3
 800b4f0:	d32b      	bcc.n	800b54a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	681a      	ldr	r2, [r3, #0]
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	605a      	str	r2, [r3, #4]
 800b4fa:	e026      	b.n	800b54a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	68d8      	ldr	r0, [r3, #12]
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b504:	461a      	mov	r2, r3
 800b506:	68b9      	ldr	r1, [r7, #8]
 800b508:	f003 fab4 	bl	800ea74 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	68da      	ldr	r2, [r3, #12]
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b514:	425b      	negs	r3, r3
 800b516:	441a      	add	r2, r3
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	68da      	ldr	r2, [r3, #12]
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	429a      	cmp	r2, r3
 800b526:	d207      	bcs.n	800b538 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	689a      	ldr	r2, [r3, #8]
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b530:	425b      	negs	r3, r3
 800b532:	441a      	add	r2, r3
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	2b02      	cmp	r3, #2
 800b53c:	d105      	bne.n	800b54a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b53e:	693b      	ldr	r3, [r7, #16]
 800b540:	2b00      	cmp	r3, #0
 800b542:	d002      	beq.n	800b54a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b544:	693b      	ldr	r3, [r7, #16]
 800b546:	3b01      	subs	r3, #1
 800b548:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b54a:	693b      	ldr	r3, [r7, #16]
 800b54c:	1c5a      	adds	r2, r3, #1
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b552:	697b      	ldr	r3, [r7, #20]
}
 800b554:	4618      	mov	r0, r3
 800b556:	3718      	adds	r7, #24
 800b558:	46bd      	mov	sp, r7
 800b55a:	bd80      	pop	{r7, pc}

0800b55c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b082      	sub	sp, #8
 800b560:	af00      	add	r7, sp, #0
 800b562:	6078      	str	r0, [r7, #4]
 800b564:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d018      	beq.n	800b5a0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	68da      	ldr	r2, [r3, #12]
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b576:	441a      	add	r2, r3
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	68da      	ldr	r2, [r3, #12]
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	689b      	ldr	r3, [r3, #8]
 800b584:	429a      	cmp	r2, r3
 800b586:	d303      	bcc.n	800b590 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681a      	ldr	r2, [r3, #0]
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	68d9      	ldr	r1, [r3, #12]
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b598:	461a      	mov	r2, r3
 800b59a:	6838      	ldr	r0, [r7, #0]
 800b59c:	f003 fa6a 	bl	800ea74 <memcpy>
	}
}
 800b5a0:	bf00      	nop
 800b5a2:	3708      	adds	r7, #8
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	bd80      	pop	{r7, pc}

0800b5a8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b084      	sub	sp, #16
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b5b0:	f001 fc30 	bl	800ce14 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b5ba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b5bc:	e011      	b.n	800b5e2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d012      	beq.n	800b5ec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	3324      	adds	r3, #36	; 0x24
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	f000 fd0e 	bl	800bfec <xTaskRemoveFromEventList>
 800b5d0:	4603      	mov	r3, r0
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d001      	beq.n	800b5da <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b5d6:	f000 fde5 	bl	800c1a4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b5da:	7bfb      	ldrb	r3, [r7, #15]
 800b5dc:	3b01      	subs	r3, #1
 800b5de:	b2db      	uxtb	r3, r3
 800b5e0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b5e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	dce9      	bgt.n	800b5be <prvUnlockQueue+0x16>
 800b5ea:	e000      	b.n	800b5ee <prvUnlockQueue+0x46>
					break;
 800b5ec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	22ff      	movs	r2, #255	; 0xff
 800b5f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b5f6:	f001 fc3d 	bl	800ce74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b5fa:	f001 fc0b 	bl	800ce14 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b604:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b606:	e011      	b.n	800b62c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	691b      	ldr	r3, [r3, #16]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d012      	beq.n	800b636 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	3310      	adds	r3, #16
 800b614:	4618      	mov	r0, r3
 800b616:	f000 fce9 	bl	800bfec <xTaskRemoveFromEventList>
 800b61a:	4603      	mov	r3, r0
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d001      	beq.n	800b624 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b620:	f000 fdc0 	bl	800c1a4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b624:	7bbb      	ldrb	r3, [r7, #14]
 800b626:	3b01      	subs	r3, #1
 800b628:	b2db      	uxtb	r3, r3
 800b62a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b62c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b630:	2b00      	cmp	r3, #0
 800b632:	dce9      	bgt.n	800b608 <prvUnlockQueue+0x60>
 800b634:	e000      	b.n	800b638 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b636:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	22ff      	movs	r2, #255	; 0xff
 800b63c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b640:	f001 fc18 	bl	800ce74 <vPortExitCritical>
}
 800b644:	bf00      	nop
 800b646:	3710      	adds	r7, #16
 800b648:	46bd      	mov	sp, r7
 800b64a:	bd80      	pop	{r7, pc}

0800b64c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b64c:	b580      	push	{r7, lr}
 800b64e:	b084      	sub	sp, #16
 800b650:	af00      	add	r7, sp, #0
 800b652:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b654:	f001 fbde 	bl	800ce14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d102      	bne.n	800b666 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b660:	2301      	movs	r3, #1
 800b662:	60fb      	str	r3, [r7, #12]
 800b664:	e001      	b.n	800b66a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b666:	2300      	movs	r3, #0
 800b668:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b66a:	f001 fc03 	bl	800ce74 <vPortExitCritical>

	return xReturn;
 800b66e:	68fb      	ldr	r3, [r7, #12]
}
 800b670:	4618      	mov	r0, r3
 800b672:	3710      	adds	r7, #16
 800b674:	46bd      	mov	sp, r7
 800b676:	bd80      	pop	{r7, pc}

0800b678 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b084      	sub	sp, #16
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b680:	f001 fbc8 	bl	800ce14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b68c:	429a      	cmp	r2, r3
 800b68e:	d102      	bne.n	800b696 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b690:	2301      	movs	r3, #1
 800b692:	60fb      	str	r3, [r7, #12]
 800b694:	e001      	b.n	800b69a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b696:	2300      	movs	r3, #0
 800b698:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b69a:	f001 fbeb 	bl	800ce74 <vPortExitCritical>

	return xReturn;
 800b69e:	68fb      	ldr	r3, [r7, #12]
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	3710      	adds	r7, #16
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}

0800b6a8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b085      	sub	sp, #20
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
 800b6b0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	60fb      	str	r3, [r7, #12]
 800b6b6:	e014      	b.n	800b6e2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b6b8:	4a0f      	ldr	r2, [pc, #60]	; (800b6f8 <vQueueAddToRegistry+0x50>)
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d10b      	bne.n	800b6dc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b6c4:	490c      	ldr	r1, [pc, #48]	; (800b6f8 <vQueueAddToRegistry+0x50>)
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	683a      	ldr	r2, [r7, #0]
 800b6ca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b6ce:	4a0a      	ldr	r2, [pc, #40]	; (800b6f8 <vQueueAddToRegistry+0x50>)
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	00db      	lsls	r3, r3, #3
 800b6d4:	4413      	add	r3, r2
 800b6d6:	687a      	ldr	r2, [r7, #4]
 800b6d8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b6da:	e006      	b.n	800b6ea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	3301      	adds	r3, #1
 800b6e0:	60fb      	str	r3, [r7, #12]
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	2b07      	cmp	r3, #7
 800b6e6:	d9e7      	bls.n	800b6b8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b6e8:	bf00      	nop
 800b6ea:	bf00      	nop
 800b6ec:	3714      	adds	r7, #20
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f4:	4770      	bx	lr
 800b6f6:	bf00      	nop
 800b6f8:	20001818 	.word	0x20001818

0800b6fc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b086      	sub	sp, #24
 800b700:	af00      	add	r7, sp, #0
 800b702:	60f8      	str	r0, [r7, #12]
 800b704:	60b9      	str	r1, [r7, #8]
 800b706:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b70c:	f001 fb82 	bl	800ce14 <vPortEnterCritical>
 800b710:	697b      	ldr	r3, [r7, #20]
 800b712:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b716:	b25b      	sxtb	r3, r3
 800b718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b71c:	d103      	bne.n	800b726 <vQueueWaitForMessageRestricted+0x2a>
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	2200      	movs	r2, #0
 800b722:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b726:	697b      	ldr	r3, [r7, #20]
 800b728:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b72c:	b25b      	sxtb	r3, r3
 800b72e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b732:	d103      	bne.n	800b73c <vQueueWaitForMessageRestricted+0x40>
 800b734:	697b      	ldr	r3, [r7, #20]
 800b736:	2200      	movs	r2, #0
 800b738:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b73c:	f001 fb9a 	bl	800ce74 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b740:	697b      	ldr	r3, [r7, #20]
 800b742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b744:	2b00      	cmp	r3, #0
 800b746:	d106      	bne.n	800b756 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b748:	697b      	ldr	r3, [r7, #20]
 800b74a:	3324      	adds	r3, #36	; 0x24
 800b74c:	687a      	ldr	r2, [r7, #4]
 800b74e:	68b9      	ldr	r1, [r7, #8]
 800b750:	4618      	mov	r0, r3
 800b752:	f000 fc1f 	bl	800bf94 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b756:	6978      	ldr	r0, [r7, #20]
 800b758:	f7ff ff26 	bl	800b5a8 <prvUnlockQueue>
	}
 800b75c:	bf00      	nop
 800b75e:	3718      	adds	r7, #24
 800b760:	46bd      	mov	sp, r7
 800b762:	bd80      	pop	{r7, pc}

0800b764 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b764:	b580      	push	{r7, lr}
 800b766:	b08e      	sub	sp, #56	; 0x38
 800b768:	af04      	add	r7, sp, #16
 800b76a:	60f8      	str	r0, [r7, #12]
 800b76c:	60b9      	str	r1, [r7, #8]
 800b76e:	607a      	str	r2, [r7, #4]
 800b770:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b774:	2b00      	cmp	r3, #0
 800b776:	d10a      	bne.n	800b78e <xTaskCreateStatic+0x2a>
	__asm volatile
 800b778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b77c:	f383 8811 	msr	BASEPRI, r3
 800b780:	f3bf 8f6f 	isb	sy
 800b784:	f3bf 8f4f 	dsb	sy
 800b788:	623b      	str	r3, [r7, #32]
}
 800b78a:	bf00      	nop
 800b78c:	e7fe      	b.n	800b78c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b78e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b790:	2b00      	cmp	r3, #0
 800b792:	d10a      	bne.n	800b7aa <xTaskCreateStatic+0x46>
	__asm volatile
 800b794:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b798:	f383 8811 	msr	BASEPRI, r3
 800b79c:	f3bf 8f6f 	isb	sy
 800b7a0:	f3bf 8f4f 	dsb	sy
 800b7a4:	61fb      	str	r3, [r7, #28]
}
 800b7a6:	bf00      	nop
 800b7a8:	e7fe      	b.n	800b7a8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b7aa:	23bc      	movs	r3, #188	; 0xbc
 800b7ac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b7ae:	693b      	ldr	r3, [r7, #16]
 800b7b0:	2bbc      	cmp	r3, #188	; 0xbc
 800b7b2:	d00a      	beq.n	800b7ca <xTaskCreateStatic+0x66>
	__asm volatile
 800b7b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7b8:	f383 8811 	msr	BASEPRI, r3
 800b7bc:	f3bf 8f6f 	isb	sy
 800b7c0:	f3bf 8f4f 	dsb	sy
 800b7c4:	61bb      	str	r3, [r7, #24]
}
 800b7c6:	bf00      	nop
 800b7c8:	e7fe      	b.n	800b7c8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b7ca:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b7cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d01e      	beq.n	800b810 <xTaskCreateStatic+0xac>
 800b7d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d01b      	beq.n	800b810 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b7d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7da:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b7dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b7e0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b7e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7e4:	2202      	movs	r2, #2
 800b7e6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	9303      	str	r3, [sp, #12]
 800b7ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7f0:	9302      	str	r3, [sp, #8]
 800b7f2:	f107 0314 	add.w	r3, r7, #20
 800b7f6:	9301      	str	r3, [sp, #4]
 800b7f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7fa:	9300      	str	r3, [sp, #0]
 800b7fc:	683b      	ldr	r3, [r7, #0]
 800b7fe:	687a      	ldr	r2, [r7, #4]
 800b800:	68b9      	ldr	r1, [r7, #8]
 800b802:	68f8      	ldr	r0, [r7, #12]
 800b804:	f000 f850 	bl	800b8a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b808:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b80a:	f000 f8f3 	bl	800b9f4 <prvAddNewTaskToReadyList>
 800b80e:	e001      	b.n	800b814 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b810:	2300      	movs	r3, #0
 800b812:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b814:	697b      	ldr	r3, [r7, #20]
	}
 800b816:	4618      	mov	r0, r3
 800b818:	3728      	adds	r7, #40	; 0x28
 800b81a:	46bd      	mov	sp, r7
 800b81c:	bd80      	pop	{r7, pc}

0800b81e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b81e:	b580      	push	{r7, lr}
 800b820:	b08c      	sub	sp, #48	; 0x30
 800b822:	af04      	add	r7, sp, #16
 800b824:	60f8      	str	r0, [r7, #12]
 800b826:	60b9      	str	r1, [r7, #8]
 800b828:	603b      	str	r3, [r7, #0]
 800b82a:	4613      	mov	r3, r2
 800b82c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b82e:	88fb      	ldrh	r3, [r7, #6]
 800b830:	009b      	lsls	r3, r3, #2
 800b832:	4618      	mov	r0, r3
 800b834:	f001 fc10 	bl	800d058 <pvPortMalloc>
 800b838:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b83a:	697b      	ldr	r3, [r7, #20]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d00e      	beq.n	800b85e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b840:	20bc      	movs	r0, #188	; 0xbc
 800b842:	f001 fc09 	bl	800d058 <pvPortMalloc>
 800b846:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b848:	69fb      	ldr	r3, [r7, #28]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d003      	beq.n	800b856 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b84e:	69fb      	ldr	r3, [r7, #28]
 800b850:	697a      	ldr	r2, [r7, #20]
 800b852:	631a      	str	r2, [r3, #48]	; 0x30
 800b854:	e005      	b.n	800b862 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b856:	6978      	ldr	r0, [r7, #20]
 800b858:	f001 fcca 	bl	800d1f0 <vPortFree>
 800b85c:	e001      	b.n	800b862 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b85e:	2300      	movs	r3, #0
 800b860:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b862:	69fb      	ldr	r3, [r7, #28]
 800b864:	2b00      	cmp	r3, #0
 800b866:	d017      	beq.n	800b898 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b868:	69fb      	ldr	r3, [r7, #28]
 800b86a:	2200      	movs	r2, #0
 800b86c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b870:	88fa      	ldrh	r2, [r7, #6]
 800b872:	2300      	movs	r3, #0
 800b874:	9303      	str	r3, [sp, #12]
 800b876:	69fb      	ldr	r3, [r7, #28]
 800b878:	9302      	str	r3, [sp, #8]
 800b87a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b87c:	9301      	str	r3, [sp, #4]
 800b87e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b880:	9300      	str	r3, [sp, #0]
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	68b9      	ldr	r1, [r7, #8]
 800b886:	68f8      	ldr	r0, [r7, #12]
 800b888:	f000 f80e 	bl	800b8a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b88c:	69f8      	ldr	r0, [r7, #28]
 800b88e:	f000 f8b1 	bl	800b9f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b892:	2301      	movs	r3, #1
 800b894:	61bb      	str	r3, [r7, #24]
 800b896:	e002      	b.n	800b89e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b898:	f04f 33ff 	mov.w	r3, #4294967295
 800b89c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b89e:	69bb      	ldr	r3, [r7, #24]
	}
 800b8a0:	4618      	mov	r0, r3
 800b8a2:	3720      	adds	r7, #32
 800b8a4:	46bd      	mov	sp, r7
 800b8a6:	bd80      	pop	{r7, pc}

0800b8a8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b088      	sub	sp, #32
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	60f8      	str	r0, [r7, #12]
 800b8b0:	60b9      	str	r1, [r7, #8]
 800b8b2:	607a      	str	r2, [r7, #4]
 800b8b4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b8b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8b8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	009b      	lsls	r3, r3, #2
 800b8be:	461a      	mov	r2, r3
 800b8c0:	21a5      	movs	r1, #165	; 0xa5
 800b8c2:	f003 f8e5 	bl	800ea90 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b8c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b8d0:	3b01      	subs	r3, #1
 800b8d2:	009b      	lsls	r3, r3, #2
 800b8d4:	4413      	add	r3, r2
 800b8d6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b8d8:	69bb      	ldr	r3, [r7, #24]
 800b8da:	f023 0307 	bic.w	r3, r3, #7
 800b8de:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b8e0:	69bb      	ldr	r3, [r7, #24]
 800b8e2:	f003 0307 	and.w	r3, r3, #7
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d00a      	beq.n	800b900 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b8ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ee:	f383 8811 	msr	BASEPRI, r3
 800b8f2:	f3bf 8f6f 	isb	sy
 800b8f6:	f3bf 8f4f 	dsb	sy
 800b8fa:	617b      	str	r3, [r7, #20]
}
 800b8fc:	bf00      	nop
 800b8fe:	e7fe      	b.n	800b8fe <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b900:	68bb      	ldr	r3, [r7, #8]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d01f      	beq.n	800b946 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b906:	2300      	movs	r3, #0
 800b908:	61fb      	str	r3, [r7, #28]
 800b90a:	e012      	b.n	800b932 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b90c:	68ba      	ldr	r2, [r7, #8]
 800b90e:	69fb      	ldr	r3, [r7, #28]
 800b910:	4413      	add	r3, r2
 800b912:	7819      	ldrb	r1, [r3, #0]
 800b914:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b916:	69fb      	ldr	r3, [r7, #28]
 800b918:	4413      	add	r3, r2
 800b91a:	3334      	adds	r3, #52	; 0x34
 800b91c:	460a      	mov	r2, r1
 800b91e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b920:	68ba      	ldr	r2, [r7, #8]
 800b922:	69fb      	ldr	r3, [r7, #28]
 800b924:	4413      	add	r3, r2
 800b926:	781b      	ldrb	r3, [r3, #0]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d006      	beq.n	800b93a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b92c:	69fb      	ldr	r3, [r7, #28]
 800b92e:	3301      	adds	r3, #1
 800b930:	61fb      	str	r3, [r7, #28]
 800b932:	69fb      	ldr	r3, [r7, #28]
 800b934:	2b0f      	cmp	r3, #15
 800b936:	d9e9      	bls.n	800b90c <prvInitialiseNewTask+0x64>
 800b938:	e000      	b.n	800b93c <prvInitialiseNewTask+0x94>
			{
				break;
 800b93a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b93c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b93e:	2200      	movs	r2, #0
 800b940:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b944:	e003      	b.n	800b94e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b948:	2200      	movs	r2, #0
 800b94a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b94e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b950:	2b37      	cmp	r3, #55	; 0x37
 800b952:	d901      	bls.n	800b958 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b954:	2337      	movs	r3, #55	; 0x37
 800b956:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b95a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b95c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b95e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b960:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b962:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b966:	2200      	movs	r2, #0
 800b968:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b96a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b96c:	3304      	adds	r3, #4
 800b96e:	4618      	mov	r0, r3
 800b970:	f7ff f8b4 	bl	800aadc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b976:	3318      	adds	r3, #24
 800b978:	4618      	mov	r0, r3
 800b97a:	f7ff f8af 	bl	800aadc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b97e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b980:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b982:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b986:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b98a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b98c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b98e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b990:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b992:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b996:	2200      	movs	r2, #0
 800b998:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b99c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b99e:	2200      	movs	r2, #0
 800b9a0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b9a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9a6:	3354      	adds	r3, #84	; 0x54
 800b9a8:	2260      	movs	r2, #96	; 0x60
 800b9aa:	2100      	movs	r1, #0
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	f003 f86f 	bl	800ea90 <memset>
 800b9b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9b4:	4a0c      	ldr	r2, [pc, #48]	; (800b9e8 <prvInitialiseNewTask+0x140>)
 800b9b6:	659a      	str	r2, [r3, #88]	; 0x58
 800b9b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9ba:	4a0c      	ldr	r2, [pc, #48]	; (800b9ec <prvInitialiseNewTask+0x144>)
 800b9bc:	65da      	str	r2, [r3, #92]	; 0x5c
 800b9be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9c0:	4a0b      	ldr	r2, [pc, #44]	; (800b9f0 <prvInitialiseNewTask+0x148>)
 800b9c2:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b9c4:	683a      	ldr	r2, [r7, #0]
 800b9c6:	68f9      	ldr	r1, [r7, #12]
 800b9c8:	69b8      	ldr	r0, [r7, #24]
 800b9ca:	f001 f8f9 	bl	800cbc0 <pxPortInitialiseStack>
 800b9ce:	4602      	mov	r2, r0
 800b9d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9d2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b9d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d002      	beq.n	800b9e0 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b9da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b9de:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b9e0:	bf00      	nop
 800b9e2:	3720      	adds	r7, #32
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	bd80      	pop	{r7, pc}
 800b9e8:	080127a0 	.word	0x080127a0
 800b9ec:	080127c0 	.word	0x080127c0
 800b9f0:	08012780 	.word	0x08012780

0800b9f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b082      	sub	sp, #8
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b9fc:	f001 fa0a 	bl	800ce14 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ba00:	4b26      	ldr	r3, [pc, #152]	; (800ba9c <prvAddNewTaskToReadyList+0xa8>)
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	3301      	adds	r3, #1
 800ba06:	4a25      	ldr	r2, [pc, #148]	; (800ba9c <prvAddNewTaskToReadyList+0xa8>)
 800ba08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ba0a:	4b25      	ldr	r3, [pc, #148]	; (800baa0 <prvAddNewTaskToReadyList+0xac>)
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d109      	bne.n	800ba26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ba12:	4a23      	ldr	r2, [pc, #140]	; (800baa0 <prvAddNewTaskToReadyList+0xac>)
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ba18:	4b20      	ldr	r3, [pc, #128]	; (800ba9c <prvAddNewTaskToReadyList+0xa8>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	2b01      	cmp	r3, #1
 800ba1e:	d110      	bne.n	800ba42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ba20:	f000 fbde 	bl	800c1e0 <prvInitialiseTaskLists>
 800ba24:	e00d      	b.n	800ba42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ba26:	4b1f      	ldr	r3, [pc, #124]	; (800baa4 <prvAddNewTaskToReadyList+0xb0>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d109      	bne.n	800ba42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ba2e:	4b1c      	ldr	r3, [pc, #112]	; (800baa0 <prvAddNewTaskToReadyList+0xac>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba38:	429a      	cmp	r2, r3
 800ba3a:	d802      	bhi.n	800ba42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ba3c:	4a18      	ldr	r2, [pc, #96]	; (800baa0 <prvAddNewTaskToReadyList+0xac>)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ba42:	4b19      	ldr	r3, [pc, #100]	; (800baa8 <prvAddNewTaskToReadyList+0xb4>)
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	3301      	adds	r3, #1
 800ba48:	4a17      	ldr	r2, [pc, #92]	; (800baa8 <prvAddNewTaskToReadyList+0xb4>)
 800ba4a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ba4c:	4b16      	ldr	r3, [pc, #88]	; (800baa8 <prvAddNewTaskToReadyList+0xb4>)
 800ba4e:	681a      	ldr	r2, [r3, #0]
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba58:	4b14      	ldr	r3, [pc, #80]	; (800baac <prvAddNewTaskToReadyList+0xb8>)
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	429a      	cmp	r2, r3
 800ba5e:	d903      	bls.n	800ba68 <prvAddNewTaskToReadyList+0x74>
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba64:	4a11      	ldr	r2, [pc, #68]	; (800baac <prvAddNewTaskToReadyList+0xb8>)
 800ba66:	6013      	str	r3, [r2, #0]
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba6c:	4613      	mov	r3, r2
 800ba6e:	009b      	lsls	r3, r3, #2
 800ba70:	4413      	add	r3, r2
 800ba72:	009b      	lsls	r3, r3, #2
 800ba74:	4a0e      	ldr	r2, [pc, #56]	; (800bab0 <prvAddNewTaskToReadyList+0xbc>)
 800ba76:	441a      	add	r2, r3
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	3304      	adds	r3, #4
 800ba7c:	4619      	mov	r1, r3
 800ba7e:	4610      	mov	r0, r2
 800ba80:	f7ff f839 	bl	800aaf6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ba84:	f001 f9f6 	bl	800ce74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ba88:	4b06      	ldr	r3, [pc, #24]	; (800baa4 <prvAddNewTaskToReadyList+0xb0>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d001      	beq.n	800ba94 <prvAddNewTaskToReadyList+0xa0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ba90:	4b03      	ldr	r3, [pc, #12]	; (800baa0 <prvAddNewTaskToReadyList+0xac>)
 800ba92:	681b      	ldr	r3, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ba94:	bf00      	nop
 800ba96:	3708      	adds	r7, #8
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	bd80      	pop	{r7, pc}
 800ba9c:	20001d2c 	.word	0x20001d2c
 800baa0:	20001858 	.word	0x20001858
 800baa4:	20001d38 	.word	0x20001d38
 800baa8:	20001d48 	.word	0x20001d48
 800baac:	20001d34 	.word	0x20001d34
 800bab0:	2000185c 	.word	0x2000185c

0800bab4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b084      	sub	sp, #16
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800babc:	2300      	movs	r3, #0
 800babe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d017      	beq.n	800baf6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bac6:	4b13      	ldr	r3, [pc, #76]	; (800bb14 <vTaskDelay+0x60>)
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d00a      	beq.n	800bae4 <vTaskDelay+0x30>
	__asm volatile
 800bace:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bad2:	f383 8811 	msr	BASEPRI, r3
 800bad6:	f3bf 8f6f 	isb	sy
 800bada:	f3bf 8f4f 	dsb	sy
 800bade:	60bb      	str	r3, [r7, #8]
}
 800bae0:	bf00      	nop
 800bae2:	e7fe      	b.n	800bae2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bae4:	f000 f88a 	bl	800bbfc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bae8:	2100      	movs	r1, #0
 800baea:	6878      	ldr	r0, [r7, #4]
 800baec:	f000 fcc6 	bl	800c47c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800baf0:	f000 f892 	bl	800bc18 <xTaskResumeAll>
 800baf4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d107      	bne.n	800bb0c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800bafc:	4b06      	ldr	r3, [pc, #24]	; (800bb18 <vTaskDelay+0x64>)
 800bafe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb02:	601a      	str	r2, [r3, #0]
 800bb04:	f3bf 8f4f 	dsb	sy
 800bb08:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bb0c:	bf00      	nop
 800bb0e:	3710      	adds	r7, #16
 800bb10:	46bd      	mov	sp, r7
 800bb12:	bd80      	pop	{r7, pc}
 800bb14:	20001d54 	.word	0x20001d54
 800bb18:	e000ed04 	.word	0xe000ed04

0800bb1c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b08a      	sub	sp, #40	; 0x28
 800bb20:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bb22:	2300      	movs	r3, #0
 800bb24:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bb26:	2300      	movs	r3, #0
 800bb28:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bb2a:	463a      	mov	r2, r7
 800bb2c:	1d39      	adds	r1, r7, #4
 800bb2e:	f107 0308 	add.w	r3, r7, #8
 800bb32:	4618      	mov	r0, r3
 800bb34:	f7fe ff7e 	bl	800aa34 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bb38:	6839      	ldr	r1, [r7, #0]
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	68ba      	ldr	r2, [r7, #8]
 800bb3e:	9202      	str	r2, [sp, #8]
 800bb40:	9301      	str	r3, [sp, #4]
 800bb42:	2300      	movs	r3, #0
 800bb44:	9300      	str	r3, [sp, #0]
 800bb46:	2300      	movs	r3, #0
 800bb48:	460a      	mov	r2, r1
 800bb4a:	4924      	ldr	r1, [pc, #144]	; (800bbdc <vTaskStartScheduler+0xc0>)
 800bb4c:	4824      	ldr	r0, [pc, #144]	; (800bbe0 <vTaskStartScheduler+0xc4>)
 800bb4e:	f7ff fe09 	bl	800b764 <xTaskCreateStatic>
 800bb52:	4603      	mov	r3, r0
 800bb54:	4a23      	ldr	r2, [pc, #140]	; (800bbe4 <vTaskStartScheduler+0xc8>)
 800bb56:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bb58:	4b22      	ldr	r3, [pc, #136]	; (800bbe4 <vTaskStartScheduler+0xc8>)
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d002      	beq.n	800bb66 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bb60:	2301      	movs	r3, #1
 800bb62:	617b      	str	r3, [r7, #20]
 800bb64:	e001      	b.n	800bb6a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bb66:	2300      	movs	r3, #0
 800bb68:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800bb6a:	697b      	ldr	r3, [r7, #20]
 800bb6c:	2b01      	cmp	r3, #1
 800bb6e:	d102      	bne.n	800bb76 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800bb70:	f000 fcd8 	bl	800c524 <xTimerCreateTimerTask>
 800bb74:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bb76:	697b      	ldr	r3, [r7, #20]
 800bb78:	2b01      	cmp	r3, #1
 800bb7a:	d11b      	bne.n	800bbb4 <vTaskStartScheduler+0x98>
	__asm volatile
 800bb7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb80:	f383 8811 	msr	BASEPRI, r3
 800bb84:	f3bf 8f6f 	isb	sy
 800bb88:	f3bf 8f4f 	dsb	sy
 800bb8c:	613b      	str	r3, [r7, #16]
}
 800bb8e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bb90:	4b15      	ldr	r3, [pc, #84]	; (800bbe8 <vTaskStartScheduler+0xcc>)
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	3354      	adds	r3, #84	; 0x54
 800bb96:	4a15      	ldr	r2, [pc, #84]	; (800bbec <vTaskStartScheduler+0xd0>)
 800bb98:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bb9a:	4b15      	ldr	r3, [pc, #84]	; (800bbf0 <vTaskStartScheduler+0xd4>)
 800bb9c:	f04f 32ff 	mov.w	r2, #4294967295
 800bba0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bba2:	4b14      	ldr	r3, [pc, #80]	; (800bbf4 <vTaskStartScheduler+0xd8>)
 800bba4:	2201      	movs	r2, #1
 800bba6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bba8:	4b13      	ldr	r3, [pc, #76]	; (800bbf8 <vTaskStartScheduler+0xdc>)
 800bbaa:	2200      	movs	r2, #0
 800bbac:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bbae:	f001 f88f 	bl	800ccd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bbb2:	e00e      	b.n	800bbd2 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bbb4:	697b      	ldr	r3, [r7, #20]
 800bbb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbba:	d10a      	bne.n	800bbd2 <vTaskStartScheduler+0xb6>
	__asm volatile
 800bbbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbc0:	f383 8811 	msr	BASEPRI, r3
 800bbc4:	f3bf 8f6f 	isb	sy
 800bbc8:	f3bf 8f4f 	dsb	sy
 800bbcc:	60fb      	str	r3, [r7, #12]
}
 800bbce:	bf00      	nop
 800bbd0:	e7fe      	b.n	800bbd0 <vTaskStartScheduler+0xb4>
}
 800bbd2:	bf00      	nop
 800bbd4:	3718      	adds	r7, #24
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}
 800bbda:	bf00      	nop
 800bbdc:	08011bd0 	.word	0x08011bd0
 800bbe0:	0800c1bd 	.word	0x0800c1bd
 800bbe4:	20001d50 	.word	0x20001d50
 800bbe8:	20001858 	.word	0x20001858
 800bbec:	2000006c 	.word	0x2000006c
 800bbf0:	20001d4c 	.word	0x20001d4c
 800bbf4:	20001d38 	.word	0x20001d38
 800bbf8:	20001d30 	.word	0x20001d30

0800bbfc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bbfc:	b480      	push	{r7}
 800bbfe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bc00:	4b04      	ldr	r3, [pc, #16]	; (800bc14 <vTaskSuspendAll+0x18>)
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	3301      	adds	r3, #1
 800bc06:	4a03      	ldr	r2, [pc, #12]	; (800bc14 <vTaskSuspendAll+0x18>)
 800bc08:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bc0a:	bf00      	nop
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc12:	4770      	bx	lr
 800bc14:	20001d54 	.word	0x20001d54

0800bc18 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b084      	sub	sp, #16
 800bc1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bc1e:	2300      	movs	r3, #0
 800bc20:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bc22:	2300      	movs	r3, #0
 800bc24:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bc26:	4b3c      	ldr	r3, [pc, #240]	; (800bd18 <xTaskResumeAll+0x100>)
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d10a      	bne.n	800bc44 <xTaskResumeAll+0x2c>
	__asm volatile
 800bc2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc32:	f383 8811 	msr	BASEPRI, r3
 800bc36:	f3bf 8f6f 	isb	sy
 800bc3a:	f3bf 8f4f 	dsb	sy
 800bc3e:	603b      	str	r3, [r7, #0]
}
 800bc40:	bf00      	nop
 800bc42:	e7fe      	b.n	800bc42 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bc44:	f001 f8e6 	bl	800ce14 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bc48:	4b33      	ldr	r3, [pc, #204]	; (800bd18 <xTaskResumeAll+0x100>)
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	3b01      	subs	r3, #1
 800bc4e:	4a32      	ldr	r2, [pc, #200]	; (800bd18 <xTaskResumeAll+0x100>)
 800bc50:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bc52:	4b31      	ldr	r3, [pc, #196]	; (800bd18 <xTaskResumeAll+0x100>)
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d156      	bne.n	800bd08 <xTaskResumeAll+0xf0>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bc5a:	4b30      	ldr	r3, [pc, #192]	; (800bd1c <xTaskResumeAll+0x104>)
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d052      	beq.n	800bd08 <xTaskResumeAll+0xf0>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bc62:	e02f      	b.n	800bcc4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc64:	4b2e      	ldr	r3, [pc, #184]	; (800bd20 <xTaskResumeAll+0x108>)
 800bc66:	68db      	ldr	r3, [r3, #12]
 800bc68:	68db      	ldr	r3, [r3, #12]
 800bc6a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	3318      	adds	r3, #24
 800bc70:	4618      	mov	r0, r3
 800bc72:	f7fe ff9d 	bl	800abb0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	3304      	adds	r3, #4
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	f7fe ff98 	bl	800abb0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc84:	4b27      	ldr	r3, [pc, #156]	; (800bd24 <xTaskResumeAll+0x10c>)
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	429a      	cmp	r2, r3
 800bc8a:	d903      	bls.n	800bc94 <xTaskResumeAll+0x7c>
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc90:	4a24      	ldr	r2, [pc, #144]	; (800bd24 <xTaskResumeAll+0x10c>)
 800bc92:	6013      	str	r3, [r2, #0]
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc98:	4613      	mov	r3, r2
 800bc9a:	009b      	lsls	r3, r3, #2
 800bc9c:	4413      	add	r3, r2
 800bc9e:	009b      	lsls	r3, r3, #2
 800bca0:	4a21      	ldr	r2, [pc, #132]	; (800bd28 <xTaskResumeAll+0x110>)
 800bca2:	441a      	add	r2, r3
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	3304      	adds	r3, #4
 800bca8:	4619      	mov	r1, r3
 800bcaa:	4610      	mov	r0, r2
 800bcac:	f7fe ff23 	bl	800aaf6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcb4:	4b1d      	ldr	r3, [pc, #116]	; (800bd2c <xTaskResumeAll+0x114>)
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcba:	429a      	cmp	r2, r3
 800bcbc:	d302      	bcc.n	800bcc4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800bcbe:	4b1c      	ldr	r3, [pc, #112]	; (800bd30 <xTaskResumeAll+0x118>)
 800bcc0:	2201      	movs	r2, #1
 800bcc2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bcc4:	4b16      	ldr	r3, [pc, #88]	; (800bd20 <xTaskResumeAll+0x108>)
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d1cb      	bne.n	800bc64 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d001      	beq.n	800bcd6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bcd2:	f000 fb27 	bl	800c324 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bcd6:	4b17      	ldr	r3, [pc, #92]	; (800bd34 <xTaskResumeAll+0x11c>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	60bb      	str	r3, [r7, #8]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bcdc:	68bb      	ldr	r3, [r7, #8]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d010      	beq.n	800bd04 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bce2:	f000 f839 	bl	800bd58 <xTaskIncrementTick>
 800bce6:	4603      	mov	r3, r0
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d002      	beq.n	800bcf2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800bcec:	4b10      	ldr	r3, [pc, #64]	; (800bd30 <xTaskResumeAll+0x118>)
 800bcee:	2201      	movs	r2, #1
 800bcf0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bcf2:	68bb      	ldr	r3, [r7, #8]
 800bcf4:	3b01      	subs	r3, #1
 800bcf6:	60bb      	str	r3, [r7, #8]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d1f1      	bne.n	800bce2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800bcfe:	4b0d      	ldr	r3, [pc, #52]	; (800bd34 <xTaskResumeAll+0x11c>)
 800bd00:	2200      	movs	r2, #0
 800bd02:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bd04:	4b0a      	ldr	r3, [pc, #40]	; (800bd30 <xTaskResumeAll+0x118>)
 800bd06:	681b      	ldr	r3, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bd08:	f001 f8b4 	bl	800ce74 <vPortExitCritical>

	return xAlreadyYielded;
 800bd0c:	687b      	ldr	r3, [r7, #4]
}
 800bd0e:	4618      	mov	r0, r3
 800bd10:	3710      	adds	r7, #16
 800bd12:	46bd      	mov	sp, r7
 800bd14:	bd80      	pop	{r7, pc}
 800bd16:	bf00      	nop
 800bd18:	20001d54 	.word	0x20001d54
 800bd1c:	20001d2c 	.word	0x20001d2c
 800bd20:	20001cec 	.word	0x20001cec
 800bd24:	20001d34 	.word	0x20001d34
 800bd28:	2000185c 	.word	0x2000185c
 800bd2c:	20001858 	.word	0x20001858
 800bd30:	20001d40 	.word	0x20001d40
 800bd34:	20001d3c 	.word	0x20001d3c

0800bd38 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bd38:	b480      	push	{r7}
 800bd3a:	b083      	sub	sp, #12
 800bd3c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bd3e:	4b05      	ldr	r3, [pc, #20]	; (800bd54 <xTaskGetTickCount+0x1c>)
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bd44:	687b      	ldr	r3, [r7, #4]
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	370c      	adds	r7, #12
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd50:	4770      	bx	lr
 800bd52:	bf00      	nop
 800bd54:	20001d30 	.word	0x20001d30

0800bd58 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b086      	sub	sp, #24
 800bd5c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd62:	4b3f      	ldr	r3, [pc, #252]	; (800be60 <xTaskIncrementTick+0x108>)
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d170      	bne.n	800be4c <xTaskIncrementTick+0xf4>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bd6a:	4b3e      	ldr	r3, [pc, #248]	; (800be64 <xTaskIncrementTick+0x10c>)
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	3301      	adds	r3, #1
 800bd70:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bd72:	4a3c      	ldr	r2, [pc, #240]	; (800be64 <xTaskIncrementTick+0x10c>)
 800bd74:	693b      	ldr	r3, [r7, #16]
 800bd76:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bd78:	693b      	ldr	r3, [r7, #16]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d120      	bne.n	800bdc0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800bd7e:	4b3a      	ldr	r3, [pc, #232]	; (800be68 <xTaskIncrementTick+0x110>)
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d00a      	beq.n	800bd9e <xTaskIncrementTick+0x46>
	__asm volatile
 800bd88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd8c:	f383 8811 	msr	BASEPRI, r3
 800bd90:	f3bf 8f6f 	isb	sy
 800bd94:	f3bf 8f4f 	dsb	sy
 800bd98:	603b      	str	r3, [r7, #0]
}
 800bd9a:	bf00      	nop
 800bd9c:	e7fe      	b.n	800bd9c <xTaskIncrementTick+0x44>
 800bd9e:	4b32      	ldr	r3, [pc, #200]	; (800be68 <xTaskIncrementTick+0x110>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	60fb      	str	r3, [r7, #12]
 800bda4:	4b31      	ldr	r3, [pc, #196]	; (800be6c <xTaskIncrementTick+0x114>)
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	4a2f      	ldr	r2, [pc, #188]	; (800be68 <xTaskIncrementTick+0x110>)
 800bdaa:	6013      	str	r3, [r2, #0]
 800bdac:	4a2f      	ldr	r2, [pc, #188]	; (800be6c <xTaskIncrementTick+0x114>)
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	6013      	str	r3, [r2, #0]
 800bdb2:	4b2f      	ldr	r3, [pc, #188]	; (800be70 <xTaskIncrementTick+0x118>)
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	3301      	adds	r3, #1
 800bdb8:	4a2d      	ldr	r2, [pc, #180]	; (800be70 <xTaskIncrementTick+0x118>)
 800bdba:	6013      	str	r3, [r2, #0]
 800bdbc:	f000 fab2 	bl	800c324 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bdc0:	4b2c      	ldr	r3, [pc, #176]	; (800be74 <xTaskIncrementTick+0x11c>)
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	693a      	ldr	r2, [r7, #16]
 800bdc6:	429a      	cmp	r2, r3
 800bdc8:	d345      	bcc.n	800be56 <xTaskIncrementTick+0xfe>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bdca:	4b27      	ldr	r3, [pc, #156]	; (800be68 <xTaskIncrementTick+0x110>)
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d104      	bne.n	800bdde <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bdd4:	4b27      	ldr	r3, [pc, #156]	; (800be74 <xTaskIncrementTick+0x11c>)
 800bdd6:	f04f 32ff 	mov.w	r2, #4294967295
 800bdda:	601a      	str	r2, [r3, #0]
					break;
 800bddc:	e03b      	b.n	800be56 <xTaskIncrementTick+0xfe>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bdde:	4b22      	ldr	r3, [pc, #136]	; (800be68 <xTaskIncrementTick+0x110>)
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	68db      	ldr	r3, [r3, #12]
 800bde4:	68db      	ldr	r3, [r3, #12]
 800bde6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bde8:	68bb      	ldr	r3, [r7, #8]
 800bdea:	685b      	ldr	r3, [r3, #4]
 800bdec:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bdee:	693a      	ldr	r2, [r7, #16]
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	429a      	cmp	r2, r3
 800bdf4:	d203      	bcs.n	800bdfe <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bdf6:	4a1f      	ldr	r2, [pc, #124]	; (800be74 <xTaskIncrementTick+0x11c>)
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bdfc:	e02b      	b.n	800be56 <xTaskIncrementTick+0xfe>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bdfe:	68bb      	ldr	r3, [r7, #8]
 800be00:	3304      	adds	r3, #4
 800be02:	4618      	mov	r0, r3
 800be04:	f7fe fed4 	bl	800abb0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800be08:	68bb      	ldr	r3, [r7, #8]
 800be0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d004      	beq.n	800be1a <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800be10:	68bb      	ldr	r3, [r7, #8]
 800be12:	3318      	adds	r3, #24
 800be14:	4618      	mov	r0, r3
 800be16:	f7fe fecb 	bl	800abb0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800be1a:	68bb      	ldr	r3, [r7, #8]
 800be1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be1e:	4b16      	ldr	r3, [pc, #88]	; (800be78 <xTaskIncrementTick+0x120>)
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	429a      	cmp	r2, r3
 800be24:	d903      	bls.n	800be2e <xTaskIncrementTick+0xd6>
 800be26:	68bb      	ldr	r3, [r7, #8]
 800be28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be2a:	4a13      	ldr	r2, [pc, #76]	; (800be78 <xTaskIncrementTick+0x120>)
 800be2c:	6013      	str	r3, [r2, #0]
 800be2e:	68bb      	ldr	r3, [r7, #8]
 800be30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be32:	4613      	mov	r3, r2
 800be34:	009b      	lsls	r3, r3, #2
 800be36:	4413      	add	r3, r2
 800be38:	009b      	lsls	r3, r3, #2
 800be3a:	4a10      	ldr	r2, [pc, #64]	; (800be7c <xTaskIncrementTick+0x124>)
 800be3c:	441a      	add	r2, r3
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	3304      	adds	r3, #4
 800be42:	4619      	mov	r1, r3
 800be44:	4610      	mov	r0, r2
 800be46:	f7fe fe56 	bl	800aaf6 <vListInsertEnd>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be4a:	e7be      	b.n	800bdca <xTaskIncrementTick+0x72>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800be4c:	4b0c      	ldr	r3, [pc, #48]	; (800be80 <xTaskIncrementTick+0x128>)
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	3301      	adds	r3, #1
 800be52:	4a0b      	ldr	r2, [pc, #44]	; (800be80 <xTaskIncrementTick+0x128>)
 800be54:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800be56:	697b      	ldr	r3, [r7, #20]
}
 800be58:	4618      	mov	r0, r3
 800be5a:	3718      	adds	r7, #24
 800be5c:	46bd      	mov	sp, r7
 800be5e:	bd80      	pop	{r7, pc}
 800be60:	20001d54 	.word	0x20001d54
 800be64:	20001d30 	.word	0x20001d30
 800be68:	20001ce4 	.word	0x20001ce4
 800be6c:	20001ce8 	.word	0x20001ce8
 800be70:	20001d44 	.word	0x20001d44
 800be74:	20001d4c 	.word	0x20001d4c
 800be78:	20001d34 	.word	0x20001d34
 800be7c:	2000185c 	.word	0x2000185c
 800be80:	20001d3c 	.word	0x20001d3c

0800be84 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800be84:	b480      	push	{r7}
 800be86:	b085      	sub	sp, #20
 800be88:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800be8a:	4b2a      	ldr	r3, [pc, #168]	; (800bf34 <vTaskSwitchContext+0xb0>)
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d003      	beq.n	800be9a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800be92:	4b29      	ldr	r3, [pc, #164]	; (800bf38 <vTaskSwitchContext+0xb4>)
 800be94:	2201      	movs	r2, #1
 800be96:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800be98:	e046      	b.n	800bf28 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800be9a:	4b27      	ldr	r3, [pc, #156]	; (800bf38 <vTaskSwitchContext+0xb4>)
 800be9c:	2200      	movs	r2, #0
 800be9e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bea0:	4b26      	ldr	r3, [pc, #152]	; (800bf3c <vTaskSwitchContext+0xb8>)
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	60fb      	str	r3, [r7, #12]
 800bea6:	e010      	b.n	800beca <vTaskSwitchContext+0x46>
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d10a      	bne.n	800bec4 <vTaskSwitchContext+0x40>
	__asm volatile
 800beae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beb2:	f383 8811 	msr	BASEPRI, r3
 800beb6:	f3bf 8f6f 	isb	sy
 800beba:	f3bf 8f4f 	dsb	sy
 800bebe:	607b      	str	r3, [r7, #4]
}
 800bec0:	bf00      	nop
 800bec2:	e7fe      	b.n	800bec2 <vTaskSwitchContext+0x3e>
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	3b01      	subs	r3, #1
 800bec8:	60fb      	str	r3, [r7, #12]
 800beca:	491d      	ldr	r1, [pc, #116]	; (800bf40 <vTaskSwitchContext+0xbc>)
 800becc:	68fa      	ldr	r2, [r7, #12]
 800bece:	4613      	mov	r3, r2
 800bed0:	009b      	lsls	r3, r3, #2
 800bed2:	4413      	add	r3, r2
 800bed4:	009b      	lsls	r3, r3, #2
 800bed6:	440b      	add	r3, r1
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d0e4      	beq.n	800bea8 <vTaskSwitchContext+0x24>
 800bede:	68fa      	ldr	r2, [r7, #12]
 800bee0:	4613      	mov	r3, r2
 800bee2:	009b      	lsls	r3, r3, #2
 800bee4:	4413      	add	r3, r2
 800bee6:	009b      	lsls	r3, r3, #2
 800bee8:	4a15      	ldr	r2, [pc, #84]	; (800bf40 <vTaskSwitchContext+0xbc>)
 800beea:	4413      	add	r3, r2
 800beec:	60bb      	str	r3, [r7, #8]
 800beee:	68bb      	ldr	r3, [r7, #8]
 800bef0:	685b      	ldr	r3, [r3, #4]
 800bef2:	685a      	ldr	r2, [r3, #4]
 800bef4:	68bb      	ldr	r3, [r7, #8]
 800bef6:	605a      	str	r2, [r3, #4]
 800bef8:	68bb      	ldr	r3, [r7, #8]
 800befa:	685a      	ldr	r2, [r3, #4]
 800befc:	68bb      	ldr	r3, [r7, #8]
 800befe:	3308      	adds	r3, #8
 800bf00:	429a      	cmp	r2, r3
 800bf02:	d104      	bne.n	800bf0e <vTaskSwitchContext+0x8a>
 800bf04:	68bb      	ldr	r3, [r7, #8]
 800bf06:	685b      	ldr	r3, [r3, #4]
 800bf08:	685a      	ldr	r2, [r3, #4]
 800bf0a:	68bb      	ldr	r3, [r7, #8]
 800bf0c:	605a      	str	r2, [r3, #4]
 800bf0e:	68bb      	ldr	r3, [r7, #8]
 800bf10:	685b      	ldr	r3, [r3, #4]
 800bf12:	68db      	ldr	r3, [r3, #12]
 800bf14:	4a0b      	ldr	r2, [pc, #44]	; (800bf44 <vTaskSwitchContext+0xc0>)
 800bf16:	6013      	str	r3, [r2, #0]
 800bf18:	4a08      	ldr	r2, [pc, #32]	; (800bf3c <vTaskSwitchContext+0xb8>)
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bf1e:	4b09      	ldr	r3, [pc, #36]	; (800bf44 <vTaskSwitchContext+0xc0>)
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	3354      	adds	r3, #84	; 0x54
 800bf24:	4a08      	ldr	r2, [pc, #32]	; (800bf48 <vTaskSwitchContext+0xc4>)
 800bf26:	6013      	str	r3, [r2, #0]
}
 800bf28:	bf00      	nop
 800bf2a:	3714      	adds	r7, #20
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf32:	4770      	bx	lr
 800bf34:	20001d54 	.word	0x20001d54
 800bf38:	20001d40 	.word	0x20001d40
 800bf3c:	20001d34 	.word	0x20001d34
 800bf40:	2000185c 	.word	0x2000185c
 800bf44:	20001858 	.word	0x20001858
 800bf48:	2000006c 	.word	0x2000006c

0800bf4c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	b084      	sub	sp, #16
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	6078      	str	r0, [r7, #4]
 800bf54:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d10a      	bne.n	800bf72 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800bf5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf60:	f383 8811 	msr	BASEPRI, r3
 800bf64:	f3bf 8f6f 	isb	sy
 800bf68:	f3bf 8f4f 	dsb	sy
 800bf6c:	60fb      	str	r3, [r7, #12]
}
 800bf6e:	bf00      	nop
 800bf70:	e7fe      	b.n	800bf70 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bf72:	4b07      	ldr	r3, [pc, #28]	; (800bf90 <vTaskPlaceOnEventList+0x44>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	3318      	adds	r3, #24
 800bf78:	4619      	mov	r1, r3
 800bf7a:	6878      	ldr	r0, [r7, #4]
 800bf7c:	f7fe fddf 	bl	800ab3e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bf80:	2101      	movs	r1, #1
 800bf82:	6838      	ldr	r0, [r7, #0]
 800bf84:	f000 fa7a 	bl	800c47c <prvAddCurrentTaskToDelayedList>
}
 800bf88:	bf00      	nop
 800bf8a:	3710      	adds	r7, #16
 800bf8c:	46bd      	mov	sp, r7
 800bf8e:	bd80      	pop	{r7, pc}
 800bf90:	20001858 	.word	0x20001858

0800bf94 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b086      	sub	sp, #24
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	60f8      	str	r0, [r7, #12]
 800bf9c:	60b9      	str	r1, [r7, #8]
 800bf9e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d10a      	bne.n	800bfbc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800bfa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfaa:	f383 8811 	msr	BASEPRI, r3
 800bfae:	f3bf 8f6f 	isb	sy
 800bfb2:	f3bf 8f4f 	dsb	sy
 800bfb6:	617b      	str	r3, [r7, #20]
}
 800bfb8:	bf00      	nop
 800bfba:	e7fe      	b.n	800bfba <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bfbc:	4b0a      	ldr	r3, [pc, #40]	; (800bfe8 <vTaskPlaceOnEventListRestricted+0x54>)
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	3318      	adds	r3, #24
 800bfc2:	4619      	mov	r1, r3
 800bfc4:	68f8      	ldr	r0, [r7, #12]
 800bfc6:	f7fe fd96 	bl	800aaf6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d002      	beq.n	800bfd6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bfd0:	f04f 33ff 	mov.w	r3, #4294967295
 800bfd4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bfd6:	6879      	ldr	r1, [r7, #4]
 800bfd8:	68b8      	ldr	r0, [r7, #8]
 800bfda:	f000 fa4f 	bl	800c47c <prvAddCurrentTaskToDelayedList>
	}
 800bfde:	bf00      	nop
 800bfe0:	3718      	adds	r7, #24
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	bd80      	pop	{r7, pc}
 800bfe6:	bf00      	nop
 800bfe8:	20001858 	.word	0x20001858

0800bfec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b086      	sub	sp, #24
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	68db      	ldr	r3, [r3, #12]
 800bff8:	68db      	ldr	r3, [r3, #12]
 800bffa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bffc:	693b      	ldr	r3, [r7, #16]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d10a      	bne.n	800c018 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c002:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c006:	f383 8811 	msr	BASEPRI, r3
 800c00a:	f3bf 8f6f 	isb	sy
 800c00e:	f3bf 8f4f 	dsb	sy
 800c012:	60fb      	str	r3, [r7, #12]
}
 800c014:	bf00      	nop
 800c016:	e7fe      	b.n	800c016 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c018:	693b      	ldr	r3, [r7, #16]
 800c01a:	3318      	adds	r3, #24
 800c01c:	4618      	mov	r0, r3
 800c01e:	f7fe fdc7 	bl	800abb0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c022:	4b1e      	ldr	r3, [pc, #120]	; (800c09c <xTaskRemoveFromEventList+0xb0>)
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d11d      	bne.n	800c066 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c02a:	693b      	ldr	r3, [r7, #16]
 800c02c:	3304      	adds	r3, #4
 800c02e:	4618      	mov	r0, r3
 800c030:	f7fe fdbe 	bl	800abb0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c034:	693b      	ldr	r3, [r7, #16]
 800c036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c038:	4b19      	ldr	r3, [pc, #100]	; (800c0a0 <xTaskRemoveFromEventList+0xb4>)
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	429a      	cmp	r2, r3
 800c03e:	d903      	bls.n	800c048 <xTaskRemoveFromEventList+0x5c>
 800c040:	693b      	ldr	r3, [r7, #16]
 800c042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c044:	4a16      	ldr	r2, [pc, #88]	; (800c0a0 <xTaskRemoveFromEventList+0xb4>)
 800c046:	6013      	str	r3, [r2, #0]
 800c048:	693b      	ldr	r3, [r7, #16]
 800c04a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c04c:	4613      	mov	r3, r2
 800c04e:	009b      	lsls	r3, r3, #2
 800c050:	4413      	add	r3, r2
 800c052:	009b      	lsls	r3, r3, #2
 800c054:	4a13      	ldr	r2, [pc, #76]	; (800c0a4 <xTaskRemoveFromEventList+0xb8>)
 800c056:	441a      	add	r2, r3
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	3304      	adds	r3, #4
 800c05c:	4619      	mov	r1, r3
 800c05e:	4610      	mov	r0, r2
 800c060:	f7fe fd49 	bl	800aaf6 <vListInsertEnd>
 800c064:	e005      	b.n	800c072 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c066:	693b      	ldr	r3, [r7, #16]
 800c068:	3318      	adds	r3, #24
 800c06a:	4619      	mov	r1, r3
 800c06c:	480e      	ldr	r0, [pc, #56]	; (800c0a8 <xTaskRemoveFromEventList+0xbc>)
 800c06e:	f7fe fd42 	bl	800aaf6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c072:	693b      	ldr	r3, [r7, #16]
 800c074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c076:	4b0d      	ldr	r3, [pc, #52]	; (800c0ac <xTaskRemoveFromEventList+0xc0>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c07c:	429a      	cmp	r2, r3
 800c07e:	d905      	bls.n	800c08c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c080:	2301      	movs	r3, #1
 800c082:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c084:	4b0a      	ldr	r3, [pc, #40]	; (800c0b0 <xTaskRemoveFromEventList+0xc4>)
 800c086:	2201      	movs	r2, #1
 800c088:	601a      	str	r2, [r3, #0]
 800c08a:	e001      	b.n	800c090 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c08c:	2300      	movs	r3, #0
 800c08e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c090:	697b      	ldr	r3, [r7, #20]
}
 800c092:	4618      	mov	r0, r3
 800c094:	3718      	adds	r7, #24
 800c096:	46bd      	mov	sp, r7
 800c098:	bd80      	pop	{r7, pc}
 800c09a:	bf00      	nop
 800c09c:	20001d54 	.word	0x20001d54
 800c0a0:	20001d34 	.word	0x20001d34
 800c0a4:	2000185c 	.word	0x2000185c
 800c0a8:	20001cec 	.word	0x20001cec
 800c0ac:	20001858 	.word	0x20001858
 800c0b0:	20001d40 	.word	0x20001d40

0800c0b4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c0b4:	b480      	push	{r7}
 800c0b6:	b083      	sub	sp, #12
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c0bc:	4b06      	ldr	r3, [pc, #24]	; (800c0d8 <vTaskInternalSetTimeOutState+0x24>)
 800c0be:	681a      	ldr	r2, [r3, #0]
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c0c4:	4b05      	ldr	r3, [pc, #20]	; (800c0dc <vTaskInternalSetTimeOutState+0x28>)
 800c0c6:	681a      	ldr	r2, [r3, #0]
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	605a      	str	r2, [r3, #4]
}
 800c0cc:	bf00      	nop
 800c0ce:	370c      	adds	r7, #12
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d6:	4770      	bx	lr
 800c0d8:	20001d44 	.word	0x20001d44
 800c0dc:	20001d30 	.word	0x20001d30

0800c0e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b088      	sub	sp, #32
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
 800c0e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d10a      	bne.n	800c106 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c0f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0f4:	f383 8811 	msr	BASEPRI, r3
 800c0f8:	f3bf 8f6f 	isb	sy
 800c0fc:	f3bf 8f4f 	dsb	sy
 800c100:	613b      	str	r3, [r7, #16]
}
 800c102:	bf00      	nop
 800c104:	e7fe      	b.n	800c104 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c106:	683b      	ldr	r3, [r7, #0]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d10a      	bne.n	800c122 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c10c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c110:	f383 8811 	msr	BASEPRI, r3
 800c114:	f3bf 8f6f 	isb	sy
 800c118:	f3bf 8f4f 	dsb	sy
 800c11c:	60fb      	str	r3, [r7, #12]
}
 800c11e:	bf00      	nop
 800c120:	e7fe      	b.n	800c120 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c122:	f000 fe77 	bl	800ce14 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c126:	4b1d      	ldr	r3, [pc, #116]	; (800c19c <xTaskCheckForTimeOut+0xbc>)
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	685b      	ldr	r3, [r3, #4]
 800c130:	69ba      	ldr	r2, [r7, #24]
 800c132:	1ad3      	subs	r3, r2, r3
 800c134:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c13e:	d102      	bne.n	800c146 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c140:	2300      	movs	r3, #0
 800c142:	61fb      	str	r3, [r7, #28]
 800c144:	e023      	b.n	800c18e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	681a      	ldr	r2, [r3, #0]
 800c14a:	4b15      	ldr	r3, [pc, #84]	; (800c1a0 <xTaskCheckForTimeOut+0xc0>)
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	429a      	cmp	r2, r3
 800c150:	d007      	beq.n	800c162 <xTaskCheckForTimeOut+0x82>
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	685b      	ldr	r3, [r3, #4]
 800c156:	69ba      	ldr	r2, [r7, #24]
 800c158:	429a      	cmp	r2, r3
 800c15a:	d302      	bcc.n	800c162 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c15c:	2301      	movs	r3, #1
 800c15e:	61fb      	str	r3, [r7, #28]
 800c160:	e015      	b.n	800c18e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c162:	683b      	ldr	r3, [r7, #0]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	697a      	ldr	r2, [r7, #20]
 800c168:	429a      	cmp	r2, r3
 800c16a:	d20b      	bcs.n	800c184 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c16c:	683b      	ldr	r3, [r7, #0]
 800c16e:	681a      	ldr	r2, [r3, #0]
 800c170:	697b      	ldr	r3, [r7, #20]
 800c172:	1ad2      	subs	r2, r2, r3
 800c174:	683b      	ldr	r3, [r7, #0]
 800c176:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c178:	6878      	ldr	r0, [r7, #4]
 800c17a:	f7ff ff9b 	bl	800c0b4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c17e:	2300      	movs	r3, #0
 800c180:	61fb      	str	r3, [r7, #28]
 800c182:	e004      	b.n	800c18e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c184:	683b      	ldr	r3, [r7, #0]
 800c186:	2200      	movs	r2, #0
 800c188:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c18a:	2301      	movs	r3, #1
 800c18c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c18e:	f000 fe71 	bl	800ce74 <vPortExitCritical>

	return xReturn;
 800c192:	69fb      	ldr	r3, [r7, #28]
}
 800c194:	4618      	mov	r0, r3
 800c196:	3720      	adds	r7, #32
 800c198:	46bd      	mov	sp, r7
 800c19a:	bd80      	pop	{r7, pc}
 800c19c:	20001d30 	.word	0x20001d30
 800c1a0:	20001d44 	.word	0x20001d44

0800c1a4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c1a4:	b480      	push	{r7}
 800c1a6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c1a8:	4b03      	ldr	r3, [pc, #12]	; (800c1b8 <vTaskMissedYield+0x14>)
 800c1aa:	2201      	movs	r2, #1
 800c1ac:	601a      	str	r2, [r3, #0]
}
 800c1ae:	bf00      	nop
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b6:	4770      	bx	lr
 800c1b8:	20001d40 	.word	0x20001d40

0800c1bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b082      	sub	sp, #8
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c1c4:	f000 f84c 	bl	800c260 <prvCheckTasksWaitingTermination>
		{
			/* If we are not using preemption we keep forcing a task switch to
			see if any other task has become available.  If we are using
			preemption we don't need to do this as any task becoming available
			will automatically get the processor anyway. */
			taskYIELD();
 800c1c8:	4b04      	ldr	r3, [pc, #16]	; (800c1dc <prvIdleTask+0x20>)
 800c1ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c1ce:	601a      	str	r2, [r3, #0]
 800c1d0:	f3bf 8f4f 	dsb	sy
 800c1d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c1d8:	e7f4      	b.n	800c1c4 <prvIdleTask+0x8>
 800c1da:	bf00      	nop
 800c1dc:	e000ed04 	.word	0xe000ed04

0800c1e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b082      	sub	sp, #8
 800c1e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	607b      	str	r3, [r7, #4]
 800c1ea:	e00c      	b.n	800c206 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c1ec:	687a      	ldr	r2, [r7, #4]
 800c1ee:	4613      	mov	r3, r2
 800c1f0:	009b      	lsls	r3, r3, #2
 800c1f2:	4413      	add	r3, r2
 800c1f4:	009b      	lsls	r3, r3, #2
 800c1f6:	4a12      	ldr	r2, [pc, #72]	; (800c240 <prvInitialiseTaskLists+0x60>)
 800c1f8:	4413      	add	r3, r2
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	f7fe fc4e 	bl	800aa9c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	3301      	adds	r3, #1
 800c204:	607b      	str	r3, [r7, #4]
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	2b37      	cmp	r3, #55	; 0x37
 800c20a:	d9ef      	bls.n	800c1ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c20c:	480d      	ldr	r0, [pc, #52]	; (800c244 <prvInitialiseTaskLists+0x64>)
 800c20e:	f7fe fc45 	bl	800aa9c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c212:	480d      	ldr	r0, [pc, #52]	; (800c248 <prvInitialiseTaskLists+0x68>)
 800c214:	f7fe fc42 	bl	800aa9c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c218:	480c      	ldr	r0, [pc, #48]	; (800c24c <prvInitialiseTaskLists+0x6c>)
 800c21a:	f7fe fc3f 	bl	800aa9c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c21e:	480c      	ldr	r0, [pc, #48]	; (800c250 <prvInitialiseTaskLists+0x70>)
 800c220:	f7fe fc3c 	bl	800aa9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c224:	480b      	ldr	r0, [pc, #44]	; (800c254 <prvInitialiseTaskLists+0x74>)
 800c226:	f7fe fc39 	bl	800aa9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c22a:	4b0b      	ldr	r3, [pc, #44]	; (800c258 <prvInitialiseTaskLists+0x78>)
 800c22c:	4a05      	ldr	r2, [pc, #20]	; (800c244 <prvInitialiseTaskLists+0x64>)
 800c22e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c230:	4b0a      	ldr	r3, [pc, #40]	; (800c25c <prvInitialiseTaskLists+0x7c>)
 800c232:	4a05      	ldr	r2, [pc, #20]	; (800c248 <prvInitialiseTaskLists+0x68>)
 800c234:	601a      	str	r2, [r3, #0]
}
 800c236:	bf00      	nop
 800c238:	3708      	adds	r7, #8
 800c23a:	46bd      	mov	sp, r7
 800c23c:	bd80      	pop	{r7, pc}
 800c23e:	bf00      	nop
 800c240:	2000185c 	.word	0x2000185c
 800c244:	20001cbc 	.word	0x20001cbc
 800c248:	20001cd0 	.word	0x20001cd0
 800c24c:	20001cec 	.word	0x20001cec
 800c250:	20001d00 	.word	0x20001d00
 800c254:	20001d18 	.word	0x20001d18
 800c258:	20001ce4 	.word	0x20001ce4
 800c25c:	20001ce8 	.word	0x20001ce8

0800c260 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c260:	b580      	push	{r7, lr}
 800c262:	b082      	sub	sp, #8
 800c264:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c266:	e019      	b.n	800c29c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c268:	f000 fdd4 	bl	800ce14 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c26c:	4b10      	ldr	r3, [pc, #64]	; (800c2b0 <prvCheckTasksWaitingTermination+0x50>)
 800c26e:	68db      	ldr	r3, [r3, #12]
 800c270:	68db      	ldr	r3, [r3, #12]
 800c272:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	3304      	adds	r3, #4
 800c278:	4618      	mov	r0, r3
 800c27a:	f7fe fc99 	bl	800abb0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c27e:	4b0d      	ldr	r3, [pc, #52]	; (800c2b4 <prvCheckTasksWaitingTermination+0x54>)
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	3b01      	subs	r3, #1
 800c284:	4a0b      	ldr	r2, [pc, #44]	; (800c2b4 <prvCheckTasksWaitingTermination+0x54>)
 800c286:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c288:	4b0b      	ldr	r3, [pc, #44]	; (800c2b8 <prvCheckTasksWaitingTermination+0x58>)
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	3b01      	subs	r3, #1
 800c28e:	4a0a      	ldr	r2, [pc, #40]	; (800c2b8 <prvCheckTasksWaitingTermination+0x58>)
 800c290:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c292:	f000 fdef 	bl	800ce74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c296:	6878      	ldr	r0, [r7, #4]
 800c298:	f000 f810 	bl	800c2bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c29c:	4b06      	ldr	r3, [pc, #24]	; (800c2b8 <prvCheckTasksWaitingTermination+0x58>)
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d1e1      	bne.n	800c268 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c2a4:	bf00      	nop
 800c2a6:	bf00      	nop
 800c2a8:	3708      	adds	r7, #8
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	bd80      	pop	{r7, pc}
 800c2ae:	bf00      	nop
 800c2b0:	20001d00 	.word	0x20001d00
 800c2b4:	20001d2c 	.word	0x20001d2c
 800c2b8:	20001d14 	.word	0x20001d14

0800c2bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b084      	sub	sp, #16
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	3354      	adds	r3, #84	; 0x54
 800c2c8:	4618      	mov	r0, r3
 800c2ca:	f003 f9e5 	bl	800f698 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d108      	bne.n	800c2ea <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2dc:	4618      	mov	r0, r3
 800c2de:	f000 ff87 	bl	800d1f0 <vPortFree>
				vPortFree( pxTCB );
 800c2e2:	6878      	ldr	r0, [r7, #4]
 800c2e4:	f000 ff84 	bl	800d1f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c2e8:	e018      	b.n	800c31c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c2f0:	2b01      	cmp	r3, #1
 800c2f2:	d103      	bne.n	800c2fc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c2f4:	6878      	ldr	r0, [r7, #4]
 800c2f6:	f000 ff7b 	bl	800d1f0 <vPortFree>
	}
 800c2fa:	e00f      	b.n	800c31c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c302:	2b02      	cmp	r3, #2
 800c304:	d00a      	beq.n	800c31c <prvDeleteTCB+0x60>
	__asm volatile
 800c306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c30a:	f383 8811 	msr	BASEPRI, r3
 800c30e:	f3bf 8f6f 	isb	sy
 800c312:	f3bf 8f4f 	dsb	sy
 800c316:	60fb      	str	r3, [r7, #12]
}
 800c318:	bf00      	nop
 800c31a:	e7fe      	b.n	800c31a <prvDeleteTCB+0x5e>
	}
 800c31c:	bf00      	nop
 800c31e:	3710      	adds	r7, #16
 800c320:	46bd      	mov	sp, r7
 800c322:	bd80      	pop	{r7, pc}

0800c324 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c324:	b480      	push	{r7}
 800c326:	b083      	sub	sp, #12
 800c328:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c32a:	4b0c      	ldr	r3, [pc, #48]	; (800c35c <prvResetNextTaskUnblockTime+0x38>)
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	2b00      	cmp	r3, #0
 800c332:	d104      	bne.n	800c33e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c334:	4b0a      	ldr	r3, [pc, #40]	; (800c360 <prvResetNextTaskUnblockTime+0x3c>)
 800c336:	f04f 32ff 	mov.w	r2, #4294967295
 800c33a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c33c:	e008      	b.n	800c350 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c33e:	4b07      	ldr	r3, [pc, #28]	; (800c35c <prvResetNextTaskUnblockTime+0x38>)
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	68db      	ldr	r3, [r3, #12]
 800c344:	68db      	ldr	r3, [r3, #12]
 800c346:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	685b      	ldr	r3, [r3, #4]
 800c34c:	4a04      	ldr	r2, [pc, #16]	; (800c360 <prvResetNextTaskUnblockTime+0x3c>)
 800c34e:	6013      	str	r3, [r2, #0]
}
 800c350:	bf00      	nop
 800c352:	370c      	adds	r7, #12
 800c354:	46bd      	mov	sp, r7
 800c356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35a:	4770      	bx	lr
 800c35c:	20001ce4 	.word	0x20001ce4
 800c360:	20001d4c 	.word	0x20001d4c

0800c364 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c364:	b480      	push	{r7}
 800c366:	b083      	sub	sp, #12
 800c368:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c36a:	4b0b      	ldr	r3, [pc, #44]	; (800c398 <xTaskGetSchedulerState+0x34>)
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d102      	bne.n	800c378 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c372:	2301      	movs	r3, #1
 800c374:	607b      	str	r3, [r7, #4]
 800c376:	e008      	b.n	800c38a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c378:	4b08      	ldr	r3, [pc, #32]	; (800c39c <xTaskGetSchedulerState+0x38>)
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d102      	bne.n	800c386 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c380:	2302      	movs	r3, #2
 800c382:	607b      	str	r3, [r7, #4]
 800c384:	e001      	b.n	800c38a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c386:	2300      	movs	r3, #0
 800c388:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c38a:	687b      	ldr	r3, [r7, #4]
	}
 800c38c:	4618      	mov	r0, r3
 800c38e:	370c      	adds	r7, #12
 800c390:	46bd      	mov	sp, r7
 800c392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c396:	4770      	bx	lr
 800c398:	20001d38 	.word	0x20001d38
 800c39c:	20001d54 	.word	0x20001d54

0800c3a0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	b086      	sub	sp, #24
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d056      	beq.n	800c464 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c3b6:	4b2e      	ldr	r3, [pc, #184]	; (800c470 <xTaskPriorityDisinherit+0xd0>)
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	693a      	ldr	r2, [r7, #16]
 800c3bc:	429a      	cmp	r2, r3
 800c3be:	d00a      	beq.n	800c3d6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c3c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3c4:	f383 8811 	msr	BASEPRI, r3
 800c3c8:	f3bf 8f6f 	isb	sy
 800c3cc:	f3bf 8f4f 	dsb	sy
 800c3d0:	60fb      	str	r3, [r7, #12]
}
 800c3d2:	bf00      	nop
 800c3d4:	e7fe      	b.n	800c3d4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c3d6:	693b      	ldr	r3, [r7, #16]
 800c3d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d10a      	bne.n	800c3f4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c3de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3e2:	f383 8811 	msr	BASEPRI, r3
 800c3e6:	f3bf 8f6f 	isb	sy
 800c3ea:	f3bf 8f4f 	dsb	sy
 800c3ee:	60bb      	str	r3, [r7, #8]
}
 800c3f0:	bf00      	nop
 800c3f2:	e7fe      	b.n	800c3f2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c3f4:	693b      	ldr	r3, [r7, #16]
 800c3f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c3f8:	1e5a      	subs	r2, r3, #1
 800c3fa:	693b      	ldr	r3, [r7, #16]
 800c3fc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c3fe:	693b      	ldr	r3, [r7, #16]
 800c400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c402:	693b      	ldr	r3, [r7, #16]
 800c404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c406:	429a      	cmp	r2, r3
 800c408:	d02c      	beq.n	800c464 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c40a:	693b      	ldr	r3, [r7, #16]
 800c40c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d128      	bne.n	800c464 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c412:	693b      	ldr	r3, [r7, #16]
 800c414:	3304      	adds	r3, #4
 800c416:	4618      	mov	r0, r3
 800c418:	f7fe fbca 	bl	800abb0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c41c:	693b      	ldr	r3, [r7, #16]
 800c41e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c420:	693b      	ldr	r3, [r7, #16]
 800c422:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c424:	693b      	ldr	r3, [r7, #16]
 800c426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c428:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c42c:	693b      	ldr	r3, [r7, #16]
 800c42e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c430:	693b      	ldr	r3, [r7, #16]
 800c432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c434:	4b0f      	ldr	r3, [pc, #60]	; (800c474 <xTaskPriorityDisinherit+0xd4>)
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	429a      	cmp	r2, r3
 800c43a:	d903      	bls.n	800c444 <xTaskPriorityDisinherit+0xa4>
 800c43c:	693b      	ldr	r3, [r7, #16]
 800c43e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c440:	4a0c      	ldr	r2, [pc, #48]	; (800c474 <xTaskPriorityDisinherit+0xd4>)
 800c442:	6013      	str	r3, [r2, #0]
 800c444:	693b      	ldr	r3, [r7, #16]
 800c446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c448:	4613      	mov	r3, r2
 800c44a:	009b      	lsls	r3, r3, #2
 800c44c:	4413      	add	r3, r2
 800c44e:	009b      	lsls	r3, r3, #2
 800c450:	4a09      	ldr	r2, [pc, #36]	; (800c478 <xTaskPriorityDisinherit+0xd8>)
 800c452:	441a      	add	r2, r3
 800c454:	693b      	ldr	r3, [r7, #16]
 800c456:	3304      	adds	r3, #4
 800c458:	4619      	mov	r1, r3
 800c45a:	4610      	mov	r0, r2
 800c45c:	f7fe fb4b 	bl	800aaf6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c460:	2301      	movs	r3, #1
 800c462:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c464:	697b      	ldr	r3, [r7, #20]
	}
 800c466:	4618      	mov	r0, r3
 800c468:	3718      	adds	r7, #24
 800c46a:	46bd      	mov	sp, r7
 800c46c:	bd80      	pop	{r7, pc}
 800c46e:	bf00      	nop
 800c470:	20001858 	.word	0x20001858
 800c474:	20001d34 	.word	0x20001d34
 800c478:	2000185c 	.word	0x2000185c

0800c47c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b084      	sub	sp, #16
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
 800c484:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c486:	4b21      	ldr	r3, [pc, #132]	; (800c50c <prvAddCurrentTaskToDelayedList+0x90>)
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c48c:	4b20      	ldr	r3, [pc, #128]	; (800c510 <prvAddCurrentTaskToDelayedList+0x94>)
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	3304      	adds	r3, #4
 800c492:	4618      	mov	r0, r3
 800c494:	f7fe fb8c 	bl	800abb0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c49e:	d10a      	bne.n	800c4b6 <prvAddCurrentTaskToDelayedList+0x3a>
 800c4a0:	683b      	ldr	r3, [r7, #0]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d007      	beq.n	800c4b6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4a6:	4b1a      	ldr	r3, [pc, #104]	; (800c510 <prvAddCurrentTaskToDelayedList+0x94>)
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	3304      	adds	r3, #4
 800c4ac:	4619      	mov	r1, r3
 800c4ae:	4819      	ldr	r0, [pc, #100]	; (800c514 <prvAddCurrentTaskToDelayedList+0x98>)
 800c4b0:	f7fe fb21 	bl	800aaf6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c4b4:	e026      	b.n	800c504 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c4b6:	68fa      	ldr	r2, [r7, #12]
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	4413      	add	r3, r2
 800c4bc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c4be:	4b14      	ldr	r3, [pc, #80]	; (800c510 <prvAddCurrentTaskToDelayedList+0x94>)
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	68ba      	ldr	r2, [r7, #8]
 800c4c4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c4c6:	68ba      	ldr	r2, [r7, #8]
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	429a      	cmp	r2, r3
 800c4cc:	d209      	bcs.n	800c4e2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4ce:	4b12      	ldr	r3, [pc, #72]	; (800c518 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c4d0:	681a      	ldr	r2, [r3, #0]
 800c4d2:	4b0f      	ldr	r3, [pc, #60]	; (800c510 <prvAddCurrentTaskToDelayedList+0x94>)
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	3304      	adds	r3, #4
 800c4d8:	4619      	mov	r1, r3
 800c4da:	4610      	mov	r0, r2
 800c4dc:	f7fe fb2f 	bl	800ab3e <vListInsert>
}
 800c4e0:	e010      	b.n	800c504 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4e2:	4b0e      	ldr	r3, [pc, #56]	; (800c51c <prvAddCurrentTaskToDelayedList+0xa0>)
 800c4e4:	681a      	ldr	r2, [r3, #0]
 800c4e6:	4b0a      	ldr	r3, [pc, #40]	; (800c510 <prvAddCurrentTaskToDelayedList+0x94>)
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	3304      	adds	r3, #4
 800c4ec:	4619      	mov	r1, r3
 800c4ee:	4610      	mov	r0, r2
 800c4f0:	f7fe fb25 	bl	800ab3e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c4f4:	4b0a      	ldr	r3, [pc, #40]	; (800c520 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	68ba      	ldr	r2, [r7, #8]
 800c4fa:	429a      	cmp	r2, r3
 800c4fc:	d202      	bcs.n	800c504 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c4fe:	4a08      	ldr	r2, [pc, #32]	; (800c520 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c500:	68bb      	ldr	r3, [r7, #8]
 800c502:	6013      	str	r3, [r2, #0]
}
 800c504:	bf00      	nop
 800c506:	3710      	adds	r7, #16
 800c508:	46bd      	mov	sp, r7
 800c50a:	bd80      	pop	{r7, pc}
 800c50c:	20001d30 	.word	0x20001d30
 800c510:	20001858 	.word	0x20001858
 800c514:	20001d18 	.word	0x20001d18
 800c518:	20001ce8 	.word	0x20001ce8
 800c51c:	20001ce4 	.word	0x20001ce4
 800c520:	20001d4c 	.word	0x20001d4c

0800c524 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c524:	b580      	push	{r7, lr}
 800c526:	b08a      	sub	sp, #40	; 0x28
 800c528:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c52a:	2300      	movs	r3, #0
 800c52c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c52e:	f000 fb07 	bl	800cb40 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c532:	4b1c      	ldr	r3, [pc, #112]	; (800c5a4 <xTimerCreateTimerTask+0x80>)
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d021      	beq.n	800c57e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c53a:	2300      	movs	r3, #0
 800c53c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c53e:	2300      	movs	r3, #0
 800c540:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c542:	1d3a      	adds	r2, r7, #4
 800c544:	f107 0108 	add.w	r1, r7, #8
 800c548:	f107 030c 	add.w	r3, r7, #12
 800c54c:	4618      	mov	r0, r3
 800c54e:	f7fe fa8b 	bl	800aa68 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c552:	6879      	ldr	r1, [r7, #4]
 800c554:	68bb      	ldr	r3, [r7, #8]
 800c556:	68fa      	ldr	r2, [r7, #12]
 800c558:	9202      	str	r2, [sp, #8]
 800c55a:	9301      	str	r3, [sp, #4]
 800c55c:	2302      	movs	r3, #2
 800c55e:	9300      	str	r3, [sp, #0]
 800c560:	2300      	movs	r3, #0
 800c562:	460a      	mov	r2, r1
 800c564:	4910      	ldr	r1, [pc, #64]	; (800c5a8 <xTimerCreateTimerTask+0x84>)
 800c566:	4811      	ldr	r0, [pc, #68]	; (800c5ac <xTimerCreateTimerTask+0x88>)
 800c568:	f7ff f8fc 	bl	800b764 <xTaskCreateStatic>
 800c56c:	4603      	mov	r3, r0
 800c56e:	4a10      	ldr	r2, [pc, #64]	; (800c5b0 <xTimerCreateTimerTask+0x8c>)
 800c570:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c572:	4b0f      	ldr	r3, [pc, #60]	; (800c5b0 <xTimerCreateTimerTask+0x8c>)
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d001      	beq.n	800c57e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c57a:	2301      	movs	r3, #1
 800c57c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c57e:	697b      	ldr	r3, [r7, #20]
 800c580:	2b00      	cmp	r3, #0
 800c582:	d10a      	bne.n	800c59a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c584:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c588:	f383 8811 	msr	BASEPRI, r3
 800c58c:	f3bf 8f6f 	isb	sy
 800c590:	f3bf 8f4f 	dsb	sy
 800c594:	613b      	str	r3, [r7, #16]
}
 800c596:	bf00      	nop
 800c598:	e7fe      	b.n	800c598 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c59a:	697b      	ldr	r3, [r7, #20]
}
 800c59c:	4618      	mov	r0, r3
 800c59e:	3718      	adds	r7, #24
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	bd80      	pop	{r7, pc}
 800c5a4:	20001d88 	.word	0x20001d88
 800c5a8:	08011bd8 	.word	0x08011bd8
 800c5ac:	0800c6e9 	.word	0x0800c6e9
 800c5b0:	20001d8c 	.word	0x20001d8c

0800c5b4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	b08a      	sub	sp, #40	; 0x28
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	60f8      	str	r0, [r7, #12]
 800c5bc:	60b9      	str	r1, [r7, #8]
 800c5be:	607a      	str	r2, [r7, #4]
 800c5c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d10a      	bne.n	800c5e2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c5cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5d0:	f383 8811 	msr	BASEPRI, r3
 800c5d4:	f3bf 8f6f 	isb	sy
 800c5d8:	f3bf 8f4f 	dsb	sy
 800c5dc:	623b      	str	r3, [r7, #32]
}
 800c5de:	bf00      	nop
 800c5e0:	e7fe      	b.n	800c5e0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c5e2:	4b1a      	ldr	r3, [pc, #104]	; (800c64c <xTimerGenericCommand+0x98>)
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d02a      	beq.n	800c640 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c5ea:	68bb      	ldr	r3, [r7, #8]
 800c5ec:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c5f6:	68bb      	ldr	r3, [r7, #8]
 800c5f8:	2b05      	cmp	r3, #5
 800c5fa:	dc18      	bgt.n	800c62e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c5fc:	f7ff feb2 	bl	800c364 <xTaskGetSchedulerState>
 800c600:	4603      	mov	r3, r0
 800c602:	2b02      	cmp	r3, #2
 800c604:	d109      	bne.n	800c61a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c606:	4b11      	ldr	r3, [pc, #68]	; (800c64c <xTimerGenericCommand+0x98>)
 800c608:	6818      	ldr	r0, [r3, #0]
 800c60a:	f107 0110 	add.w	r1, r7, #16
 800c60e:	2300      	movs	r3, #0
 800c610:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c612:	f7fe fc27 	bl	800ae64 <xQueueGenericSend>
 800c616:	6278      	str	r0, [r7, #36]	; 0x24
 800c618:	e012      	b.n	800c640 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c61a:	4b0c      	ldr	r3, [pc, #48]	; (800c64c <xTimerGenericCommand+0x98>)
 800c61c:	6818      	ldr	r0, [r3, #0]
 800c61e:	f107 0110 	add.w	r1, r7, #16
 800c622:	2300      	movs	r3, #0
 800c624:	2200      	movs	r2, #0
 800c626:	f7fe fc1d 	bl	800ae64 <xQueueGenericSend>
 800c62a:	6278      	str	r0, [r7, #36]	; 0x24
 800c62c:	e008      	b.n	800c640 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c62e:	4b07      	ldr	r3, [pc, #28]	; (800c64c <xTimerGenericCommand+0x98>)
 800c630:	6818      	ldr	r0, [r3, #0]
 800c632:	f107 0110 	add.w	r1, r7, #16
 800c636:	2300      	movs	r3, #0
 800c638:	683a      	ldr	r2, [r7, #0]
 800c63a:	f7fe fcf9 	bl	800b030 <xQueueGenericSendFromISR>
 800c63e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c642:	4618      	mov	r0, r3
 800c644:	3728      	adds	r7, #40	; 0x28
 800c646:	46bd      	mov	sp, r7
 800c648:	bd80      	pop	{r7, pc}
 800c64a:	bf00      	nop
 800c64c:	20001d88 	.word	0x20001d88

0800c650 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c650:	b580      	push	{r7, lr}
 800c652:	b088      	sub	sp, #32
 800c654:	af02      	add	r7, sp, #8
 800c656:	6078      	str	r0, [r7, #4]
 800c658:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c65a:	4b22      	ldr	r3, [pc, #136]	; (800c6e4 <prvProcessExpiredTimer+0x94>)
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	68db      	ldr	r3, [r3, #12]
 800c660:	68db      	ldr	r3, [r3, #12]
 800c662:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c664:	697b      	ldr	r3, [r7, #20]
 800c666:	3304      	adds	r3, #4
 800c668:	4618      	mov	r0, r3
 800c66a:	f7fe faa1 	bl	800abb0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c66e:	697b      	ldr	r3, [r7, #20]
 800c670:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c674:	f003 0304 	and.w	r3, r3, #4
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d022      	beq.n	800c6c2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c67c:	697b      	ldr	r3, [r7, #20]
 800c67e:	699a      	ldr	r2, [r3, #24]
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	18d1      	adds	r1, r2, r3
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	683a      	ldr	r2, [r7, #0]
 800c688:	6978      	ldr	r0, [r7, #20]
 800c68a:	f000 f8d1 	bl	800c830 <prvInsertTimerInActiveList>
 800c68e:	4603      	mov	r3, r0
 800c690:	2b00      	cmp	r3, #0
 800c692:	d01f      	beq.n	800c6d4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c694:	2300      	movs	r3, #0
 800c696:	9300      	str	r3, [sp, #0]
 800c698:	2300      	movs	r3, #0
 800c69a:	687a      	ldr	r2, [r7, #4]
 800c69c:	2100      	movs	r1, #0
 800c69e:	6978      	ldr	r0, [r7, #20]
 800c6a0:	f7ff ff88 	bl	800c5b4 <xTimerGenericCommand>
 800c6a4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c6a6:	693b      	ldr	r3, [r7, #16]
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d113      	bne.n	800c6d4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c6ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6b0:	f383 8811 	msr	BASEPRI, r3
 800c6b4:	f3bf 8f6f 	isb	sy
 800c6b8:	f3bf 8f4f 	dsb	sy
 800c6bc:	60fb      	str	r3, [r7, #12]
}
 800c6be:	bf00      	nop
 800c6c0:	e7fe      	b.n	800c6c0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c6c2:	697b      	ldr	r3, [r7, #20]
 800c6c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c6c8:	f023 0301 	bic.w	r3, r3, #1
 800c6cc:	b2da      	uxtb	r2, r3
 800c6ce:	697b      	ldr	r3, [r7, #20]
 800c6d0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c6d4:	697b      	ldr	r3, [r7, #20]
 800c6d6:	6a1b      	ldr	r3, [r3, #32]
 800c6d8:	6978      	ldr	r0, [r7, #20]
 800c6da:	4798      	blx	r3
}
 800c6dc:	bf00      	nop
 800c6de:	3718      	adds	r7, #24
 800c6e0:	46bd      	mov	sp, r7
 800c6e2:	bd80      	pop	{r7, pc}
 800c6e4:	20001d80 	.word	0x20001d80

0800c6e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b084      	sub	sp, #16
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c6f0:	f107 0308 	add.w	r3, r7, #8
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	f000 f857 	bl	800c7a8 <prvGetNextExpireTime>
 800c6fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c6fc:	68bb      	ldr	r3, [r7, #8]
 800c6fe:	4619      	mov	r1, r3
 800c700:	68f8      	ldr	r0, [r7, #12]
 800c702:	f000 f803 	bl	800c70c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c706:	f000 f8d5 	bl	800c8b4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c70a:	e7f1      	b.n	800c6f0 <prvTimerTask+0x8>

0800c70c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	b084      	sub	sp, #16
 800c710:	af00      	add	r7, sp, #0
 800c712:	6078      	str	r0, [r7, #4]
 800c714:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c716:	f7ff fa71 	bl	800bbfc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c71a:	f107 0308 	add.w	r3, r7, #8
 800c71e:	4618      	mov	r0, r3
 800c720:	f000 f866 	bl	800c7f0 <prvSampleTimeNow>
 800c724:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c726:	68bb      	ldr	r3, [r7, #8]
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d130      	bne.n	800c78e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c72c:	683b      	ldr	r3, [r7, #0]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d10a      	bne.n	800c748 <prvProcessTimerOrBlockTask+0x3c>
 800c732:	687a      	ldr	r2, [r7, #4]
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	429a      	cmp	r2, r3
 800c738:	d806      	bhi.n	800c748 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c73a:	f7ff fa6d 	bl	800bc18 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c73e:	68f9      	ldr	r1, [r7, #12]
 800c740:	6878      	ldr	r0, [r7, #4]
 800c742:	f7ff ff85 	bl	800c650 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c746:	e024      	b.n	800c792 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c748:	683b      	ldr	r3, [r7, #0]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d008      	beq.n	800c760 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c74e:	4b13      	ldr	r3, [pc, #76]	; (800c79c <prvProcessTimerOrBlockTask+0x90>)
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d101      	bne.n	800c75c <prvProcessTimerOrBlockTask+0x50>
 800c758:	2301      	movs	r3, #1
 800c75a:	e000      	b.n	800c75e <prvProcessTimerOrBlockTask+0x52>
 800c75c:	2300      	movs	r3, #0
 800c75e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c760:	4b0f      	ldr	r3, [pc, #60]	; (800c7a0 <prvProcessTimerOrBlockTask+0x94>)
 800c762:	6818      	ldr	r0, [r3, #0]
 800c764:	687a      	ldr	r2, [r7, #4]
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	1ad3      	subs	r3, r2, r3
 800c76a:	683a      	ldr	r2, [r7, #0]
 800c76c:	4619      	mov	r1, r3
 800c76e:	f7fe ffc5 	bl	800b6fc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c772:	f7ff fa51 	bl	800bc18 <xTaskResumeAll>
 800c776:	4603      	mov	r3, r0
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d10a      	bne.n	800c792 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c77c:	4b09      	ldr	r3, [pc, #36]	; (800c7a4 <prvProcessTimerOrBlockTask+0x98>)
 800c77e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c782:	601a      	str	r2, [r3, #0]
 800c784:	f3bf 8f4f 	dsb	sy
 800c788:	f3bf 8f6f 	isb	sy
}
 800c78c:	e001      	b.n	800c792 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c78e:	f7ff fa43 	bl	800bc18 <xTaskResumeAll>
}
 800c792:	bf00      	nop
 800c794:	3710      	adds	r7, #16
 800c796:	46bd      	mov	sp, r7
 800c798:	bd80      	pop	{r7, pc}
 800c79a:	bf00      	nop
 800c79c:	20001d84 	.word	0x20001d84
 800c7a0:	20001d88 	.word	0x20001d88
 800c7a4:	e000ed04 	.word	0xe000ed04

0800c7a8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c7a8:	b480      	push	{r7}
 800c7aa:	b085      	sub	sp, #20
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c7b0:	4b0e      	ldr	r3, [pc, #56]	; (800c7ec <prvGetNextExpireTime+0x44>)
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d101      	bne.n	800c7be <prvGetNextExpireTime+0x16>
 800c7ba:	2201      	movs	r2, #1
 800c7bc:	e000      	b.n	800c7c0 <prvGetNextExpireTime+0x18>
 800c7be:	2200      	movs	r2, #0
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d105      	bne.n	800c7d8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c7cc:	4b07      	ldr	r3, [pc, #28]	; (800c7ec <prvGetNextExpireTime+0x44>)
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	68db      	ldr	r3, [r3, #12]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	60fb      	str	r3, [r7, #12]
 800c7d6:	e001      	b.n	800c7dc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c7d8:	2300      	movs	r3, #0
 800c7da:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c7dc:	68fb      	ldr	r3, [r7, #12]
}
 800c7de:	4618      	mov	r0, r3
 800c7e0:	3714      	adds	r7, #20
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e8:	4770      	bx	lr
 800c7ea:	bf00      	nop
 800c7ec:	20001d80 	.word	0x20001d80

0800c7f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	b084      	sub	sp, #16
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c7f8:	f7ff fa9e 	bl	800bd38 <xTaskGetTickCount>
 800c7fc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c7fe:	4b0b      	ldr	r3, [pc, #44]	; (800c82c <prvSampleTimeNow+0x3c>)
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	68fa      	ldr	r2, [r7, #12]
 800c804:	429a      	cmp	r2, r3
 800c806:	d205      	bcs.n	800c814 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c808:	f000 f936 	bl	800ca78 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	2201      	movs	r2, #1
 800c810:	601a      	str	r2, [r3, #0]
 800c812:	e002      	b.n	800c81a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	2200      	movs	r2, #0
 800c818:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c81a:	4a04      	ldr	r2, [pc, #16]	; (800c82c <prvSampleTimeNow+0x3c>)
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c820:	68fb      	ldr	r3, [r7, #12]
}
 800c822:	4618      	mov	r0, r3
 800c824:	3710      	adds	r7, #16
 800c826:	46bd      	mov	sp, r7
 800c828:	bd80      	pop	{r7, pc}
 800c82a:	bf00      	nop
 800c82c:	20001d90 	.word	0x20001d90

0800c830 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c830:	b580      	push	{r7, lr}
 800c832:	b086      	sub	sp, #24
 800c834:	af00      	add	r7, sp, #0
 800c836:	60f8      	str	r0, [r7, #12]
 800c838:	60b9      	str	r1, [r7, #8]
 800c83a:	607a      	str	r2, [r7, #4]
 800c83c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c83e:	2300      	movs	r3, #0
 800c840:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	68ba      	ldr	r2, [r7, #8]
 800c846:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	68fa      	ldr	r2, [r7, #12]
 800c84c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c84e:	68ba      	ldr	r2, [r7, #8]
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	429a      	cmp	r2, r3
 800c854:	d812      	bhi.n	800c87c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c856:	687a      	ldr	r2, [r7, #4]
 800c858:	683b      	ldr	r3, [r7, #0]
 800c85a:	1ad2      	subs	r2, r2, r3
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	699b      	ldr	r3, [r3, #24]
 800c860:	429a      	cmp	r2, r3
 800c862:	d302      	bcc.n	800c86a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c864:	2301      	movs	r3, #1
 800c866:	617b      	str	r3, [r7, #20]
 800c868:	e01b      	b.n	800c8a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c86a:	4b10      	ldr	r3, [pc, #64]	; (800c8ac <prvInsertTimerInActiveList+0x7c>)
 800c86c:	681a      	ldr	r2, [r3, #0]
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	3304      	adds	r3, #4
 800c872:	4619      	mov	r1, r3
 800c874:	4610      	mov	r0, r2
 800c876:	f7fe f962 	bl	800ab3e <vListInsert>
 800c87a:	e012      	b.n	800c8a2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c87c:	687a      	ldr	r2, [r7, #4]
 800c87e:	683b      	ldr	r3, [r7, #0]
 800c880:	429a      	cmp	r2, r3
 800c882:	d206      	bcs.n	800c892 <prvInsertTimerInActiveList+0x62>
 800c884:	68ba      	ldr	r2, [r7, #8]
 800c886:	683b      	ldr	r3, [r7, #0]
 800c888:	429a      	cmp	r2, r3
 800c88a:	d302      	bcc.n	800c892 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c88c:	2301      	movs	r3, #1
 800c88e:	617b      	str	r3, [r7, #20]
 800c890:	e007      	b.n	800c8a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c892:	4b07      	ldr	r3, [pc, #28]	; (800c8b0 <prvInsertTimerInActiveList+0x80>)
 800c894:	681a      	ldr	r2, [r3, #0]
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	3304      	adds	r3, #4
 800c89a:	4619      	mov	r1, r3
 800c89c:	4610      	mov	r0, r2
 800c89e:	f7fe f94e 	bl	800ab3e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c8a2:	697b      	ldr	r3, [r7, #20]
}
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	3718      	adds	r7, #24
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	bd80      	pop	{r7, pc}
 800c8ac:	20001d84 	.word	0x20001d84
 800c8b0:	20001d80 	.word	0x20001d80

0800c8b4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c8b4:	b580      	push	{r7, lr}
 800c8b6:	b08e      	sub	sp, #56	; 0x38
 800c8b8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c8ba:	e0ca      	b.n	800ca52 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	da18      	bge.n	800c8f4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c8c2:	1d3b      	adds	r3, r7, #4
 800c8c4:	3304      	adds	r3, #4
 800c8c6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c8c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d10a      	bne.n	800c8e4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c8ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8d2:	f383 8811 	msr	BASEPRI, r3
 800c8d6:	f3bf 8f6f 	isb	sy
 800c8da:	f3bf 8f4f 	dsb	sy
 800c8de:	61fb      	str	r3, [r7, #28]
}
 800c8e0:	bf00      	nop
 800c8e2:	e7fe      	b.n	800c8e2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c8e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c8ea:	6850      	ldr	r0, [r2, #4]
 800c8ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c8ee:	6892      	ldr	r2, [r2, #8]
 800c8f0:	4611      	mov	r1, r2
 800c8f2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	f2c0 80aa 	blt.w	800ca50 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c902:	695b      	ldr	r3, [r3, #20]
 800c904:	2b00      	cmp	r3, #0
 800c906:	d004      	beq.n	800c912 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c90a:	3304      	adds	r3, #4
 800c90c:	4618      	mov	r0, r3
 800c90e:	f7fe f94f 	bl	800abb0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c912:	463b      	mov	r3, r7
 800c914:	4618      	mov	r0, r3
 800c916:	f7ff ff6b 	bl	800c7f0 <prvSampleTimeNow>
 800c91a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	2b09      	cmp	r3, #9
 800c920:	f200 8097 	bhi.w	800ca52 <prvProcessReceivedCommands+0x19e>
 800c924:	a201      	add	r2, pc, #4	; (adr r2, 800c92c <prvProcessReceivedCommands+0x78>)
 800c926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c92a:	bf00      	nop
 800c92c:	0800c955 	.word	0x0800c955
 800c930:	0800c955 	.word	0x0800c955
 800c934:	0800c955 	.word	0x0800c955
 800c938:	0800c9c9 	.word	0x0800c9c9
 800c93c:	0800c9dd 	.word	0x0800c9dd
 800c940:	0800ca27 	.word	0x0800ca27
 800c944:	0800c955 	.word	0x0800c955
 800c948:	0800c955 	.word	0x0800c955
 800c94c:	0800c9c9 	.word	0x0800c9c9
 800c950:	0800c9dd 	.word	0x0800c9dd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c956:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c95a:	f043 0301 	orr.w	r3, r3, #1
 800c95e:	b2da      	uxtb	r2, r3
 800c960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c962:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c966:	68ba      	ldr	r2, [r7, #8]
 800c968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c96a:	699b      	ldr	r3, [r3, #24]
 800c96c:	18d1      	adds	r1, r2, r3
 800c96e:	68bb      	ldr	r3, [r7, #8]
 800c970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c972:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c974:	f7ff ff5c 	bl	800c830 <prvInsertTimerInActiveList>
 800c978:	4603      	mov	r3, r0
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d069      	beq.n	800ca52 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c97e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c980:	6a1b      	ldr	r3, [r3, #32]
 800c982:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c984:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c988:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c98c:	f003 0304 	and.w	r3, r3, #4
 800c990:	2b00      	cmp	r3, #0
 800c992:	d05e      	beq.n	800ca52 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c994:	68ba      	ldr	r2, [r7, #8]
 800c996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c998:	699b      	ldr	r3, [r3, #24]
 800c99a:	441a      	add	r2, r3
 800c99c:	2300      	movs	r3, #0
 800c99e:	9300      	str	r3, [sp, #0]
 800c9a0:	2300      	movs	r3, #0
 800c9a2:	2100      	movs	r1, #0
 800c9a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9a6:	f7ff fe05 	bl	800c5b4 <xTimerGenericCommand>
 800c9aa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c9ac:	6a3b      	ldr	r3, [r7, #32]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d14f      	bne.n	800ca52 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c9b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9b6:	f383 8811 	msr	BASEPRI, r3
 800c9ba:	f3bf 8f6f 	isb	sy
 800c9be:	f3bf 8f4f 	dsb	sy
 800c9c2:	61bb      	str	r3, [r7, #24]
}
 800c9c4:	bf00      	nop
 800c9c6:	e7fe      	b.n	800c9c6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c9c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9ce:	f023 0301 	bic.w	r3, r3, #1
 800c9d2:	b2da      	uxtb	r2, r3
 800c9d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c9da:	e03a      	b.n	800ca52 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c9dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9e2:	f043 0301 	orr.w	r3, r3, #1
 800c9e6:	b2da      	uxtb	r2, r3
 800c9e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c9ee:	68ba      	ldr	r2, [r7, #8]
 800c9f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9f2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c9f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9f6:	699b      	ldr	r3, [r3, #24]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d10a      	bne.n	800ca12 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800c9fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca00:	f383 8811 	msr	BASEPRI, r3
 800ca04:	f3bf 8f6f 	isb	sy
 800ca08:	f3bf 8f4f 	dsb	sy
 800ca0c:	617b      	str	r3, [r7, #20]
}
 800ca0e:	bf00      	nop
 800ca10:	e7fe      	b.n	800ca10 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ca12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca14:	699a      	ldr	r2, [r3, #24]
 800ca16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca18:	18d1      	adds	r1, r2, r3
 800ca1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca20:	f7ff ff06 	bl	800c830 <prvInsertTimerInActiveList>
					break;
 800ca24:	e015      	b.n	800ca52 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ca26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca2c:	f003 0302 	and.w	r3, r3, #2
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d103      	bne.n	800ca3c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800ca34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca36:	f000 fbdb 	bl	800d1f0 <vPortFree>
 800ca3a:	e00a      	b.n	800ca52 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ca3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca42:	f023 0301 	bic.w	r3, r3, #1
 800ca46:	b2da      	uxtb	r2, r3
 800ca48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ca4e:	e000      	b.n	800ca52 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800ca50:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ca52:	4b08      	ldr	r3, [pc, #32]	; (800ca74 <prvProcessReceivedCommands+0x1c0>)
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	1d39      	adds	r1, r7, #4
 800ca58:	2200      	movs	r2, #0
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	f7fe fb84 	bl	800b168 <xQueueReceive>
 800ca60:	4603      	mov	r3, r0
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	f47f af2a 	bne.w	800c8bc <prvProcessReceivedCommands+0x8>
	}
}
 800ca68:	bf00      	nop
 800ca6a:	bf00      	nop
 800ca6c:	3730      	adds	r7, #48	; 0x30
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	bd80      	pop	{r7, pc}
 800ca72:	bf00      	nop
 800ca74:	20001d88 	.word	0x20001d88

0800ca78 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ca78:	b580      	push	{r7, lr}
 800ca7a:	b088      	sub	sp, #32
 800ca7c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ca7e:	e048      	b.n	800cb12 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ca80:	4b2d      	ldr	r3, [pc, #180]	; (800cb38 <prvSwitchTimerLists+0xc0>)
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	68db      	ldr	r3, [r3, #12]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca8a:	4b2b      	ldr	r3, [pc, #172]	; (800cb38 <prvSwitchTimerLists+0xc0>)
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	68db      	ldr	r3, [r3, #12]
 800ca90:	68db      	ldr	r3, [r3, #12]
 800ca92:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	3304      	adds	r3, #4
 800ca98:	4618      	mov	r0, r3
 800ca9a:	f7fe f889 	bl	800abb0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	6a1b      	ldr	r3, [r3, #32]
 800caa2:	68f8      	ldr	r0, [r7, #12]
 800caa4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800caac:	f003 0304 	and.w	r3, r3, #4
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d02e      	beq.n	800cb12 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	699b      	ldr	r3, [r3, #24]
 800cab8:	693a      	ldr	r2, [r7, #16]
 800caba:	4413      	add	r3, r2
 800cabc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cabe:	68ba      	ldr	r2, [r7, #8]
 800cac0:	693b      	ldr	r3, [r7, #16]
 800cac2:	429a      	cmp	r2, r3
 800cac4:	d90e      	bls.n	800cae4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	68ba      	ldr	r2, [r7, #8]
 800caca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	68fa      	ldr	r2, [r7, #12]
 800cad0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cad2:	4b19      	ldr	r3, [pc, #100]	; (800cb38 <prvSwitchTimerLists+0xc0>)
 800cad4:	681a      	ldr	r2, [r3, #0]
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	3304      	adds	r3, #4
 800cada:	4619      	mov	r1, r3
 800cadc:	4610      	mov	r0, r2
 800cade:	f7fe f82e 	bl	800ab3e <vListInsert>
 800cae2:	e016      	b.n	800cb12 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cae4:	2300      	movs	r3, #0
 800cae6:	9300      	str	r3, [sp, #0]
 800cae8:	2300      	movs	r3, #0
 800caea:	693a      	ldr	r2, [r7, #16]
 800caec:	2100      	movs	r1, #0
 800caee:	68f8      	ldr	r0, [r7, #12]
 800caf0:	f7ff fd60 	bl	800c5b4 <xTimerGenericCommand>
 800caf4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d10a      	bne.n	800cb12 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800cafc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb00:	f383 8811 	msr	BASEPRI, r3
 800cb04:	f3bf 8f6f 	isb	sy
 800cb08:	f3bf 8f4f 	dsb	sy
 800cb0c:	603b      	str	r3, [r7, #0]
}
 800cb0e:	bf00      	nop
 800cb10:	e7fe      	b.n	800cb10 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cb12:	4b09      	ldr	r3, [pc, #36]	; (800cb38 <prvSwitchTimerLists+0xc0>)
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d1b1      	bne.n	800ca80 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cb1c:	4b06      	ldr	r3, [pc, #24]	; (800cb38 <prvSwitchTimerLists+0xc0>)
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cb22:	4b06      	ldr	r3, [pc, #24]	; (800cb3c <prvSwitchTimerLists+0xc4>)
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	4a04      	ldr	r2, [pc, #16]	; (800cb38 <prvSwitchTimerLists+0xc0>)
 800cb28:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cb2a:	4a04      	ldr	r2, [pc, #16]	; (800cb3c <prvSwitchTimerLists+0xc4>)
 800cb2c:	697b      	ldr	r3, [r7, #20]
 800cb2e:	6013      	str	r3, [r2, #0]
}
 800cb30:	bf00      	nop
 800cb32:	3718      	adds	r7, #24
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bd80      	pop	{r7, pc}
 800cb38:	20001d80 	.word	0x20001d80
 800cb3c:	20001d84 	.word	0x20001d84

0800cb40 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b082      	sub	sp, #8
 800cb44:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cb46:	f000 f965 	bl	800ce14 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cb4a:	4b15      	ldr	r3, [pc, #84]	; (800cba0 <prvCheckForValidListAndQueue+0x60>)
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d120      	bne.n	800cb94 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cb52:	4814      	ldr	r0, [pc, #80]	; (800cba4 <prvCheckForValidListAndQueue+0x64>)
 800cb54:	f7fd ffa2 	bl	800aa9c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cb58:	4813      	ldr	r0, [pc, #76]	; (800cba8 <prvCheckForValidListAndQueue+0x68>)
 800cb5a:	f7fd ff9f 	bl	800aa9c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cb5e:	4b13      	ldr	r3, [pc, #76]	; (800cbac <prvCheckForValidListAndQueue+0x6c>)
 800cb60:	4a10      	ldr	r2, [pc, #64]	; (800cba4 <prvCheckForValidListAndQueue+0x64>)
 800cb62:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cb64:	4b12      	ldr	r3, [pc, #72]	; (800cbb0 <prvCheckForValidListAndQueue+0x70>)
 800cb66:	4a10      	ldr	r2, [pc, #64]	; (800cba8 <prvCheckForValidListAndQueue+0x68>)
 800cb68:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	9300      	str	r3, [sp, #0]
 800cb6e:	4b11      	ldr	r3, [pc, #68]	; (800cbb4 <prvCheckForValidListAndQueue+0x74>)
 800cb70:	4a11      	ldr	r2, [pc, #68]	; (800cbb8 <prvCheckForValidListAndQueue+0x78>)
 800cb72:	2110      	movs	r1, #16
 800cb74:	200a      	movs	r0, #10
 800cb76:	f7fe f8a0 	bl	800acba <xQueueGenericCreateStatic>
 800cb7a:	4603      	mov	r3, r0
 800cb7c:	4a08      	ldr	r2, [pc, #32]	; (800cba0 <prvCheckForValidListAndQueue+0x60>)
 800cb7e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cb80:	4b07      	ldr	r3, [pc, #28]	; (800cba0 <prvCheckForValidListAndQueue+0x60>)
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d005      	beq.n	800cb94 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cb88:	4b05      	ldr	r3, [pc, #20]	; (800cba0 <prvCheckForValidListAndQueue+0x60>)
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	490b      	ldr	r1, [pc, #44]	; (800cbbc <prvCheckForValidListAndQueue+0x7c>)
 800cb8e:	4618      	mov	r0, r3
 800cb90:	f7fe fd8a 	bl	800b6a8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cb94:	f000 f96e 	bl	800ce74 <vPortExitCritical>
}
 800cb98:	bf00      	nop
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	bd80      	pop	{r7, pc}
 800cb9e:	bf00      	nop
 800cba0:	20001d88 	.word	0x20001d88
 800cba4:	20001d58 	.word	0x20001d58
 800cba8:	20001d6c 	.word	0x20001d6c
 800cbac:	20001d80 	.word	0x20001d80
 800cbb0:	20001d84 	.word	0x20001d84
 800cbb4:	20001e34 	.word	0x20001e34
 800cbb8:	20001d94 	.word	0x20001d94
 800cbbc:	08011be0 	.word	0x08011be0

0800cbc0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cbc0:	b480      	push	{r7}
 800cbc2:	b085      	sub	sp, #20
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	60f8      	str	r0, [r7, #12]
 800cbc8:	60b9      	str	r1, [r7, #8]
 800cbca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	3b04      	subs	r3, #4
 800cbd0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cbd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	3b04      	subs	r3, #4
 800cbde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cbe0:	68bb      	ldr	r3, [r7, #8]
 800cbe2:	f023 0201 	bic.w	r2, r3, #1
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	3b04      	subs	r3, #4
 800cbee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cbf0:	4a0c      	ldr	r2, [pc, #48]	; (800cc24 <pxPortInitialiseStack+0x64>)
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	3b14      	subs	r3, #20
 800cbfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cbfc:	687a      	ldr	r2, [r7, #4]
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	3b04      	subs	r3, #4
 800cc06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	f06f 0202 	mvn.w	r2, #2
 800cc0e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	3b20      	subs	r3, #32
 800cc14:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cc16:	68fb      	ldr	r3, [r7, #12]
}
 800cc18:	4618      	mov	r0, r3
 800cc1a:	3714      	adds	r7, #20
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc22:	4770      	bx	lr
 800cc24:	0800cc29 	.word	0x0800cc29

0800cc28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cc28:	b480      	push	{r7}
 800cc2a:	b085      	sub	sp, #20
 800cc2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cc2e:	2300      	movs	r3, #0
 800cc30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cc32:	4b12      	ldr	r3, [pc, #72]	; (800cc7c <prvTaskExitError+0x54>)
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc3a:	d00a      	beq.n	800cc52 <prvTaskExitError+0x2a>
	__asm volatile
 800cc3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc40:	f383 8811 	msr	BASEPRI, r3
 800cc44:	f3bf 8f6f 	isb	sy
 800cc48:	f3bf 8f4f 	dsb	sy
 800cc4c:	60fb      	str	r3, [r7, #12]
}
 800cc4e:	bf00      	nop
 800cc50:	e7fe      	b.n	800cc50 <prvTaskExitError+0x28>
	__asm volatile
 800cc52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc56:	f383 8811 	msr	BASEPRI, r3
 800cc5a:	f3bf 8f6f 	isb	sy
 800cc5e:	f3bf 8f4f 	dsb	sy
 800cc62:	60bb      	str	r3, [r7, #8]
}
 800cc64:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cc66:	bf00      	nop
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d0fc      	beq.n	800cc68 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cc6e:	bf00      	nop
 800cc70:	bf00      	nop
 800cc72:	3714      	adds	r7, #20
 800cc74:	46bd      	mov	sp, r7
 800cc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc7a:	4770      	bx	lr
 800cc7c:	20000068 	.word	0x20000068

0800cc80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cc80:	4b07      	ldr	r3, [pc, #28]	; (800cca0 <pxCurrentTCBConst2>)
 800cc82:	6819      	ldr	r1, [r3, #0]
 800cc84:	6808      	ldr	r0, [r1, #0]
 800cc86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc8a:	f380 8809 	msr	PSP, r0
 800cc8e:	f3bf 8f6f 	isb	sy
 800cc92:	f04f 0000 	mov.w	r0, #0
 800cc96:	f380 8811 	msr	BASEPRI, r0
 800cc9a:	4770      	bx	lr
 800cc9c:	f3af 8000 	nop.w

0800cca0 <pxCurrentTCBConst2>:
 800cca0:	20001858 	.word	0x20001858
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cca4:	bf00      	nop
 800cca6:	bf00      	nop

0800cca8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cca8:	4808      	ldr	r0, [pc, #32]	; (800cccc <prvPortStartFirstTask+0x24>)
 800ccaa:	6800      	ldr	r0, [r0, #0]
 800ccac:	6800      	ldr	r0, [r0, #0]
 800ccae:	f380 8808 	msr	MSP, r0
 800ccb2:	f04f 0000 	mov.w	r0, #0
 800ccb6:	f380 8814 	msr	CONTROL, r0
 800ccba:	b662      	cpsie	i
 800ccbc:	b661      	cpsie	f
 800ccbe:	f3bf 8f4f 	dsb	sy
 800ccc2:	f3bf 8f6f 	isb	sy
 800ccc6:	df00      	svc	0
 800ccc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ccca:	bf00      	nop
 800cccc:	e000ed08 	.word	0xe000ed08

0800ccd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b086      	sub	sp, #24
 800ccd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ccd6:	4b46      	ldr	r3, [pc, #280]	; (800cdf0 <xPortStartScheduler+0x120>)
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	4a46      	ldr	r2, [pc, #280]	; (800cdf4 <xPortStartScheduler+0x124>)
 800ccdc:	4293      	cmp	r3, r2
 800ccde:	d10a      	bne.n	800ccf6 <xPortStartScheduler+0x26>
	__asm volatile
 800cce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cce4:	f383 8811 	msr	BASEPRI, r3
 800cce8:	f3bf 8f6f 	isb	sy
 800ccec:	f3bf 8f4f 	dsb	sy
 800ccf0:	613b      	str	r3, [r7, #16]
}
 800ccf2:	bf00      	nop
 800ccf4:	e7fe      	b.n	800ccf4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ccf6:	4b3e      	ldr	r3, [pc, #248]	; (800cdf0 <xPortStartScheduler+0x120>)
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	4a3f      	ldr	r2, [pc, #252]	; (800cdf8 <xPortStartScheduler+0x128>)
 800ccfc:	4293      	cmp	r3, r2
 800ccfe:	d10a      	bne.n	800cd16 <xPortStartScheduler+0x46>
	__asm volatile
 800cd00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd04:	f383 8811 	msr	BASEPRI, r3
 800cd08:	f3bf 8f6f 	isb	sy
 800cd0c:	f3bf 8f4f 	dsb	sy
 800cd10:	60fb      	str	r3, [r7, #12]
}
 800cd12:	bf00      	nop
 800cd14:	e7fe      	b.n	800cd14 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cd16:	4b39      	ldr	r3, [pc, #228]	; (800cdfc <xPortStartScheduler+0x12c>)
 800cd18:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cd1a:	697b      	ldr	r3, [r7, #20]
 800cd1c:	781b      	ldrb	r3, [r3, #0]
 800cd1e:	b2db      	uxtb	r3, r3
 800cd20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cd22:	697b      	ldr	r3, [r7, #20]
 800cd24:	22ff      	movs	r2, #255	; 0xff
 800cd26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cd28:	697b      	ldr	r3, [r7, #20]
 800cd2a:	781b      	ldrb	r3, [r3, #0]
 800cd2c:	b2db      	uxtb	r3, r3
 800cd2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cd30:	78fb      	ldrb	r3, [r7, #3]
 800cd32:	b2db      	uxtb	r3, r3
 800cd34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cd38:	b2da      	uxtb	r2, r3
 800cd3a:	4b31      	ldr	r3, [pc, #196]	; (800ce00 <xPortStartScheduler+0x130>)
 800cd3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cd3e:	4b31      	ldr	r3, [pc, #196]	; (800ce04 <xPortStartScheduler+0x134>)
 800cd40:	2207      	movs	r2, #7
 800cd42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cd44:	e009      	b.n	800cd5a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800cd46:	4b2f      	ldr	r3, [pc, #188]	; (800ce04 <xPortStartScheduler+0x134>)
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	3b01      	subs	r3, #1
 800cd4c:	4a2d      	ldr	r2, [pc, #180]	; (800ce04 <xPortStartScheduler+0x134>)
 800cd4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cd50:	78fb      	ldrb	r3, [r7, #3]
 800cd52:	b2db      	uxtb	r3, r3
 800cd54:	005b      	lsls	r3, r3, #1
 800cd56:	b2db      	uxtb	r3, r3
 800cd58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cd5a:	78fb      	ldrb	r3, [r7, #3]
 800cd5c:	b2db      	uxtb	r3, r3
 800cd5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd62:	2b80      	cmp	r3, #128	; 0x80
 800cd64:	d0ef      	beq.n	800cd46 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cd66:	4b27      	ldr	r3, [pc, #156]	; (800ce04 <xPortStartScheduler+0x134>)
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	f1c3 0307 	rsb	r3, r3, #7
 800cd6e:	2b04      	cmp	r3, #4
 800cd70:	d00a      	beq.n	800cd88 <xPortStartScheduler+0xb8>
	__asm volatile
 800cd72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd76:	f383 8811 	msr	BASEPRI, r3
 800cd7a:	f3bf 8f6f 	isb	sy
 800cd7e:	f3bf 8f4f 	dsb	sy
 800cd82:	60bb      	str	r3, [r7, #8]
}
 800cd84:	bf00      	nop
 800cd86:	e7fe      	b.n	800cd86 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cd88:	4b1e      	ldr	r3, [pc, #120]	; (800ce04 <xPortStartScheduler+0x134>)
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	021b      	lsls	r3, r3, #8
 800cd8e:	4a1d      	ldr	r2, [pc, #116]	; (800ce04 <xPortStartScheduler+0x134>)
 800cd90:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cd92:	4b1c      	ldr	r3, [pc, #112]	; (800ce04 <xPortStartScheduler+0x134>)
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cd9a:	4a1a      	ldr	r2, [pc, #104]	; (800ce04 <xPortStartScheduler+0x134>)
 800cd9c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	b2da      	uxtb	r2, r3
 800cda2:	697b      	ldr	r3, [r7, #20]
 800cda4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cda6:	4b18      	ldr	r3, [pc, #96]	; (800ce08 <xPortStartScheduler+0x138>)
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	4a17      	ldr	r2, [pc, #92]	; (800ce08 <xPortStartScheduler+0x138>)
 800cdac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cdb0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cdb2:	4b15      	ldr	r3, [pc, #84]	; (800ce08 <xPortStartScheduler+0x138>)
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	4a14      	ldr	r2, [pc, #80]	; (800ce08 <xPortStartScheduler+0x138>)
 800cdb8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cdbc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cdbe:	f000 f8dd 	bl	800cf7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cdc2:	4b12      	ldr	r3, [pc, #72]	; (800ce0c <xPortStartScheduler+0x13c>)
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cdc8:	f000 f8fc 	bl	800cfc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cdcc:	4b10      	ldr	r3, [pc, #64]	; (800ce10 <xPortStartScheduler+0x140>)
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	4a0f      	ldr	r2, [pc, #60]	; (800ce10 <xPortStartScheduler+0x140>)
 800cdd2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cdd6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cdd8:	f7ff ff66 	bl	800cca8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cddc:	f7ff f852 	bl	800be84 <vTaskSwitchContext>
	prvTaskExitError();
 800cde0:	f7ff ff22 	bl	800cc28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cde4:	2300      	movs	r3, #0
}
 800cde6:	4618      	mov	r0, r3
 800cde8:	3718      	adds	r7, #24
 800cdea:	46bd      	mov	sp, r7
 800cdec:	bd80      	pop	{r7, pc}
 800cdee:	bf00      	nop
 800cdf0:	e000ed00 	.word	0xe000ed00
 800cdf4:	410fc271 	.word	0x410fc271
 800cdf8:	410fc270 	.word	0x410fc270
 800cdfc:	e000e400 	.word	0xe000e400
 800ce00:	20001e84 	.word	0x20001e84
 800ce04:	20001e88 	.word	0x20001e88
 800ce08:	e000ed20 	.word	0xe000ed20
 800ce0c:	20000068 	.word	0x20000068
 800ce10:	e000ef34 	.word	0xe000ef34

0800ce14 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ce14:	b480      	push	{r7}
 800ce16:	b083      	sub	sp, #12
 800ce18:	af00      	add	r7, sp, #0
	__asm volatile
 800ce1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce1e:	f383 8811 	msr	BASEPRI, r3
 800ce22:	f3bf 8f6f 	isb	sy
 800ce26:	f3bf 8f4f 	dsb	sy
 800ce2a:	607b      	str	r3, [r7, #4]
}
 800ce2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ce2e:	4b0f      	ldr	r3, [pc, #60]	; (800ce6c <vPortEnterCritical+0x58>)
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	3301      	adds	r3, #1
 800ce34:	4a0d      	ldr	r2, [pc, #52]	; (800ce6c <vPortEnterCritical+0x58>)
 800ce36:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ce38:	4b0c      	ldr	r3, [pc, #48]	; (800ce6c <vPortEnterCritical+0x58>)
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	2b01      	cmp	r3, #1
 800ce3e:	d10f      	bne.n	800ce60 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ce40:	4b0b      	ldr	r3, [pc, #44]	; (800ce70 <vPortEnterCritical+0x5c>)
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	b2db      	uxtb	r3, r3
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d00a      	beq.n	800ce60 <vPortEnterCritical+0x4c>
	__asm volatile
 800ce4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce4e:	f383 8811 	msr	BASEPRI, r3
 800ce52:	f3bf 8f6f 	isb	sy
 800ce56:	f3bf 8f4f 	dsb	sy
 800ce5a:	603b      	str	r3, [r7, #0]
}
 800ce5c:	bf00      	nop
 800ce5e:	e7fe      	b.n	800ce5e <vPortEnterCritical+0x4a>
	}
}
 800ce60:	bf00      	nop
 800ce62:	370c      	adds	r7, #12
 800ce64:	46bd      	mov	sp, r7
 800ce66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce6a:	4770      	bx	lr
 800ce6c:	20000068 	.word	0x20000068
 800ce70:	e000ed04 	.word	0xe000ed04

0800ce74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ce74:	b480      	push	{r7}
 800ce76:	b083      	sub	sp, #12
 800ce78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ce7a:	4b12      	ldr	r3, [pc, #72]	; (800cec4 <vPortExitCritical+0x50>)
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d10a      	bne.n	800ce98 <vPortExitCritical+0x24>
	__asm volatile
 800ce82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce86:	f383 8811 	msr	BASEPRI, r3
 800ce8a:	f3bf 8f6f 	isb	sy
 800ce8e:	f3bf 8f4f 	dsb	sy
 800ce92:	607b      	str	r3, [r7, #4]
}
 800ce94:	bf00      	nop
 800ce96:	e7fe      	b.n	800ce96 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ce98:	4b0a      	ldr	r3, [pc, #40]	; (800cec4 <vPortExitCritical+0x50>)
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	3b01      	subs	r3, #1
 800ce9e:	4a09      	ldr	r2, [pc, #36]	; (800cec4 <vPortExitCritical+0x50>)
 800cea0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cea2:	4b08      	ldr	r3, [pc, #32]	; (800cec4 <vPortExitCritical+0x50>)
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d105      	bne.n	800ceb6 <vPortExitCritical+0x42>
 800ceaa:	2300      	movs	r3, #0
 800ceac:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	f383 8811 	msr	BASEPRI, r3
}
 800ceb4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ceb6:	bf00      	nop
 800ceb8:	370c      	adds	r7, #12
 800ceba:	46bd      	mov	sp, r7
 800cebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec0:	4770      	bx	lr
 800cec2:	bf00      	nop
 800cec4:	20000068 	.word	0x20000068
	...

0800ced0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ced0:	f3ef 8009 	mrs	r0, PSP
 800ced4:	f3bf 8f6f 	isb	sy
 800ced8:	4b15      	ldr	r3, [pc, #84]	; (800cf30 <pxCurrentTCBConst>)
 800ceda:	681a      	ldr	r2, [r3, #0]
 800cedc:	f01e 0f10 	tst.w	lr, #16
 800cee0:	bf08      	it	eq
 800cee2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cee6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ceea:	6010      	str	r0, [r2, #0]
 800ceec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cef0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cef4:	f380 8811 	msr	BASEPRI, r0
 800cef8:	f3bf 8f4f 	dsb	sy
 800cefc:	f3bf 8f6f 	isb	sy
 800cf00:	f7fe ffc0 	bl	800be84 <vTaskSwitchContext>
 800cf04:	f04f 0000 	mov.w	r0, #0
 800cf08:	f380 8811 	msr	BASEPRI, r0
 800cf0c:	bc09      	pop	{r0, r3}
 800cf0e:	6819      	ldr	r1, [r3, #0]
 800cf10:	6808      	ldr	r0, [r1, #0]
 800cf12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf16:	f01e 0f10 	tst.w	lr, #16
 800cf1a:	bf08      	it	eq
 800cf1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cf20:	f380 8809 	msr	PSP, r0
 800cf24:	f3bf 8f6f 	isb	sy
 800cf28:	4770      	bx	lr
 800cf2a:	bf00      	nop
 800cf2c:	f3af 8000 	nop.w

0800cf30 <pxCurrentTCBConst>:
 800cf30:	20001858 	.word	0x20001858
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cf34:	bf00      	nop
 800cf36:	bf00      	nop

0800cf38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cf38:	b580      	push	{r7, lr}
 800cf3a:	b082      	sub	sp, #8
 800cf3c:	af00      	add	r7, sp, #0
	__asm volatile
 800cf3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf42:	f383 8811 	msr	BASEPRI, r3
 800cf46:	f3bf 8f6f 	isb	sy
 800cf4a:	f3bf 8f4f 	dsb	sy
 800cf4e:	607b      	str	r3, [r7, #4]
}
 800cf50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cf52:	f7fe ff01 	bl	800bd58 <xTaskIncrementTick>
 800cf56:	4603      	mov	r3, r0
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d003      	beq.n	800cf64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cf5c:	4b06      	ldr	r3, [pc, #24]	; (800cf78 <xPortSysTickHandler+0x40>)
 800cf5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf62:	601a      	str	r2, [r3, #0]
 800cf64:	2300      	movs	r3, #0
 800cf66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	f383 8811 	msr	BASEPRI, r3
}
 800cf6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cf70:	bf00      	nop
 800cf72:	3708      	adds	r7, #8
 800cf74:	46bd      	mov	sp, r7
 800cf76:	bd80      	pop	{r7, pc}
 800cf78:	e000ed04 	.word	0xe000ed04

0800cf7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cf7c:	b480      	push	{r7}
 800cf7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cf80:	4b0b      	ldr	r3, [pc, #44]	; (800cfb0 <vPortSetupTimerInterrupt+0x34>)
 800cf82:	2200      	movs	r2, #0
 800cf84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cf86:	4b0b      	ldr	r3, [pc, #44]	; (800cfb4 <vPortSetupTimerInterrupt+0x38>)
 800cf88:	2200      	movs	r2, #0
 800cf8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cf8c:	4b0a      	ldr	r3, [pc, #40]	; (800cfb8 <vPortSetupTimerInterrupt+0x3c>)
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	4a0a      	ldr	r2, [pc, #40]	; (800cfbc <vPortSetupTimerInterrupt+0x40>)
 800cf92:	fba2 2303 	umull	r2, r3, r2, r3
 800cf96:	099b      	lsrs	r3, r3, #6
 800cf98:	4a09      	ldr	r2, [pc, #36]	; (800cfc0 <vPortSetupTimerInterrupt+0x44>)
 800cf9a:	3b01      	subs	r3, #1
 800cf9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cf9e:	4b04      	ldr	r3, [pc, #16]	; (800cfb0 <vPortSetupTimerInterrupt+0x34>)
 800cfa0:	2207      	movs	r2, #7
 800cfa2:	601a      	str	r2, [r3, #0]
}
 800cfa4:	bf00      	nop
 800cfa6:	46bd      	mov	sp, r7
 800cfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfac:	4770      	bx	lr
 800cfae:	bf00      	nop
 800cfb0:	e000e010 	.word	0xe000e010
 800cfb4:	e000e018 	.word	0xe000e018
 800cfb8:	2000005c 	.word	0x2000005c
 800cfbc:	10624dd3 	.word	0x10624dd3
 800cfc0:	e000e014 	.word	0xe000e014

0800cfc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cfc4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cfd4 <vPortEnableVFP+0x10>
 800cfc8:	6801      	ldr	r1, [r0, #0]
 800cfca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cfce:	6001      	str	r1, [r0, #0]
 800cfd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cfd2:	bf00      	nop
 800cfd4:	e000ed88 	.word	0xe000ed88

0800cfd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cfd8:	b480      	push	{r7}
 800cfda:	b085      	sub	sp, #20
 800cfdc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cfde:	f3ef 8305 	mrs	r3, IPSR
 800cfe2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	2b0f      	cmp	r3, #15
 800cfe8:	d914      	bls.n	800d014 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cfea:	4a17      	ldr	r2, [pc, #92]	; (800d048 <vPortValidateInterruptPriority+0x70>)
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	4413      	add	r3, r2
 800cff0:	781b      	ldrb	r3, [r3, #0]
 800cff2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cff4:	4b15      	ldr	r3, [pc, #84]	; (800d04c <vPortValidateInterruptPriority+0x74>)
 800cff6:	781b      	ldrb	r3, [r3, #0]
 800cff8:	7afa      	ldrb	r2, [r7, #11]
 800cffa:	429a      	cmp	r2, r3
 800cffc:	d20a      	bcs.n	800d014 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800cffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d002:	f383 8811 	msr	BASEPRI, r3
 800d006:	f3bf 8f6f 	isb	sy
 800d00a:	f3bf 8f4f 	dsb	sy
 800d00e:	607b      	str	r3, [r7, #4]
}
 800d010:	bf00      	nop
 800d012:	e7fe      	b.n	800d012 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d014:	4b0e      	ldr	r3, [pc, #56]	; (800d050 <vPortValidateInterruptPriority+0x78>)
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d01c:	4b0d      	ldr	r3, [pc, #52]	; (800d054 <vPortValidateInterruptPriority+0x7c>)
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	429a      	cmp	r2, r3
 800d022:	d90a      	bls.n	800d03a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d024:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d028:	f383 8811 	msr	BASEPRI, r3
 800d02c:	f3bf 8f6f 	isb	sy
 800d030:	f3bf 8f4f 	dsb	sy
 800d034:	603b      	str	r3, [r7, #0]
}
 800d036:	bf00      	nop
 800d038:	e7fe      	b.n	800d038 <vPortValidateInterruptPriority+0x60>
	}
 800d03a:	bf00      	nop
 800d03c:	3714      	adds	r7, #20
 800d03e:	46bd      	mov	sp, r7
 800d040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d044:	4770      	bx	lr
 800d046:	bf00      	nop
 800d048:	e000e3f0 	.word	0xe000e3f0
 800d04c:	20001e84 	.word	0x20001e84
 800d050:	e000ed0c 	.word	0xe000ed0c
 800d054:	20001e88 	.word	0x20001e88

0800d058 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b08a      	sub	sp, #40	; 0x28
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d060:	2300      	movs	r3, #0
 800d062:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d064:	f7fe fdca 	bl	800bbfc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d068:	4b5b      	ldr	r3, [pc, #364]	; (800d1d8 <pvPortMalloc+0x180>)
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d101      	bne.n	800d074 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d070:	f000 f920 	bl	800d2b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d074:	4b59      	ldr	r3, [pc, #356]	; (800d1dc <pvPortMalloc+0x184>)
 800d076:	681a      	ldr	r2, [r3, #0]
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	4013      	ands	r3, r2
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	f040 8093 	bne.w	800d1a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d01d      	beq.n	800d0c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d088:	2208      	movs	r2, #8
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	4413      	add	r3, r2
 800d08e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	f003 0307 	and.w	r3, r3, #7
 800d096:	2b00      	cmp	r3, #0
 800d098:	d014      	beq.n	800d0c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	f023 0307 	bic.w	r3, r3, #7
 800d0a0:	3308      	adds	r3, #8
 800d0a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	f003 0307 	and.w	r3, r3, #7
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d00a      	beq.n	800d0c4 <pvPortMalloc+0x6c>
	__asm volatile
 800d0ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0b2:	f383 8811 	msr	BASEPRI, r3
 800d0b6:	f3bf 8f6f 	isb	sy
 800d0ba:	f3bf 8f4f 	dsb	sy
 800d0be:	617b      	str	r3, [r7, #20]
}
 800d0c0:	bf00      	nop
 800d0c2:	e7fe      	b.n	800d0c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d06e      	beq.n	800d1a8 <pvPortMalloc+0x150>
 800d0ca:	4b45      	ldr	r3, [pc, #276]	; (800d1e0 <pvPortMalloc+0x188>)
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	687a      	ldr	r2, [r7, #4]
 800d0d0:	429a      	cmp	r2, r3
 800d0d2:	d869      	bhi.n	800d1a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d0d4:	4b43      	ldr	r3, [pc, #268]	; (800d1e4 <pvPortMalloc+0x18c>)
 800d0d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d0d8:	4b42      	ldr	r3, [pc, #264]	; (800d1e4 <pvPortMalloc+0x18c>)
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d0de:	e004      	b.n	800d0ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d0e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d0e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d0ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ec:	685b      	ldr	r3, [r3, #4]
 800d0ee:	687a      	ldr	r2, [r7, #4]
 800d0f0:	429a      	cmp	r2, r3
 800d0f2:	d903      	bls.n	800d0fc <pvPortMalloc+0xa4>
 800d0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d1f1      	bne.n	800d0e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d0fc:	4b36      	ldr	r3, [pc, #216]	; (800d1d8 <pvPortMalloc+0x180>)
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d102:	429a      	cmp	r2, r3
 800d104:	d050      	beq.n	800d1a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d106:	6a3b      	ldr	r3, [r7, #32]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	2208      	movs	r2, #8
 800d10c:	4413      	add	r3, r2
 800d10e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d112:	681a      	ldr	r2, [r3, #0]
 800d114:	6a3b      	ldr	r3, [r7, #32]
 800d116:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d11a:	685a      	ldr	r2, [r3, #4]
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	1ad2      	subs	r2, r2, r3
 800d120:	2308      	movs	r3, #8
 800d122:	005b      	lsls	r3, r3, #1
 800d124:	429a      	cmp	r2, r3
 800d126:	d91f      	bls.n	800d168 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d128:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	4413      	add	r3, r2
 800d12e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d130:	69bb      	ldr	r3, [r7, #24]
 800d132:	f003 0307 	and.w	r3, r3, #7
 800d136:	2b00      	cmp	r3, #0
 800d138:	d00a      	beq.n	800d150 <pvPortMalloc+0xf8>
	__asm volatile
 800d13a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d13e:	f383 8811 	msr	BASEPRI, r3
 800d142:	f3bf 8f6f 	isb	sy
 800d146:	f3bf 8f4f 	dsb	sy
 800d14a:	613b      	str	r3, [r7, #16]
}
 800d14c:	bf00      	nop
 800d14e:	e7fe      	b.n	800d14e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d152:	685a      	ldr	r2, [r3, #4]
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	1ad2      	subs	r2, r2, r3
 800d158:	69bb      	ldr	r3, [r7, #24]
 800d15a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d15c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d15e:	687a      	ldr	r2, [r7, #4]
 800d160:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d162:	69b8      	ldr	r0, [r7, #24]
 800d164:	f000 f908 	bl	800d378 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d168:	4b1d      	ldr	r3, [pc, #116]	; (800d1e0 <pvPortMalloc+0x188>)
 800d16a:	681a      	ldr	r2, [r3, #0]
 800d16c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d16e:	685b      	ldr	r3, [r3, #4]
 800d170:	1ad3      	subs	r3, r2, r3
 800d172:	4a1b      	ldr	r2, [pc, #108]	; (800d1e0 <pvPortMalloc+0x188>)
 800d174:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d176:	4b1a      	ldr	r3, [pc, #104]	; (800d1e0 <pvPortMalloc+0x188>)
 800d178:	681a      	ldr	r2, [r3, #0]
 800d17a:	4b1b      	ldr	r3, [pc, #108]	; (800d1e8 <pvPortMalloc+0x190>)
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	429a      	cmp	r2, r3
 800d180:	d203      	bcs.n	800d18a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d182:	4b17      	ldr	r3, [pc, #92]	; (800d1e0 <pvPortMalloc+0x188>)
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	4a18      	ldr	r2, [pc, #96]	; (800d1e8 <pvPortMalloc+0x190>)
 800d188:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d18a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d18c:	685a      	ldr	r2, [r3, #4]
 800d18e:	4b13      	ldr	r3, [pc, #76]	; (800d1dc <pvPortMalloc+0x184>)
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	431a      	orrs	r2, r3
 800d194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d196:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d19a:	2200      	movs	r2, #0
 800d19c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d19e:	4b13      	ldr	r3, [pc, #76]	; (800d1ec <pvPortMalloc+0x194>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	3301      	adds	r3, #1
 800d1a4:	4a11      	ldr	r2, [pc, #68]	; (800d1ec <pvPortMalloc+0x194>)
 800d1a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d1a8:	f7fe fd36 	bl	800bc18 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d1ac:	69fb      	ldr	r3, [r7, #28]
 800d1ae:	f003 0307 	and.w	r3, r3, #7
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d00a      	beq.n	800d1cc <pvPortMalloc+0x174>
	__asm volatile
 800d1b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1ba:	f383 8811 	msr	BASEPRI, r3
 800d1be:	f3bf 8f6f 	isb	sy
 800d1c2:	f3bf 8f4f 	dsb	sy
 800d1c6:	60fb      	str	r3, [r7, #12]
}
 800d1c8:	bf00      	nop
 800d1ca:	e7fe      	b.n	800d1ca <pvPortMalloc+0x172>
	return pvReturn;
 800d1cc:	69fb      	ldr	r3, [r7, #28]
}
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	3728      	adds	r7, #40	; 0x28
 800d1d2:	46bd      	mov	sp, r7
 800d1d4:	bd80      	pop	{r7, pc}
 800d1d6:	bf00      	nop
 800d1d8:	20005a94 	.word	0x20005a94
 800d1dc:	20005aa8 	.word	0x20005aa8
 800d1e0:	20005a98 	.word	0x20005a98
 800d1e4:	20005a8c 	.word	0x20005a8c
 800d1e8:	20005a9c 	.word	0x20005a9c
 800d1ec:	20005aa0 	.word	0x20005aa0

0800d1f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d1f0:	b580      	push	{r7, lr}
 800d1f2:	b086      	sub	sp, #24
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d04d      	beq.n	800d29e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d202:	2308      	movs	r3, #8
 800d204:	425b      	negs	r3, r3
 800d206:	697a      	ldr	r2, [r7, #20]
 800d208:	4413      	add	r3, r2
 800d20a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d20c:	697b      	ldr	r3, [r7, #20]
 800d20e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d210:	693b      	ldr	r3, [r7, #16]
 800d212:	685a      	ldr	r2, [r3, #4]
 800d214:	4b24      	ldr	r3, [pc, #144]	; (800d2a8 <vPortFree+0xb8>)
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	4013      	ands	r3, r2
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d10a      	bne.n	800d234 <vPortFree+0x44>
	__asm volatile
 800d21e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d222:	f383 8811 	msr	BASEPRI, r3
 800d226:	f3bf 8f6f 	isb	sy
 800d22a:	f3bf 8f4f 	dsb	sy
 800d22e:	60fb      	str	r3, [r7, #12]
}
 800d230:	bf00      	nop
 800d232:	e7fe      	b.n	800d232 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d234:	693b      	ldr	r3, [r7, #16]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d00a      	beq.n	800d252 <vPortFree+0x62>
	__asm volatile
 800d23c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d240:	f383 8811 	msr	BASEPRI, r3
 800d244:	f3bf 8f6f 	isb	sy
 800d248:	f3bf 8f4f 	dsb	sy
 800d24c:	60bb      	str	r3, [r7, #8]
}
 800d24e:	bf00      	nop
 800d250:	e7fe      	b.n	800d250 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d252:	693b      	ldr	r3, [r7, #16]
 800d254:	685a      	ldr	r2, [r3, #4]
 800d256:	4b14      	ldr	r3, [pc, #80]	; (800d2a8 <vPortFree+0xb8>)
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	4013      	ands	r3, r2
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d01e      	beq.n	800d29e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d260:	693b      	ldr	r3, [r7, #16]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d11a      	bne.n	800d29e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d268:	693b      	ldr	r3, [r7, #16]
 800d26a:	685a      	ldr	r2, [r3, #4]
 800d26c:	4b0e      	ldr	r3, [pc, #56]	; (800d2a8 <vPortFree+0xb8>)
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	43db      	mvns	r3, r3
 800d272:	401a      	ands	r2, r3
 800d274:	693b      	ldr	r3, [r7, #16]
 800d276:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d278:	f7fe fcc0 	bl	800bbfc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d27c:	693b      	ldr	r3, [r7, #16]
 800d27e:	685a      	ldr	r2, [r3, #4]
 800d280:	4b0a      	ldr	r3, [pc, #40]	; (800d2ac <vPortFree+0xbc>)
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	4413      	add	r3, r2
 800d286:	4a09      	ldr	r2, [pc, #36]	; (800d2ac <vPortFree+0xbc>)
 800d288:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d28a:	6938      	ldr	r0, [r7, #16]
 800d28c:	f000 f874 	bl	800d378 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d290:	4b07      	ldr	r3, [pc, #28]	; (800d2b0 <vPortFree+0xc0>)
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	3301      	adds	r3, #1
 800d296:	4a06      	ldr	r2, [pc, #24]	; (800d2b0 <vPortFree+0xc0>)
 800d298:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d29a:	f7fe fcbd 	bl	800bc18 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d29e:	bf00      	nop
 800d2a0:	3718      	adds	r7, #24
 800d2a2:	46bd      	mov	sp, r7
 800d2a4:	bd80      	pop	{r7, pc}
 800d2a6:	bf00      	nop
 800d2a8:	20005aa8 	.word	0x20005aa8
 800d2ac:	20005a98 	.word	0x20005a98
 800d2b0:	20005aa4 	.word	0x20005aa4

0800d2b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d2b4:	b480      	push	{r7}
 800d2b6:	b085      	sub	sp, #20
 800d2b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d2ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d2be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d2c0:	4b27      	ldr	r3, [pc, #156]	; (800d360 <prvHeapInit+0xac>)
 800d2c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	f003 0307 	and.w	r3, r3, #7
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d00c      	beq.n	800d2e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	3307      	adds	r3, #7
 800d2d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	f023 0307 	bic.w	r3, r3, #7
 800d2da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d2dc:	68ba      	ldr	r2, [r7, #8]
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	1ad3      	subs	r3, r2, r3
 800d2e2:	4a1f      	ldr	r2, [pc, #124]	; (800d360 <prvHeapInit+0xac>)
 800d2e4:	4413      	add	r3, r2
 800d2e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d2ec:	4a1d      	ldr	r2, [pc, #116]	; (800d364 <prvHeapInit+0xb0>)
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d2f2:	4b1c      	ldr	r3, [pc, #112]	; (800d364 <prvHeapInit+0xb0>)
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	68ba      	ldr	r2, [r7, #8]
 800d2fc:	4413      	add	r3, r2
 800d2fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d300:	2208      	movs	r2, #8
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	1a9b      	subs	r3, r3, r2
 800d306:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	f023 0307 	bic.w	r3, r3, #7
 800d30e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	4a15      	ldr	r2, [pc, #84]	; (800d368 <prvHeapInit+0xb4>)
 800d314:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d316:	4b14      	ldr	r3, [pc, #80]	; (800d368 <prvHeapInit+0xb4>)
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	2200      	movs	r2, #0
 800d31c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d31e:	4b12      	ldr	r3, [pc, #72]	; (800d368 <prvHeapInit+0xb4>)
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	2200      	movs	r2, #0
 800d324:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d32a:	683b      	ldr	r3, [r7, #0]
 800d32c:	68fa      	ldr	r2, [r7, #12]
 800d32e:	1ad2      	subs	r2, r2, r3
 800d330:	683b      	ldr	r3, [r7, #0]
 800d332:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d334:	4b0c      	ldr	r3, [pc, #48]	; (800d368 <prvHeapInit+0xb4>)
 800d336:	681a      	ldr	r2, [r3, #0]
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	685b      	ldr	r3, [r3, #4]
 800d340:	4a0a      	ldr	r2, [pc, #40]	; (800d36c <prvHeapInit+0xb8>)
 800d342:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	685b      	ldr	r3, [r3, #4]
 800d348:	4a09      	ldr	r2, [pc, #36]	; (800d370 <prvHeapInit+0xbc>)
 800d34a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d34c:	4b09      	ldr	r3, [pc, #36]	; (800d374 <prvHeapInit+0xc0>)
 800d34e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d352:	601a      	str	r2, [r3, #0]
}
 800d354:	bf00      	nop
 800d356:	3714      	adds	r7, #20
 800d358:	46bd      	mov	sp, r7
 800d35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35e:	4770      	bx	lr
 800d360:	20001e8c 	.word	0x20001e8c
 800d364:	20005a8c 	.word	0x20005a8c
 800d368:	20005a94 	.word	0x20005a94
 800d36c:	20005a9c 	.word	0x20005a9c
 800d370:	20005a98 	.word	0x20005a98
 800d374:	20005aa8 	.word	0x20005aa8

0800d378 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d378:	b480      	push	{r7}
 800d37a:	b085      	sub	sp, #20
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d380:	4b28      	ldr	r3, [pc, #160]	; (800d424 <prvInsertBlockIntoFreeList+0xac>)
 800d382:	60fb      	str	r3, [r7, #12]
 800d384:	e002      	b.n	800d38c <prvInsertBlockIntoFreeList+0x14>
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	60fb      	str	r3, [r7, #12]
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	687a      	ldr	r2, [r7, #4]
 800d392:	429a      	cmp	r2, r3
 800d394:	d8f7      	bhi.n	800d386 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	685b      	ldr	r3, [r3, #4]
 800d39e:	68ba      	ldr	r2, [r7, #8]
 800d3a0:	4413      	add	r3, r2
 800d3a2:	687a      	ldr	r2, [r7, #4]
 800d3a4:	429a      	cmp	r2, r3
 800d3a6:	d108      	bne.n	800d3ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	685a      	ldr	r2, [r3, #4]
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	685b      	ldr	r3, [r3, #4]
 800d3b0:	441a      	add	r2, r3
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	685b      	ldr	r3, [r3, #4]
 800d3c2:	68ba      	ldr	r2, [r7, #8]
 800d3c4:	441a      	add	r2, r3
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	429a      	cmp	r2, r3
 800d3cc:	d118      	bne.n	800d400 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	681a      	ldr	r2, [r3, #0]
 800d3d2:	4b15      	ldr	r3, [pc, #84]	; (800d428 <prvInsertBlockIntoFreeList+0xb0>)
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	429a      	cmp	r2, r3
 800d3d8:	d00d      	beq.n	800d3f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	685a      	ldr	r2, [r3, #4]
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	685b      	ldr	r3, [r3, #4]
 800d3e4:	441a      	add	r2, r3
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	681a      	ldr	r2, [r3, #0]
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	601a      	str	r2, [r3, #0]
 800d3f4:	e008      	b.n	800d408 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d3f6:	4b0c      	ldr	r3, [pc, #48]	; (800d428 <prvInsertBlockIntoFreeList+0xb0>)
 800d3f8:	681a      	ldr	r2, [r3, #0]
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	601a      	str	r2, [r3, #0]
 800d3fe:	e003      	b.n	800d408 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	681a      	ldr	r2, [r3, #0]
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d408:	68fa      	ldr	r2, [r7, #12]
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	429a      	cmp	r2, r3
 800d40e:	d002      	beq.n	800d416 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	687a      	ldr	r2, [r7, #4]
 800d414:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d416:	bf00      	nop
 800d418:	3714      	adds	r7, #20
 800d41a:	46bd      	mov	sp, r7
 800d41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d420:	4770      	bx	lr
 800d422:	bf00      	nop
 800d424:	20005a8c 	.word	0x20005a8c
 800d428:	20005a94 	.word	0x20005a94

0800d42c <_Znwj>:
 800d42c:	2801      	cmp	r0, #1
 800d42e:	bf38      	it	cc
 800d430:	2001      	movcc	r0, #1
 800d432:	b510      	push	{r4, lr}
 800d434:	4604      	mov	r4, r0
 800d436:	4620      	mov	r0, r4
 800d438:	f001 fb14 	bl	800ea64 <malloc>
 800d43c:	b930      	cbnz	r0, 800d44c <_Znwj+0x20>
 800d43e:	f000 f807 	bl	800d450 <_ZSt15get_new_handlerv>
 800d442:	b908      	cbnz	r0, 800d448 <_Znwj+0x1c>
 800d444:	f001 f9e6 	bl	800e814 <abort>
 800d448:	4780      	blx	r0
 800d44a:	e7f4      	b.n	800d436 <_Znwj+0xa>
 800d44c:	bd10      	pop	{r4, pc}
	...

0800d450 <_ZSt15get_new_handlerv>:
 800d450:	4b02      	ldr	r3, [pc, #8]	; (800d45c <_ZSt15get_new_handlerv+0xc>)
 800d452:	6818      	ldr	r0, [r3, #0]
 800d454:	f3bf 8f5b 	dmb	ish
 800d458:	4770      	bx	lr
 800d45a:	bf00      	nop
 800d45c:	20005aac 	.word	0x20005aac

0800d460 <roundf>:
 800d460:	ee10 0a10 	vmov	r0, s0
 800d464:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800d468:	3a7f      	subs	r2, #127	; 0x7f
 800d46a:	2a16      	cmp	r2, #22
 800d46c:	dc15      	bgt.n	800d49a <roundf+0x3a>
 800d46e:	2a00      	cmp	r2, #0
 800d470:	da08      	bge.n	800d484 <roundf+0x24>
 800d472:	3201      	adds	r2, #1
 800d474:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800d478:	d101      	bne.n	800d47e <roundf+0x1e>
 800d47a:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800d47e:	ee00 3a10 	vmov	s0, r3
 800d482:	4770      	bx	lr
 800d484:	4907      	ldr	r1, [pc, #28]	; (800d4a4 <roundf+0x44>)
 800d486:	4111      	asrs	r1, r2
 800d488:	4208      	tst	r0, r1
 800d48a:	d0fa      	beq.n	800d482 <roundf+0x22>
 800d48c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800d490:	4113      	asrs	r3, r2
 800d492:	4403      	add	r3, r0
 800d494:	ea23 0301 	bic.w	r3, r3, r1
 800d498:	e7f1      	b.n	800d47e <roundf+0x1e>
 800d49a:	2a80      	cmp	r2, #128	; 0x80
 800d49c:	d1f1      	bne.n	800d482 <roundf+0x22>
 800d49e:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d4a2:	4770      	bx	lr
 800d4a4:	007fffff 	.word	0x007fffff

0800d4a8 <atan2>:
 800d4a8:	f000 b89e 	b.w	800d5e8 <__ieee754_atan2>

0800d4ac <pow>:
 800d4ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4ae:	ed2d 8b02 	vpush	{d8}
 800d4b2:	eeb0 8a40 	vmov.f32	s16, s0
 800d4b6:	eef0 8a60 	vmov.f32	s17, s1
 800d4ba:	ec55 4b11 	vmov	r4, r5, d1
 800d4be:	f000 f95f 	bl	800d780 <__ieee754_pow>
 800d4c2:	4622      	mov	r2, r4
 800d4c4:	462b      	mov	r3, r5
 800d4c6:	4620      	mov	r0, r4
 800d4c8:	4629      	mov	r1, r5
 800d4ca:	ec57 6b10 	vmov	r6, r7, d0
 800d4ce:	f7f3 fb2d 	bl	8000b2c <__aeabi_dcmpun>
 800d4d2:	2800      	cmp	r0, #0
 800d4d4:	d13b      	bne.n	800d54e <pow+0xa2>
 800d4d6:	ec51 0b18 	vmov	r0, r1, d8
 800d4da:	2200      	movs	r2, #0
 800d4dc:	2300      	movs	r3, #0
 800d4de:	f7f3 faf3 	bl	8000ac8 <__aeabi_dcmpeq>
 800d4e2:	b1b8      	cbz	r0, 800d514 <pow+0x68>
 800d4e4:	2200      	movs	r2, #0
 800d4e6:	2300      	movs	r3, #0
 800d4e8:	4620      	mov	r0, r4
 800d4ea:	4629      	mov	r1, r5
 800d4ec:	f7f3 faec 	bl	8000ac8 <__aeabi_dcmpeq>
 800d4f0:	2800      	cmp	r0, #0
 800d4f2:	d146      	bne.n	800d582 <pow+0xd6>
 800d4f4:	ec45 4b10 	vmov	d0, r4, r5
 800d4f8:	f001 f8fb 	bl	800e6f2 <finite>
 800d4fc:	b338      	cbz	r0, 800d54e <pow+0xa2>
 800d4fe:	2200      	movs	r2, #0
 800d500:	2300      	movs	r3, #0
 800d502:	4620      	mov	r0, r4
 800d504:	4629      	mov	r1, r5
 800d506:	f7f3 fae9 	bl	8000adc <__aeabi_dcmplt>
 800d50a:	b300      	cbz	r0, 800d54e <pow+0xa2>
 800d50c:	f001 f98a 	bl	800e824 <__errno>
 800d510:	2322      	movs	r3, #34	; 0x22
 800d512:	e01b      	b.n	800d54c <pow+0xa0>
 800d514:	ec47 6b10 	vmov	d0, r6, r7
 800d518:	f001 f8eb 	bl	800e6f2 <finite>
 800d51c:	b9e0      	cbnz	r0, 800d558 <pow+0xac>
 800d51e:	eeb0 0a48 	vmov.f32	s0, s16
 800d522:	eef0 0a68 	vmov.f32	s1, s17
 800d526:	f001 f8e4 	bl	800e6f2 <finite>
 800d52a:	b1a8      	cbz	r0, 800d558 <pow+0xac>
 800d52c:	ec45 4b10 	vmov	d0, r4, r5
 800d530:	f001 f8df 	bl	800e6f2 <finite>
 800d534:	b180      	cbz	r0, 800d558 <pow+0xac>
 800d536:	4632      	mov	r2, r6
 800d538:	463b      	mov	r3, r7
 800d53a:	4630      	mov	r0, r6
 800d53c:	4639      	mov	r1, r7
 800d53e:	f7f3 faf5 	bl	8000b2c <__aeabi_dcmpun>
 800d542:	2800      	cmp	r0, #0
 800d544:	d0e2      	beq.n	800d50c <pow+0x60>
 800d546:	f001 f96d 	bl	800e824 <__errno>
 800d54a:	2321      	movs	r3, #33	; 0x21
 800d54c:	6003      	str	r3, [r0, #0]
 800d54e:	ecbd 8b02 	vpop	{d8}
 800d552:	ec47 6b10 	vmov	d0, r6, r7
 800d556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d558:	2200      	movs	r2, #0
 800d55a:	2300      	movs	r3, #0
 800d55c:	4630      	mov	r0, r6
 800d55e:	4639      	mov	r1, r7
 800d560:	f7f3 fab2 	bl	8000ac8 <__aeabi_dcmpeq>
 800d564:	2800      	cmp	r0, #0
 800d566:	d0f2      	beq.n	800d54e <pow+0xa2>
 800d568:	eeb0 0a48 	vmov.f32	s0, s16
 800d56c:	eef0 0a68 	vmov.f32	s1, s17
 800d570:	f001 f8bf 	bl	800e6f2 <finite>
 800d574:	2800      	cmp	r0, #0
 800d576:	d0ea      	beq.n	800d54e <pow+0xa2>
 800d578:	ec45 4b10 	vmov	d0, r4, r5
 800d57c:	f001 f8b9 	bl	800e6f2 <finite>
 800d580:	e7c3      	b.n	800d50a <pow+0x5e>
 800d582:	4f01      	ldr	r7, [pc, #4]	; (800d588 <pow+0xdc>)
 800d584:	2600      	movs	r6, #0
 800d586:	e7e2      	b.n	800d54e <pow+0xa2>
 800d588:	3ff00000 	.word	0x3ff00000

0800d58c <sqrt>:
 800d58c:	b538      	push	{r3, r4, r5, lr}
 800d58e:	ed2d 8b02 	vpush	{d8}
 800d592:	ec55 4b10 	vmov	r4, r5, d0
 800d596:	f000 fe21 	bl	800e1dc <__ieee754_sqrt>
 800d59a:	4622      	mov	r2, r4
 800d59c:	462b      	mov	r3, r5
 800d59e:	4620      	mov	r0, r4
 800d5a0:	4629      	mov	r1, r5
 800d5a2:	eeb0 8a40 	vmov.f32	s16, s0
 800d5a6:	eef0 8a60 	vmov.f32	s17, s1
 800d5aa:	f7f3 fabf 	bl	8000b2c <__aeabi_dcmpun>
 800d5ae:	b990      	cbnz	r0, 800d5d6 <sqrt+0x4a>
 800d5b0:	2200      	movs	r2, #0
 800d5b2:	2300      	movs	r3, #0
 800d5b4:	4620      	mov	r0, r4
 800d5b6:	4629      	mov	r1, r5
 800d5b8:	f7f3 fa90 	bl	8000adc <__aeabi_dcmplt>
 800d5bc:	b158      	cbz	r0, 800d5d6 <sqrt+0x4a>
 800d5be:	f001 f931 	bl	800e824 <__errno>
 800d5c2:	2321      	movs	r3, #33	; 0x21
 800d5c4:	6003      	str	r3, [r0, #0]
 800d5c6:	2200      	movs	r2, #0
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	4610      	mov	r0, r2
 800d5cc:	4619      	mov	r1, r3
 800d5ce:	f7f3 f93d 	bl	800084c <__aeabi_ddiv>
 800d5d2:	ec41 0b18 	vmov	d8, r0, r1
 800d5d6:	eeb0 0a48 	vmov.f32	s0, s16
 800d5da:	eef0 0a68 	vmov.f32	s1, s17
 800d5de:	ecbd 8b02 	vpop	{d8}
 800d5e2:	bd38      	pop	{r3, r4, r5, pc}
 800d5e4:	0000      	movs	r0, r0
	...

0800d5e8 <__ieee754_atan2>:
 800d5e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5ec:	ec57 6b11 	vmov	r6, r7, d1
 800d5f0:	4273      	negs	r3, r6
 800d5f2:	f8df e184 	ldr.w	lr, [pc, #388]	; 800d778 <__ieee754_atan2+0x190>
 800d5f6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800d5fa:	4333      	orrs	r3, r6
 800d5fc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800d600:	4573      	cmp	r3, lr
 800d602:	ec51 0b10 	vmov	r0, r1, d0
 800d606:	ee11 8a10 	vmov	r8, s2
 800d60a:	d80a      	bhi.n	800d622 <__ieee754_atan2+0x3a>
 800d60c:	4244      	negs	r4, r0
 800d60e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d612:	4304      	orrs	r4, r0
 800d614:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800d618:	4574      	cmp	r4, lr
 800d61a:	ee10 9a10 	vmov	r9, s0
 800d61e:	468c      	mov	ip, r1
 800d620:	d907      	bls.n	800d632 <__ieee754_atan2+0x4a>
 800d622:	4632      	mov	r2, r6
 800d624:	463b      	mov	r3, r7
 800d626:	f7f2 fe31 	bl	800028c <__adddf3>
 800d62a:	ec41 0b10 	vmov	d0, r0, r1
 800d62e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d632:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800d636:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d63a:	4334      	orrs	r4, r6
 800d63c:	d103      	bne.n	800d646 <__ieee754_atan2+0x5e>
 800d63e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d642:	f000 bead 	b.w	800e3a0 <atan>
 800d646:	17bc      	asrs	r4, r7, #30
 800d648:	f004 0402 	and.w	r4, r4, #2
 800d64c:	ea53 0909 	orrs.w	r9, r3, r9
 800d650:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800d654:	d107      	bne.n	800d666 <__ieee754_atan2+0x7e>
 800d656:	2c02      	cmp	r4, #2
 800d658:	d060      	beq.n	800d71c <__ieee754_atan2+0x134>
 800d65a:	2c03      	cmp	r4, #3
 800d65c:	d1e5      	bne.n	800d62a <__ieee754_atan2+0x42>
 800d65e:	a142      	add	r1, pc, #264	; (adr r1, 800d768 <__ieee754_atan2+0x180>)
 800d660:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d664:	e7e1      	b.n	800d62a <__ieee754_atan2+0x42>
 800d666:	ea52 0808 	orrs.w	r8, r2, r8
 800d66a:	d106      	bne.n	800d67a <__ieee754_atan2+0x92>
 800d66c:	f1bc 0f00 	cmp.w	ip, #0
 800d670:	da5f      	bge.n	800d732 <__ieee754_atan2+0x14a>
 800d672:	a13f      	add	r1, pc, #252	; (adr r1, 800d770 <__ieee754_atan2+0x188>)
 800d674:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d678:	e7d7      	b.n	800d62a <__ieee754_atan2+0x42>
 800d67a:	4572      	cmp	r2, lr
 800d67c:	d10f      	bne.n	800d69e <__ieee754_atan2+0xb6>
 800d67e:	4293      	cmp	r3, r2
 800d680:	f104 34ff 	add.w	r4, r4, #4294967295
 800d684:	d107      	bne.n	800d696 <__ieee754_atan2+0xae>
 800d686:	2c02      	cmp	r4, #2
 800d688:	d84c      	bhi.n	800d724 <__ieee754_atan2+0x13c>
 800d68a:	4b35      	ldr	r3, [pc, #212]	; (800d760 <__ieee754_atan2+0x178>)
 800d68c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800d690:	e9d4 0100 	ldrd	r0, r1, [r4]
 800d694:	e7c9      	b.n	800d62a <__ieee754_atan2+0x42>
 800d696:	2c02      	cmp	r4, #2
 800d698:	d848      	bhi.n	800d72c <__ieee754_atan2+0x144>
 800d69a:	4b32      	ldr	r3, [pc, #200]	; (800d764 <__ieee754_atan2+0x17c>)
 800d69c:	e7f6      	b.n	800d68c <__ieee754_atan2+0xa4>
 800d69e:	4573      	cmp	r3, lr
 800d6a0:	d0e4      	beq.n	800d66c <__ieee754_atan2+0x84>
 800d6a2:	1a9b      	subs	r3, r3, r2
 800d6a4:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800d6a8:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d6ac:	da1e      	bge.n	800d6ec <__ieee754_atan2+0x104>
 800d6ae:	2f00      	cmp	r7, #0
 800d6b0:	da01      	bge.n	800d6b6 <__ieee754_atan2+0xce>
 800d6b2:	323c      	adds	r2, #60	; 0x3c
 800d6b4:	db1e      	blt.n	800d6f4 <__ieee754_atan2+0x10c>
 800d6b6:	4632      	mov	r2, r6
 800d6b8:	463b      	mov	r3, r7
 800d6ba:	f7f3 f8c7 	bl	800084c <__aeabi_ddiv>
 800d6be:	ec41 0b10 	vmov	d0, r0, r1
 800d6c2:	f001 f80d 	bl	800e6e0 <fabs>
 800d6c6:	f000 fe6b 	bl	800e3a0 <atan>
 800d6ca:	ec51 0b10 	vmov	r0, r1, d0
 800d6ce:	2c01      	cmp	r4, #1
 800d6d0:	d013      	beq.n	800d6fa <__ieee754_atan2+0x112>
 800d6d2:	2c02      	cmp	r4, #2
 800d6d4:	d015      	beq.n	800d702 <__ieee754_atan2+0x11a>
 800d6d6:	2c00      	cmp	r4, #0
 800d6d8:	d0a7      	beq.n	800d62a <__ieee754_atan2+0x42>
 800d6da:	a319      	add	r3, pc, #100	; (adr r3, 800d740 <__ieee754_atan2+0x158>)
 800d6dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6e0:	f7f2 fdd2 	bl	8000288 <__aeabi_dsub>
 800d6e4:	a318      	add	r3, pc, #96	; (adr r3, 800d748 <__ieee754_atan2+0x160>)
 800d6e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ea:	e014      	b.n	800d716 <__ieee754_atan2+0x12e>
 800d6ec:	a118      	add	r1, pc, #96	; (adr r1, 800d750 <__ieee754_atan2+0x168>)
 800d6ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d6f2:	e7ec      	b.n	800d6ce <__ieee754_atan2+0xe6>
 800d6f4:	2000      	movs	r0, #0
 800d6f6:	2100      	movs	r1, #0
 800d6f8:	e7e9      	b.n	800d6ce <__ieee754_atan2+0xe6>
 800d6fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d6fe:	4619      	mov	r1, r3
 800d700:	e793      	b.n	800d62a <__ieee754_atan2+0x42>
 800d702:	a30f      	add	r3, pc, #60	; (adr r3, 800d740 <__ieee754_atan2+0x158>)
 800d704:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d708:	f7f2 fdbe 	bl	8000288 <__aeabi_dsub>
 800d70c:	4602      	mov	r2, r0
 800d70e:	460b      	mov	r3, r1
 800d710:	a10d      	add	r1, pc, #52	; (adr r1, 800d748 <__ieee754_atan2+0x160>)
 800d712:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d716:	f7f2 fdb7 	bl	8000288 <__aeabi_dsub>
 800d71a:	e786      	b.n	800d62a <__ieee754_atan2+0x42>
 800d71c:	a10a      	add	r1, pc, #40	; (adr r1, 800d748 <__ieee754_atan2+0x160>)
 800d71e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d722:	e782      	b.n	800d62a <__ieee754_atan2+0x42>
 800d724:	a10c      	add	r1, pc, #48	; (adr r1, 800d758 <__ieee754_atan2+0x170>)
 800d726:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d72a:	e77e      	b.n	800d62a <__ieee754_atan2+0x42>
 800d72c:	2000      	movs	r0, #0
 800d72e:	2100      	movs	r1, #0
 800d730:	e77b      	b.n	800d62a <__ieee754_atan2+0x42>
 800d732:	a107      	add	r1, pc, #28	; (adr r1, 800d750 <__ieee754_atan2+0x168>)
 800d734:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d738:	e777      	b.n	800d62a <__ieee754_atan2+0x42>
 800d73a:	bf00      	nop
 800d73c:	f3af 8000 	nop.w
 800d740:	33145c07 	.word	0x33145c07
 800d744:	3ca1a626 	.word	0x3ca1a626
 800d748:	54442d18 	.word	0x54442d18
 800d74c:	400921fb 	.word	0x400921fb
 800d750:	54442d18 	.word	0x54442d18
 800d754:	3ff921fb 	.word	0x3ff921fb
 800d758:	54442d18 	.word	0x54442d18
 800d75c:	3fe921fb 	.word	0x3fe921fb
 800d760:	080126e0 	.word	0x080126e0
 800d764:	080126f8 	.word	0x080126f8
 800d768:	54442d18 	.word	0x54442d18
 800d76c:	c00921fb 	.word	0xc00921fb
 800d770:	54442d18 	.word	0x54442d18
 800d774:	bff921fb 	.word	0xbff921fb
 800d778:	7ff00000 	.word	0x7ff00000
 800d77c:	00000000 	.word	0x00000000

0800d780 <__ieee754_pow>:
 800d780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d784:	ed2d 8b06 	vpush	{d8-d10}
 800d788:	b089      	sub	sp, #36	; 0x24
 800d78a:	ed8d 1b00 	vstr	d1, [sp]
 800d78e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800d792:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800d796:	ea58 0102 	orrs.w	r1, r8, r2
 800d79a:	ec57 6b10 	vmov	r6, r7, d0
 800d79e:	d115      	bne.n	800d7cc <__ieee754_pow+0x4c>
 800d7a0:	19b3      	adds	r3, r6, r6
 800d7a2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800d7a6:	4152      	adcs	r2, r2
 800d7a8:	4299      	cmp	r1, r3
 800d7aa:	4b89      	ldr	r3, [pc, #548]	; (800d9d0 <__ieee754_pow+0x250>)
 800d7ac:	4193      	sbcs	r3, r2
 800d7ae:	f080 84d2 	bcs.w	800e156 <__ieee754_pow+0x9d6>
 800d7b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d7b6:	4630      	mov	r0, r6
 800d7b8:	4639      	mov	r1, r7
 800d7ba:	f7f2 fd67 	bl	800028c <__adddf3>
 800d7be:	ec41 0b10 	vmov	d0, r0, r1
 800d7c2:	b009      	add	sp, #36	; 0x24
 800d7c4:	ecbd 8b06 	vpop	{d8-d10}
 800d7c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7cc:	4b81      	ldr	r3, [pc, #516]	; (800d9d4 <__ieee754_pow+0x254>)
 800d7ce:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800d7d2:	429c      	cmp	r4, r3
 800d7d4:	ee10 aa10 	vmov	sl, s0
 800d7d8:	463d      	mov	r5, r7
 800d7da:	dc06      	bgt.n	800d7ea <__ieee754_pow+0x6a>
 800d7dc:	d101      	bne.n	800d7e2 <__ieee754_pow+0x62>
 800d7de:	2e00      	cmp	r6, #0
 800d7e0:	d1e7      	bne.n	800d7b2 <__ieee754_pow+0x32>
 800d7e2:	4598      	cmp	r8, r3
 800d7e4:	dc01      	bgt.n	800d7ea <__ieee754_pow+0x6a>
 800d7e6:	d10f      	bne.n	800d808 <__ieee754_pow+0x88>
 800d7e8:	b172      	cbz	r2, 800d808 <__ieee754_pow+0x88>
 800d7ea:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800d7ee:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800d7f2:	ea55 050a 	orrs.w	r5, r5, sl
 800d7f6:	d1dc      	bne.n	800d7b2 <__ieee754_pow+0x32>
 800d7f8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d7fc:	18db      	adds	r3, r3, r3
 800d7fe:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800d802:	4152      	adcs	r2, r2
 800d804:	429d      	cmp	r5, r3
 800d806:	e7d0      	b.n	800d7aa <__ieee754_pow+0x2a>
 800d808:	2d00      	cmp	r5, #0
 800d80a:	da3b      	bge.n	800d884 <__ieee754_pow+0x104>
 800d80c:	4b72      	ldr	r3, [pc, #456]	; (800d9d8 <__ieee754_pow+0x258>)
 800d80e:	4598      	cmp	r8, r3
 800d810:	dc51      	bgt.n	800d8b6 <__ieee754_pow+0x136>
 800d812:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800d816:	4598      	cmp	r8, r3
 800d818:	f340 84ac 	ble.w	800e174 <__ieee754_pow+0x9f4>
 800d81c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d820:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d824:	2b14      	cmp	r3, #20
 800d826:	dd0f      	ble.n	800d848 <__ieee754_pow+0xc8>
 800d828:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800d82c:	fa22 f103 	lsr.w	r1, r2, r3
 800d830:	fa01 f303 	lsl.w	r3, r1, r3
 800d834:	4293      	cmp	r3, r2
 800d836:	f040 849d 	bne.w	800e174 <__ieee754_pow+0x9f4>
 800d83a:	f001 0101 	and.w	r1, r1, #1
 800d83e:	f1c1 0302 	rsb	r3, r1, #2
 800d842:	9304      	str	r3, [sp, #16]
 800d844:	b182      	cbz	r2, 800d868 <__ieee754_pow+0xe8>
 800d846:	e05f      	b.n	800d908 <__ieee754_pow+0x188>
 800d848:	2a00      	cmp	r2, #0
 800d84a:	d15b      	bne.n	800d904 <__ieee754_pow+0x184>
 800d84c:	f1c3 0314 	rsb	r3, r3, #20
 800d850:	fa48 f103 	asr.w	r1, r8, r3
 800d854:	fa01 f303 	lsl.w	r3, r1, r3
 800d858:	4543      	cmp	r3, r8
 800d85a:	f040 8488 	bne.w	800e16e <__ieee754_pow+0x9ee>
 800d85e:	f001 0101 	and.w	r1, r1, #1
 800d862:	f1c1 0302 	rsb	r3, r1, #2
 800d866:	9304      	str	r3, [sp, #16]
 800d868:	4b5c      	ldr	r3, [pc, #368]	; (800d9dc <__ieee754_pow+0x25c>)
 800d86a:	4598      	cmp	r8, r3
 800d86c:	d132      	bne.n	800d8d4 <__ieee754_pow+0x154>
 800d86e:	f1b9 0f00 	cmp.w	r9, #0
 800d872:	f280 8478 	bge.w	800e166 <__ieee754_pow+0x9e6>
 800d876:	4959      	ldr	r1, [pc, #356]	; (800d9dc <__ieee754_pow+0x25c>)
 800d878:	4632      	mov	r2, r6
 800d87a:	463b      	mov	r3, r7
 800d87c:	2000      	movs	r0, #0
 800d87e:	f7f2 ffe5 	bl	800084c <__aeabi_ddiv>
 800d882:	e79c      	b.n	800d7be <__ieee754_pow+0x3e>
 800d884:	2300      	movs	r3, #0
 800d886:	9304      	str	r3, [sp, #16]
 800d888:	2a00      	cmp	r2, #0
 800d88a:	d13d      	bne.n	800d908 <__ieee754_pow+0x188>
 800d88c:	4b51      	ldr	r3, [pc, #324]	; (800d9d4 <__ieee754_pow+0x254>)
 800d88e:	4598      	cmp	r8, r3
 800d890:	d1ea      	bne.n	800d868 <__ieee754_pow+0xe8>
 800d892:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800d896:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800d89a:	ea53 030a 	orrs.w	r3, r3, sl
 800d89e:	f000 845a 	beq.w	800e156 <__ieee754_pow+0x9d6>
 800d8a2:	4b4f      	ldr	r3, [pc, #316]	; (800d9e0 <__ieee754_pow+0x260>)
 800d8a4:	429c      	cmp	r4, r3
 800d8a6:	dd08      	ble.n	800d8ba <__ieee754_pow+0x13a>
 800d8a8:	f1b9 0f00 	cmp.w	r9, #0
 800d8ac:	f2c0 8457 	blt.w	800e15e <__ieee754_pow+0x9de>
 800d8b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d8b4:	e783      	b.n	800d7be <__ieee754_pow+0x3e>
 800d8b6:	2302      	movs	r3, #2
 800d8b8:	e7e5      	b.n	800d886 <__ieee754_pow+0x106>
 800d8ba:	f1b9 0f00 	cmp.w	r9, #0
 800d8be:	f04f 0000 	mov.w	r0, #0
 800d8c2:	f04f 0100 	mov.w	r1, #0
 800d8c6:	f6bf af7a 	bge.w	800d7be <__ieee754_pow+0x3e>
 800d8ca:	e9dd 0300 	ldrd	r0, r3, [sp]
 800d8ce:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d8d2:	e774      	b.n	800d7be <__ieee754_pow+0x3e>
 800d8d4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800d8d8:	d106      	bne.n	800d8e8 <__ieee754_pow+0x168>
 800d8da:	4632      	mov	r2, r6
 800d8dc:	463b      	mov	r3, r7
 800d8de:	4630      	mov	r0, r6
 800d8e0:	4639      	mov	r1, r7
 800d8e2:	f7f2 fe89 	bl	80005f8 <__aeabi_dmul>
 800d8e6:	e76a      	b.n	800d7be <__ieee754_pow+0x3e>
 800d8e8:	4b3e      	ldr	r3, [pc, #248]	; (800d9e4 <__ieee754_pow+0x264>)
 800d8ea:	4599      	cmp	r9, r3
 800d8ec:	d10c      	bne.n	800d908 <__ieee754_pow+0x188>
 800d8ee:	2d00      	cmp	r5, #0
 800d8f0:	db0a      	blt.n	800d908 <__ieee754_pow+0x188>
 800d8f2:	ec47 6b10 	vmov	d0, r6, r7
 800d8f6:	b009      	add	sp, #36	; 0x24
 800d8f8:	ecbd 8b06 	vpop	{d8-d10}
 800d8fc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d900:	f000 bc6c 	b.w	800e1dc <__ieee754_sqrt>
 800d904:	2300      	movs	r3, #0
 800d906:	9304      	str	r3, [sp, #16]
 800d908:	ec47 6b10 	vmov	d0, r6, r7
 800d90c:	f000 fee8 	bl	800e6e0 <fabs>
 800d910:	ec51 0b10 	vmov	r0, r1, d0
 800d914:	f1ba 0f00 	cmp.w	sl, #0
 800d918:	d129      	bne.n	800d96e <__ieee754_pow+0x1ee>
 800d91a:	b124      	cbz	r4, 800d926 <__ieee754_pow+0x1a6>
 800d91c:	4b2f      	ldr	r3, [pc, #188]	; (800d9dc <__ieee754_pow+0x25c>)
 800d91e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800d922:	429a      	cmp	r2, r3
 800d924:	d123      	bne.n	800d96e <__ieee754_pow+0x1ee>
 800d926:	f1b9 0f00 	cmp.w	r9, #0
 800d92a:	da05      	bge.n	800d938 <__ieee754_pow+0x1b8>
 800d92c:	4602      	mov	r2, r0
 800d92e:	460b      	mov	r3, r1
 800d930:	2000      	movs	r0, #0
 800d932:	492a      	ldr	r1, [pc, #168]	; (800d9dc <__ieee754_pow+0x25c>)
 800d934:	f7f2 ff8a 	bl	800084c <__aeabi_ddiv>
 800d938:	2d00      	cmp	r5, #0
 800d93a:	f6bf af40 	bge.w	800d7be <__ieee754_pow+0x3e>
 800d93e:	9b04      	ldr	r3, [sp, #16]
 800d940:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d944:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d948:	4323      	orrs	r3, r4
 800d94a:	d108      	bne.n	800d95e <__ieee754_pow+0x1de>
 800d94c:	4602      	mov	r2, r0
 800d94e:	460b      	mov	r3, r1
 800d950:	4610      	mov	r0, r2
 800d952:	4619      	mov	r1, r3
 800d954:	f7f2 fc98 	bl	8000288 <__aeabi_dsub>
 800d958:	4602      	mov	r2, r0
 800d95a:	460b      	mov	r3, r1
 800d95c:	e78f      	b.n	800d87e <__ieee754_pow+0xfe>
 800d95e:	9b04      	ldr	r3, [sp, #16]
 800d960:	2b01      	cmp	r3, #1
 800d962:	f47f af2c 	bne.w	800d7be <__ieee754_pow+0x3e>
 800d966:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d96a:	4619      	mov	r1, r3
 800d96c:	e727      	b.n	800d7be <__ieee754_pow+0x3e>
 800d96e:	0feb      	lsrs	r3, r5, #31
 800d970:	3b01      	subs	r3, #1
 800d972:	9306      	str	r3, [sp, #24]
 800d974:	9a06      	ldr	r2, [sp, #24]
 800d976:	9b04      	ldr	r3, [sp, #16]
 800d978:	4313      	orrs	r3, r2
 800d97a:	d102      	bne.n	800d982 <__ieee754_pow+0x202>
 800d97c:	4632      	mov	r2, r6
 800d97e:	463b      	mov	r3, r7
 800d980:	e7e6      	b.n	800d950 <__ieee754_pow+0x1d0>
 800d982:	4b19      	ldr	r3, [pc, #100]	; (800d9e8 <__ieee754_pow+0x268>)
 800d984:	4598      	cmp	r8, r3
 800d986:	f340 80fb 	ble.w	800db80 <__ieee754_pow+0x400>
 800d98a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800d98e:	4598      	cmp	r8, r3
 800d990:	4b13      	ldr	r3, [pc, #76]	; (800d9e0 <__ieee754_pow+0x260>)
 800d992:	dd0c      	ble.n	800d9ae <__ieee754_pow+0x22e>
 800d994:	429c      	cmp	r4, r3
 800d996:	dc0f      	bgt.n	800d9b8 <__ieee754_pow+0x238>
 800d998:	f1b9 0f00 	cmp.w	r9, #0
 800d99c:	da0f      	bge.n	800d9be <__ieee754_pow+0x23e>
 800d99e:	2000      	movs	r0, #0
 800d9a0:	b009      	add	sp, #36	; 0x24
 800d9a2:	ecbd 8b06 	vpop	{d8-d10}
 800d9a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9aa:	f000 bcf0 	b.w	800e38e <__math_oflow>
 800d9ae:	429c      	cmp	r4, r3
 800d9b0:	dbf2      	blt.n	800d998 <__ieee754_pow+0x218>
 800d9b2:	4b0a      	ldr	r3, [pc, #40]	; (800d9dc <__ieee754_pow+0x25c>)
 800d9b4:	429c      	cmp	r4, r3
 800d9b6:	dd19      	ble.n	800d9ec <__ieee754_pow+0x26c>
 800d9b8:	f1b9 0f00 	cmp.w	r9, #0
 800d9bc:	dcef      	bgt.n	800d99e <__ieee754_pow+0x21e>
 800d9be:	2000      	movs	r0, #0
 800d9c0:	b009      	add	sp, #36	; 0x24
 800d9c2:	ecbd 8b06 	vpop	{d8-d10}
 800d9c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9ca:	f000 bcd7 	b.w	800e37c <__math_uflow>
 800d9ce:	bf00      	nop
 800d9d0:	fff00000 	.word	0xfff00000
 800d9d4:	7ff00000 	.word	0x7ff00000
 800d9d8:	433fffff 	.word	0x433fffff
 800d9dc:	3ff00000 	.word	0x3ff00000
 800d9e0:	3fefffff 	.word	0x3fefffff
 800d9e4:	3fe00000 	.word	0x3fe00000
 800d9e8:	41e00000 	.word	0x41e00000
 800d9ec:	4b60      	ldr	r3, [pc, #384]	; (800db70 <__ieee754_pow+0x3f0>)
 800d9ee:	2200      	movs	r2, #0
 800d9f0:	f7f2 fc4a 	bl	8000288 <__aeabi_dsub>
 800d9f4:	a354      	add	r3, pc, #336	; (adr r3, 800db48 <__ieee754_pow+0x3c8>)
 800d9f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9fa:	4604      	mov	r4, r0
 800d9fc:	460d      	mov	r5, r1
 800d9fe:	f7f2 fdfb 	bl	80005f8 <__aeabi_dmul>
 800da02:	a353      	add	r3, pc, #332	; (adr r3, 800db50 <__ieee754_pow+0x3d0>)
 800da04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da08:	4606      	mov	r6, r0
 800da0a:	460f      	mov	r7, r1
 800da0c:	4620      	mov	r0, r4
 800da0e:	4629      	mov	r1, r5
 800da10:	f7f2 fdf2 	bl	80005f8 <__aeabi_dmul>
 800da14:	4b57      	ldr	r3, [pc, #348]	; (800db74 <__ieee754_pow+0x3f4>)
 800da16:	4682      	mov	sl, r0
 800da18:	468b      	mov	fp, r1
 800da1a:	2200      	movs	r2, #0
 800da1c:	4620      	mov	r0, r4
 800da1e:	4629      	mov	r1, r5
 800da20:	f7f2 fdea 	bl	80005f8 <__aeabi_dmul>
 800da24:	4602      	mov	r2, r0
 800da26:	460b      	mov	r3, r1
 800da28:	a14b      	add	r1, pc, #300	; (adr r1, 800db58 <__ieee754_pow+0x3d8>)
 800da2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800da2e:	f7f2 fc2b 	bl	8000288 <__aeabi_dsub>
 800da32:	4622      	mov	r2, r4
 800da34:	462b      	mov	r3, r5
 800da36:	f7f2 fddf 	bl	80005f8 <__aeabi_dmul>
 800da3a:	4602      	mov	r2, r0
 800da3c:	460b      	mov	r3, r1
 800da3e:	2000      	movs	r0, #0
 800da40:	494d      	ldr	r1, [pc, #308]	; (800db78 <__ieee754_pow+0x3f8>)
 800da42:	f7f2 fc21 	bl	8000288 <__aeabi_dsub>
 800da46:	4622      	mov	r2, r4
 800da48:	4680      	mov	r8, r0
 800da4a:	4689      	mov	r9, r1
 800da4c:	462b      	mov	r3, r5
 800da4e:	4620      	mov	r0, r4
 800da50:	4629      	mov	r1, r5
 800da52:	f7f2 fdd1 	bl	80005f8 <__aeabi_dmul>
 800da56:	4602      	mov	r2, r0
 800da58:	460b      	mov	r3, r1
 800da5a:	4640      	mov	r0, r8
 800da5c:	4649      	mov	r1, r9
 800da5e:	f7f2 fdcb 	bl	80005f8 <__aeabi_dmul>
 800da62:	a33f      	add	r3, pc, #252	; (adr r3, 800db60 <__ieee754_pow+0x3e0>)
 800da64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da68:	f7f2 fdc6 	bl	80005f8 <__aeabi_dmul>
 800da6c:	4602      	mov	r2, r0
 800da6e:	460b      	mov	r3, r1
 800da70:	4650      	mov	r0, sl
 800da72:	4659      	mov	r1, fp
 800da74:	f7f2 fc08 	bl	8000288 <__aeabi_dsub>
 800da78:	4602      	mov	r2, r0
 800da7a:	460b      	mov	r3, r1
 800da7c:	4680      	mov	r8, r0
 800da7e:	4689      	mov	r9, r1
 800da80:	4630      	mov	r0, r6
 800da82:	4639      	mov	r1, r7
 800da84:	f7f2 fc02 	bl	800028c <__adddf3>
 800da88:	2000      	movs	r0, #0
 800da8a:	4632      	mov	r2, r6
 800da8c:	463b      	mov	r3, r7
 800da8e:	4604      	mov	r4, r0
 800da90:	460d      	mov	r5, r1
 800da92:	f7f2 fbf9 	bl	8000288 <__aeabi_dsub>
 800da96:	4602      	mov	r2, r0
 800da98:	460b      	mov	r3, r1
 800da9a:	4640      	mov	r0, r8
 800da9c:	4649      	mov	r1, r9
 800da9e:	f7f2 fbf3 	bl	8000288 <__aeabi_dsub>
 800daa2:	9b04      	ldr	r3, [sp, #16]
 800daa4:	9a06      	ldr	r2, [sp, #24]
 800daa6:	3b01      	subs	r3, #1
 800daa8:	4313      	orrs	r3, r2
 800daaa:	4682      	mov	sl, r0
 800daac:	468b      	mov	fp, r1
 800daae:	f040 81e7 	bne.w	800de80 <__ieee754_pow+0x700>
 800dab2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800db68 <__ieee754_pow+0x3e8>
 800dab6:	eeb0 8a47 	vmov.f32	s16, s14
 800daba:	eef0 8a67 	vmov.f32	s17, s15
 800dabe:	e9dd 6700 	ldrd	r6, r7, [sp]
 800dac2:	2600      	movs	r6, #0
 800dac4:	4632      	mov	r2, r6
 800dac6:	463b      	mov	r3, r7
 800dac8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dacc:	f7f2 fbdc 	bl	8000288 <__aeabi_dsub>
 800dad0:	4622      	mov	r2, r4
 800dad2:	462b      	mov	r3, r5
 800dad4:	f7f2 fd90 	bl	80005f8 <__aeabi_dmul>
 800dad8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dadc:	4680      	mov	r8, r0
 800dade:	4689      	mov	r9, r1
 800dae0:	4650      	mov	r0, sl
 800dae2:	4659      	mov	r1, fp
 800dae4:	f7f2 fd88 	bl	80005f8 <__aeabi_dmul>
 800dae8:	4602      	mov	r2, r0
 800daea:	460b      	mov	r3, r1
 800daec:	4640      	mov	r0, r8
 800daee:	4649      	mov	r1, r9
 800daf0:	f7f2 fbcc 	bl	800028c <__adddf3>
 800daf4:	4632      	mov	r2, r6
 800daf6:	463b      	mov	r3, r7
 800daf8:	4680      	mov	r8, r0
 800dafa:	4689      	mov	r9, r1
 800dafc:	4620      	mov	r0, r4
 800dafe:	4629      	mov	r1, r5
 800db00:	f7f2 fd7a 	bl	80005f8 <__aeabi_dmul>
 800db04:	460b      	mov	r3, r1
 800db06:	4604      	mov	r4, r0
 800db08:	460d      	mov	r5, r1
 800db0a:	4602      	mov	r2, r0
 800db0c:	4649      	mov	r1, r9
 800db0e:	4640      	mov	r0, r8
 800db10:	f7f2 fbbc 	bl	800028c <__adddf3>
 800db14:	4b19      	ldr	r3, [pc, #100]	; (800db7c <__ieee754_pow+0x3fc>)
 800db16:	4299      	cmp	r1, r3
 800db18:	ec45 4b19 	vmov	d9, r4, r5
 800db1c:	4606      	mov	r6, r0
 800db1e:	460f      	mov	r7, r1
 800db20:	468b      	mov	fp, r1
 800db22:	f340 82f1 	ble.w	800e108 <__ieee754_pow+0x988>
 800db26:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800db2a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800db2e:	4303      	orrs	r3, r0
 800db30:	f000 81e4 	beq.w	800defc <__ieee754_pow+0x77c>
 800db34:	ec51 0b18 	vmov	r0, r1, d8
 800db38:	2200      	movs	r2, #0
 800db3a:	2300      	movs	r3, #0
 800db3c:	f7f2 ffce 	bl	8000adc <__aeabi_dcmplt>
 800db40:	3800      	subs	r0, #0
 800db42:	bf18      	it	ne
 800db44:	2001      	movne	r0, #1
 800db46:	e72b      	b.n	800d9a0 <__ieee754_pow+0x220>
 800db48:	60000000 	.word	0x60000000
 800db4c:	3ff71547 	.word	0x3ff71547
 800db50:	f85ddf44 	.word	0xf85ddf44
 800db54:	3e54ae0b 	.word	0x3e54ae0b
 800db58:	55555555 	.word	0x55555555
 800db5c:	3fd55555 	.word	0x3fd55555
 800db60:	652b82fe 	.word	0x652b82fe
 800db64:	3ff71547 	.word	0x3ff71547
 800db68:	00000000 	.word	0x00000000
 800db6c:	bff00000 	.word	0xbff00000
 800db70:	3ff00000 	.word	0x3ff00000
 800db74:	3fd00000 	.word	0x3fd00000
 800db78:	3fe00000 	.word	0x3fe00000
 800db7c:	408fffff 	.word	0x408fffff
 800db80:	4bd5      	ldr	r3, [pc, #852]	; (800ded8 <__ieee754_pow+0x758>)
 800db82:	402b      	ands	r3, r5
 800db84:	2200      	movs	r2, #0
 800db86:	b92b      	cbnz	r3, 800db94 <__ieee754_pow+0x414>
 800db88:	4bd4      	ldr	r3, [pc, #848]	; (800dedc <__ieee754_pow+0x75c>)
 800db8a:	f7f2 fd35 	bl	80005f8 <__aeabi_dmul>
 800db8e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800db92:	460c      	mov	r4, r1
 800db94:	1523      	asrs	r3, r4, #20
 800db96:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800db9a:	4413      	add	r3, r2
 800db9c:	9305      	str	r3, [sp, #20]
 800db9e:	4bd0      	ldr	r3, [pc, #832]	; (800dee0 <__ieee754_pow+0x760>)
 800dba0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800dba4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800dba8:	429c      	cmp	r4, r3
 800dbaa:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800dbae:	dd08      	ble.n	800dbc2 <__ieee754_pow+0x442>
 800dbb0:	4bcc      	ldr	r3, [pc, #816]	; (800dee4 <__ieee754_pow+0x764>)
 800dbb2:	429c      	cmp	r4, r3
 800dbb4:	f340 8162 	ble.w	800de7c <__ieee754_pow+0x6fc>
 800dbb8:	9b05      	ldr	r3, [sp, #20]
 800dbba:	3301      	adds	r3, #1
 800dbbc:	9305      	str	r3, [sp, #20]
 800dbbe:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800dbc2:	2400      	movs	r4, #0
 800dbc4:	00e3      	lsls	r3, r4, #3
 800dbc6:	9307      	str	r3, [sp, #28]
 800dbc8:	4bc7      	ldr	r3, [pc, #796]	; (800dee8 <__ieee754_pow+0x768>)
 800dbca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dbce:	ed93 7b00 	vldr	d7, [r3]
 800dbd2:	4629      	mov	r1, r5
 800dbd4:	ec53 2b17 	vmov	r2, r3, d7
 800dbd8:	eeb0 9a47 	vmov.f32	s18, s14
 800dbdc:	eef0 9a67 	vmov.f32	s19, s15
 800dbe0:	4682      	mov	sl, r0
 800dbe2:	f7f2 fb51 	bl	8000288 <__aeabi_dsub>
 800dbe6:	4652      	mov	r2, sl
 800dbe8:	4606      	mov	r6, r0
 800dbea:	460f      	mov	r7, r1
 800dbec:	462b      	mov	r3, r5
 800dbee:	ec51 0b19 	vmov	r0, r1, d9
 800dbf2:	f7f2 fb4b 	bl	800028c <__adddf3>
 800dbf6:	4602      	mov	r2, r0
 800dbf8:	460b      	mov	r3, r1
 800dbfa:	2000      	movs	r0, #0
 800dbfc:	49bb      	ldr	r1, [pc, #748]	; (800deec <__ieee754_pow+0x76c>)
 800dbfe:	f7f2 fe25 	bl	800084c <__aeabi_ddiv>
 800dc02:	ec41 0b1a 	vmov	d10, r0, r1
 800dc06:	4602      	mov	r2, r0
 800dc08:	460b      	mov	r3, r1
 800dc0a:	4630      	mov	r0, r6
 800dc0c:	4639      	mov	r1, r7
 800dc0e:	f7f2 fcf3 	bl	80005f8 <__aeabi_dmul>
 800dc12:	2300      	movs	r3, #0
 800dc14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dc18:	9302      	str	r3, [sp, #8]
 800dc1a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800dc1e:	46ab      	mov	fp, r5
 800dc20:	106d      	asrs	r5, r5, #1
 800dc22:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800dc26:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800dc2a:	ec41 0b18 	vmov	d8, r0, r1
 800dc2e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800dc32:	2200      	movs	r2, #0
 800dc34:	4640      	mov	r0, r8
 800dc36:	4649      	mov	r1, r9
 800dc38:	4614      	mov	r4, r2
 800dc3a:	461d      	mov	r5, r3
 800dc3c:	f7f2 fcdc 	bl	80005f8 <__aeabi_dmul>
 800dc40:	4602      	mov	r2, r0
 800dc42:	460b      	mov	r3, r1
 800dc44:	4630      	mov	r0, r6
 800dc46:	4639      	mov	r1, r7
 800dc48:	f7f2 fb1e 	bl	8000288 <__aeabi_dsub>
 800dc4c:	ec53 2b19 	vmov	r2, r3, d9
 800dc50:	4606      	mov	r6, r0
 800dc52:	460f      	mov	r7, r1
 800dc54:	4620      	mov	r0, r4
 800dc56:	4629      	mov	r1, r5
 800dc58:	f7f2 fb16 	bl	8000288 <__aeabi_dsub>
 800dc5c:	4602      	mov	r2, r0
 800dc5e:	460b      	mov	r3, r1
 800dc60:	4650      	mov	r0, sl
 800dc62:	4659      	mov	r1, fp
 800dc64:	f7f2 fb10 	bl	8000288 <__aeabi_dsub>
 800dc68:	4642      	mov	r2, r8
 800dc6a:	464b      	mov	r3, r9
 800dc6c:	f7f2 fcc4 	bl	80005f8 <__aeabi_dmul>
 800dc70:	4602      	mov	r2, r0
 800dc72:	460b      	mov	r3, r1
 800dc74:	4630      	mov	r0, r6
 800dc76:	4639      	mov	r1, r7
 800dc78:	f7f2 fb06 	bl	8000288 <__aeabi_dsub>
 800dc7c:	ec53 2b1a 	vmov	r2, r3, d10
 800dc80:	f7f2 fcba 	bl	80005f8 <__aeabi_dmul>
 800dc84:	ec53 2b18 	vmov	r2, r3, d8
 800dc88:	ec41 0b19 	vmov	d9, r0, r1
 800dc8c:	ec51 0b18 	vmov	r0, r1, d8
 800dc90:	f7f2 fcb2 	bl	80005f8 <__aeabi_dmul>
 800dc94:	a37c      	add	r3, pc, #496	; (adr r3, 800de88 <__ieee754_pow+0x708>)
 800dc96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc9a:	4604      	mov	r4, r0
 800dc9c:	460d      	mov	r5, r1
 800dc9e:	f7f2 fcab 	bl	80005f8 <__aeabi_dmul>
 800dca2:	a37b      	add	r3, pc, #492	; (adr r3, 800de90 <__ieee754_pow+0x710>)
 800dca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dca8:	f7f2 faf0 	bl	800028c <__adddf3>
 800dcac:	4622      	mov	r2, r4
 800dcae:	462b      	mov	r3, r5
 800dcb0:	f7f2 fca2 	bl	80005f8 <__aeabi_dmul>
 800dcb4:	a378      	add	r3, pc, #480	; (adr r3, 800de98 <__ieee754_pow+0x718>)
 800dcb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcba:	f7f2 fae7 	bl	800028c <__adddf3>
 800dcbe:	4622      	mov	r2, r4
 800dcc0:	462b      	mov	r3, r5
 800dcc2:	f7f2 fc99 	bl	80005f8 <__aeabi_dmul>
 800dcc6:	a376      	add	r3, pc, #472	; (adr r3, 800dea0 <__ieee754_pow+0x720>)
 800dcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dccc:	f7f2 fade 	bl	800028c <__adddf3>
 800dcd0:	4622      	mov	r2, r4
 800dcd2:	462b      	mov	r3, r5
 800dcd4:	f7f2 fc90 	bl	80005f8 <__aeabi_dmul>
 800dcd8:	a373      	add	r3, pc, #460	; (adr r3, 800dea8 <__ieee754_pow+0x728>)
 800dcda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcde:	f7f2 fad5 	bl	800028c <__adddf3>
 800dce2:	4622      	mov	r2, r4
 800dce4:	462b      	mov	r3, r5
 800dce6:	f7f2 fc87 	bl	80005f8 <__aeabi_dmul>
 800dcea:	a371      	add	r3, pc, #452	; (adr r3, 800deb0 <__ieee754_pow+0x730>)
 800dcec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcf0:	f7f2 facc 	bl	800028c <__adddf3>
 800dcf4:	4622      	mov	r2, r4
 800dcf6:	4606      	mov	r6, r0
 800dcf8:	460f      	mov	r7, r1
 800dcfa:	462b      	mov	r3, r5
 800dcfc:	4620      	mov	r0, r4
 800dcfe:	4629      	mov	r1, r5
 800dd00:	f7f2 fc7a 	bl	80005f8 <__aeabi_dmul>
 800dd04:	4602      	mov	r2, r0
 800dd06:	460b      	mov	r3, r1
 800dd08:	4630      	mov	r0, r6
 800dd0a:	4639      	mov	r1, r7
 800dd0c:	f7f2 fc74 	bl	80005f8 <__aeabi_dmul>
 800dd10:	4642      	mov	r2, r8
 800dd12:	4604      	mov	r4, r0
 800dd14:	460d      	mov	r5, r1
 800dd16:	464b      	mov	r3, r9
 800dd18:	ec51 0b18 	vmov	r0, r1, d8
 800dd1c:	f7f2 fab6 	bl	800028c <__adddf3>
 800dd20:	ec53 2b19 	vmov	r2, r3, d9
 800dd24:	f7f2 fc68 	bl	80005f8 <__aeabi_dmul>
 800dd28:	4622      	mov	r2, r4
 800dd2a:	462b      	mov	r3, r5
 800dd2c:	f7f2 faae 	bl	800028c <__adddf3>
 800dd30:	4642      	mov	r2, r8
 800dd32:	4682      	mov	sl, r0
 800dd34:	468b      	mov	fp, r1
 800dd36:	464b      	mov	r3, r9
 800dd38:	4640      	mov	r0, r8
 800dd3a:	4649      	mov	r1, r9
 800dd3c:	f7f2 fc5c 	bl	80005f8 <__aeabi_dmul>
 800dd40:	4b6b      	ldr	r3, [pc, #428]	; (800def0 <__ieee754_pow+0x770>)
 800dd42:	2200      	movs	r2, #0
 800dd44:	4606      	mov	r6, r0
 800dd46:	460f      	mov	r7, r1
 800dd48:	f7f2 faa0 	bl	800028c <__adddf3>
 800dd4c:	4652      	mov	r2, sl
 800dd4e:	465b      	mov	r3, fp
 800dd50:	f7f2 fa9c 	bl	800028c <__adddf3>
 800dd54:	2000      	movs	r0, #0
 800dd56:	4604      	mov	r4, r0
 800dd58:	460d      	mov	r5, r1
 800dd5a:	4602      	mov	r2, r0
 800dd5c:	460b      	mov	r3, r1
 800dd5e:	4640      	mov	r0, r8
 800dd60:	4649      	mov	r1, r9
 800dd62:	f7f2 fc49 	bl	80005f8 <__aeabi_dmul>
 800dd66:	4b62      	ldr	r3, [pc, #392]	; (800def0 <__ieee754_pow+0x770>)
 800dd68:	4680      	mov	r8, r0
 800dd6a:	4689      	mov	r9, r1
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	4620      	mov	r0, r4
 800dd70:	4629      	mov	r1, r5
 800dd72:	f7f2 fa89 	bl	8000288 <__aeabi_dsub>
 800dd76:	4632      	mov	r2, r6
 800dd78:	463b      	mov	r3, r7
 800dd7a:	f7f2 fa85 	bl	8000288 <__aeabi_dsub>
 800dd7e:	4602      	mov	r2, r0
 800dd80:	460b      	mov	r3, r1
 800dd82:	4650      	mov	r0, sl
 800dd84:	4659      	mov	r1, fp
 800dd86:	f7f2 fa7f 	bl	8000288 <__aeabi_dsub>
 800dd8a:	ec53 2b18 	vmov	r2, r3, d8
 800dd8e:	f7f2 fc33 	bl	80005f8 <__aeabi_dmul>
 800dd92:	4622      	mov	r2, r4
 800dd94:	4606      	mov	r6, r0
 800dd96:	460f      	mov	r7, r1
 800dd98:	462b      	mov	r3, r5
 800dd9a:	ec51 0b19 	vmov	r0, r1, d9
 800dd9e:	f7f2 fc2b 	bl	80005f8 <__aeabi_dmul>
 800dda2:	4602      	mov	r2, r0
 800dda4:	460b      	mov	r3, r1
 800dda6:	4630      	mov	r0, r6
 800dda8:	4639      	mov	r1, r7
 800ddaa:	f7f2 fa6f 	bl	800028c <__adddf3>
 800ddae:	4606      	mov	r6, r0
 800ddb0:	460f      	mov	r7, r1
 800ddb2:	4602      	mov	r2, r0
 800ddb4:	460b      	mov	r3, r1
 800ddb6:	4640      	mov	r0, r8
 800ddb8:	4649      	mov	r1, r9
 800ddba:	f7f2 fa67 	bl	800028c <__adddf3>
 800ddbe:	a33e      	add	r3, pc, #248	; (adr r3, 800deb8 <__ieee754_pow+0x738>)
 800ddc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddc4:	2000      	movs	r0, #0
 800ddc6:	4604      	mov	r4, r0
 800ddc8:	460d      	mov	r5, r1
 800ddca:	f7f2 fc15 	bl	80005f8 <__aeabi_dmul>
 800ddce:	4642      	mov	r2, r8
 800ddd0:	ec41 0b18 	vmov	d8, r0, r1
 800ddd4:	464b      	mov	r3, r9
 800ddd6:	4620      	mov	r0, r4
 800ddd8:	4629      	mov	r1, r5
 800ddda:	f7f2 fa55 	bl	8000288 <__aeabi_dsub>
 800ddde:	4602      	mov	r2, r0
 800dde0:	460b      	mov	r3, r1
 800dde2:	4630      	mov	r0, r6
 800dde4:	4639      	mov	r1, r7
 800dde6:	f7f2 fa4f 	bl	8000288 <__aeabi_dsub>
 800ddea:	a335      	add	r3, pc, #212	; (adr r3, 800dec0 <__ieee754_pow+0x740>)
 800ddec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddf0:	f7f2 fc02 	bl	80005f8 <__aeabi_dmul>
 800ddf4:	a334      	add	r3, pc, #208	; (adr r3, 800dec8 <__ieee754_pow+0x748>)
 800ddf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddfa:	4606      	mov	r6, r0
 800ddfc:	460f      	mov	r7, r1
 800ddfe:	4620      	mov	r0, r4
 800de00:	4629      	mov	r1, r5
 800de02:	f7f2 fbf9 	bl	80005f8 <__aeabi_dmul>
 800de06:	4602      	mov	r2, r0
 800de08:	460b      	mov	r3, r1
 800de0a:	4630      	mov	r0, r6
 800de0c:	4639      	mov	r1, r7
 800de0e:	f7f2 fa3d 	bl	800028c <__adddf3>
 800de12:	9a07      	ldr	r2, [sp, #28]
 800de14:	4b37      	ldr	r3, [pc, #220]	; (800def4 <__ieee754_pow+0x774>)
 800de16:	4413      	add	r3, r2
 800de18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de1c:	f7f2 fa36 	bl	800028c <__adddf3>
 800de20:	4682      	mov	sl, r0
 800de22:	9805      	ldr	r0, [sp, #20]
 800de24:	468b      	mov	fp, r1
 800de26:	f7f2 fb7d 	bl	8000524 <__aeabi_i2d>
 800de2a:	9a07      	ldr	r2, [sp, #28]
 800de2c:	4b32      	ldr	r3, [pc, #200]	; (800def8 <__ieee754_pow+0x778>)
 800de2e:	4413      	add	r3, r2
 800de30:	e9d3 8900 	ldrd	r8, r9, [r3]
 800de34:	4606      	mov	r6, r0
 800de36:	460f      	mov	r7, r1
 800de38:	4652      	mov	r2, sl
 800de3a:	465b      	mov	r3, fp
 800de3c:	ec51 0b18 	vmov	r0, r1, d8
 800de40:	f7f2 fa24 	bl	800028c <__adddf3>
 800de44:	4642      	mov	r2, r8
 800de46:	464b      	mov	r3, r9
 800de48:	f7f2 fa20 	bl	800028c <__adddf3>
 800de4c:	4632      	mov	r2, r6
 800de4e:	463b      	mov	r3, r7
 800de50:	f7f2 fa1c 	bl	800028c <__adddf3>
 800de54:	2000      	movs	r0, #0
 800de56:	4632      	mov	r2, r6
 800de58:	463b      	mov	r3, r7
 800de5a:	4604      	mov	r4, r0
 800de5c:	460d      	mov	r5, r1
 800de5e:	f7f2 fa13 	bl	8000288 <__aeabi_dsub>
 800de62:	4642      	mov	r2, r8
 800de64:	464b      	mov	r3, r9
 800de66:	f7f2 fa0f 	bl	8000288 <__aeabi_dsub>
 800de6a:	ec53 2b18 	vmov	r2, r3, d8
 800de6e:	f7f2 fa0b 	bl	8000288 <__aeabi_dsub>
 800de72:	4602      	mov	r2, r0
 800de74:	460b      	mov	r3, r1
 800de76:	4650      	mov	r0, sl
 800de78:	4659      	mov	r1, fp
 800de7a:	e610      	b.n	800da9e <__ieee754_pow+0x31e>
 800de7c:	2401      	movs	r4, #1
 800de7e:	e6a1      	b.n	800dbc4 <__ieee754_pow+0x444>
 800de80:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800ded0 <__ieee754_pow+0x750>
 800de84:	e617      	b.n	800dab6 <__ieee754_pow+0x336>
 800de86:	bf00      	nop
 800de88:	4a454eef 	.word	0x4a454eef
 800de8c:	3fca7e28 	.word	0x3fca7e28
 800de90:	93c9db65 	.word	0x93c9db65
 800de94:	3fcd864a 	.word	0x3fcd864a
 800de98:	a91d4101 	.word	0xa91d4101
 800de9c:	3fd17460 	.word	0x3fd17460
 800dea0:	518f264d 	.word	0x518f264d
 800dea4:	3fd55555 	.word	0x3fd55555
 800dea8:	db6fabff 	.word	0xdb6fabff
 800deac:	3fdb6db6 	.word	0x3fdb6db6
 800deb0:	33333303 	.word	0x33333303
 800deb4:	3fe33333 	.word	0x3fe33333
 800deb8:	e0000000 	.word	0xe0000000
 800debc:	3feec709 	.word	0x3feec709
 800dec0:	dc3a03fd 	.word	0xdc3a03fd
 800dec4:	3feec709 	.word	0x3feec709
 800dec8:	145b01f5 	.word	0x145b01f5
 800decc:	be3e2fe0 	.word	0xbe3e2fe0
 800ded0:	00000000 	.word	0x00000000
 800ded4:	3ff00000 	.word	0x3ff00000
 800ded8:	7ff00000 	.word	0x7ff00000
 800dedc:	43400000 	.word	0x43400000
 800dee0:	0003988e 	.word	0x0003988e
 800dee4:	000bb679 	.word	0x000bb679
 800dee8:	08012710 	.word	0x08012710
 800deec:	3ff00000 	.word	0x3ff00000
 800def0:	40080000 	.word	0x40080000
 800def4:	08012730 	.word	0x08012730
 800def8:	08012720 	.word	0x08012720
 800defc:	a3b5      	add	r3, pc, #724	; (adr r3, 800e1d4 <__ieee754_pow+0xa54>)
 800defe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df02:	4640      	mov	r0, r8
 800df04:	4649      	mov	r1, r9
 800df06:	f7f2 f9c1 	bl	800028c <__adddf3>
 800df0a:	4622      	mov	r2, r4
 800df0c:	ec41 0b1a 	vmov	d10, r0, r1
 800df10:	462b      	mov	r3, r5
 800df12:	4630      	mov	r0, r6
 800df14:	4639      	mov	r1, r7
 800df16:	f7f2 f9b7 	bl	8000288 <__aeabi_dsub>
 800df1a:	4602      	mov	r2, r0
 800df1c:	460b      	mov	r3, r1
 800df1e:	ec51 0b1a 	vmov	r0, r1, d10
 800df22:	f7f2 fdf9 	bl	8000b18 <__aeabi_dcmpgt>
 800df26:	2800      	cmp	r0, #0
 800df28:	f47f ae04 	bne.w	800db34 <__ieee754_pow+0x3b4>
 800df2c:	4aa4      	ldr	r2, [pc, #656]	; (800e1c0 <__ieee754_pow+0xa40>)
 800df2e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800df32:	4293      	cmp	r3, r2
 800df34:	f340 8108 	ble.w	800e148 <__ieee754_pow+0x9c8>
 800df38:	151b      	asrs	r3, r3, #20
 800df3a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800df3e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800df42:	fa4a f303 	asr.w	r3, sl, r3
 800df46:	445b      	add	r3, fp
 800df48:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800df4c:	4e9d      	ldr	r6, [pc, #628]	; (800e1c4 <__ieee754_pow+0xa44>)
 800df4e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800df52:	4116      	asrs	r6, r2
 800df54:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800df58:	2000      	movs	r0, #0
 800df5a:	ea23 0106 	bic.w	r1, r3, r6
 800df5e:	f1c2 0214 	rsb	r2, r2, #20
 800df62:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800df66:	fa4a fa02 	asr.w	sl, sl, r2
 800df6a:	f1bb 0f00 	cmp.w	fp, #0
 800df6e:	4602      	mov	r2, r0
 800df70:	460b      	mov	r3, r1
 800df72:	4620      	mov	r0, r4
 800df74:	4629      	mov	r1, r5
 800df76:	bfb8      	it	lt
 800df78:	f1ca 0a00 	rsblt	sl, sl, #0
 800df7c:	f7f2 f984 	bl	8000288 <__aeabi_dsub>
 800df80:	ec41 0b19 	vmov	d9, r0, r1
 800df84:	4642      	mov	r2, r8
 800df86:	464b      	mov	r3, r9
 800df88:	ec51 0b19 	vmov	r0, r1, d9
 800df8c:	f7f2 f97e 	bl	800028c <__adddf3>
 800df90:	a37b      	add	r3, pc, #492	; (adr r3, 800e180 <__ieee754_pow+0xa00>)
 800df92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df96:	2000      	movs	r0, #0
 800df98:	4604      	mov	r4, r0
 800df9a:	460d      	mov	r5, r1
 800df9c:	f7f2 fb2c 	bl	80005f8 <__aeabi_dmul>
 800dfa0:	ec53 2b19 	vmov	r2, r3, d9
 800dfa4:	4606      	mov	r6, r0
 800dfa6:	460f      	mov	r7, r1
 800dfa8:	4620      	mov	r0, r4
 800dfaa:	4629      	mov	r1, r5
 800dfac:	f7f2 f96c 	bl	8000288 <__aeabi_dsub>
 800dfb0:	4602      	mov	r2, r0
 800dfb2:	460b      	mov	r3, r1
 800dfb4:	4640      	mov	r0, r8
 800dfb6:	4649      	mov	r1, r9
 800dfb8:	f7f2 f966 	bl	8000288 <__aeabi_dsub>
 800dfbc:	a372      	add	r3, pc, #456	; (adr r3, 800e188 <__ieee754_pow+0xa08>)
 800dfbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfc2:	f7f2 fb19 	bl	80005f8 <__aeabi_dmul>
 800dfc6:	a372      	add	r3, pc, #456	; (adr r3, 800e190 <__ieee754_pow+0xa10>)
 800dfc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfcc:	4680      	mov	r8, r0
 800dfce:	4689      	mov	r9, r1
 800dfd0:	4620      	mov	r0, r4
 800dfd2:	4629      	mov	r1, r5
 800dfd4:	f7f2 fb10 	bl	80005f8 <__aeabi_dmul>
 800dfd8:	4602      	mov	r2, r0
 800dfda:	460b      	mov	r3, r1
 800dfdc:	4640      	mov	r0, r8
 800dfde:	4649      	mov	r1, r9
 800dfe0:	f7f2 f954 	bl	800028c <__adddf3>
 800dfe4:	4604      	mov	r4, r0
 800dfe6:	460d      	mov	r5, r1
 800dfe8:	4602      	mov	r2, r0
 800dfea:	460b      	mov	r3, r1
 800dfec:	4630      	mov	r0, r6
 800dfee:	4639      	mov	r1, r7
 800dff0:	f7f2 f94c 	bl	800028c <__adddf3>
 800dff4:	4632      	mov	r2, r6
 800dff6:	463b      	mov	r3, r7
 800dff8:	4680      	mov	r8, r0
 800dffa:	4689      	mov	r9, r1
 800dffc:	f7f2 f944 	bl	8000288 <__aeabi_dsub>
 800e000:	4602      	mov	r2, r0
 800e002:	460b      	mov	r3, r1
 800e004:	4620      	mov	r0, r4
 800e006:	4629      	mov	r1, r5
 800e008:	f7f2 f93e 	bl	8000288 <__aeabi_dsub>
 800e00c:	4642      	mov	r2, r8
 800e00e:	4606      	mov	r6, r0
 800e010:	460f      	mov	r7, r1
 800e012:	464b      	mov	r3, r9
 800e014:	4640      	mov	r0, r8
 800e016:	4649      	mov	r1, r9
 800e018:	f7f2 faee 	bl	80005f8 <__aeabi_dmul>
 800e01c:	a35e      	add	r3, pc, #376	; (adr r3, 800e198 <__ieee754_pow+0xa18>)
 800e01e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e022:	4604      	mov	r4, r0
 800e024:	460d      	mov	r5, r1
 800e026:	f7f2 fae7 	bl	80005f8 <__aeabi_dmul>
 800e02a:	a35d      	add	r3, pc, #372	; (adr r3, 800e1a0 <__ieee754_pow+0xa20>)
 800e02c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e030:	f7f2 f92a 	bl	8000288 <__aeabi_dsub>
 800e034:	4622      	mov	r2, r4
 800e036:	462b      	mov	r3, r5
 800e038:	f7f2 fade 	bl	80005f8 <__aeabi_dmul>
 800e03c:	a35a      	add	r3, pc, #360	; (adr r3, 800e1a8 <__ieee754_pow+0xa28>)
 800e03e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e042:	f7f2 f923 	bl	800028c <__adddf3>
 800e046:	4622      	mov	r2, r4
 800e048:	462b      	mov	r3, r5
 800e04a:	f7f2 fad5 	bl	80005f8 <__aeabi_dmul>
 800e04e:	a358      	add	r3, pc, #352	; (adr r3, 800e1b0 <__ieee754_pow+0xa30>)
 800e050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e054:	f7f2 f918 	bl	8000288 <__aeabi_dsub>
 800e058:	4622      	mov	r2, r4
 800e05a:	462b      	mov	r3, r5
 800e05c:	f7f2 facc 	bl	80005f8 <__aeabi_dmul>
 800e060:	a355      	add	r3, pc, #340	; (adr r3, 800e1b8 <__ieee754_pow+0xa38>)
 800e062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e066:	f7f2 f911 	bl	800028c <__adddf3>
 800e06a:	4622      	mov	r2, r4
 800e06c:	462b      	mov	r3, r5
 800e06e:	f7f2 fac3 	bl	80005f8 <__aeabi_dmul>
 800e072:	4602      	mov	r2, r0
 800e074:	460b      	mov	r3, r1
 800e076:	4640      	mov	r0, r8
 800e078:	4649      	mov	r1, r9
 800e07a:	f7f2 f905 	bl	8000288 <__aeabi_dsub>
 800e07e:	4604      	mov	r4, r0
 800e080:	460d      	mov	r5, r1
 800e082:	4602      	mov	r2, r0
 800e084:	460b      	mov	r3, r1
 800e086:	4640      	mov	r0, r8
 800e088:	4649      	mov	r1, r9
 800e08a:	f7f2 fab5 	bl	80005f8 <__aeabi_dmul>
 800e08e:	2200      	movs	r2, #0
 800e090:	ec41 0b19 	vmov	d9, r0, r1
 800e094:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e098:	4620      	mov	r0, r4
 800e09a:	4629      	mov	r1, r5
 800e09c:	f7f2 f8f4 	bl	8000288 <__aeabi_dsub>
 800e0a0:	4602      	mov	r2, r0
 800e0a2:	460b      	mov	r3, r1
 800e0a4:	ec51 0b19 	vmov	r0, r1, d9
 800e0a8:	f7f2 fbd0 	bl	800084c <__aeabi_ddiv>
 800e0ac:	4632      	mov	r2, r6
 800e0ae:	4604      	mov	r4, r0
 800e0b0:	460d      	mov	r5, r1
 800e0b2:	463b      	mov	r3, r7
 800e0b4:	4640      	mov	r0, r8
 800e0b6:	4649      	mov	r1, r9
 800e0b8:	f7f2 fa9e 	bl	80005f8 <__aeabi_dmul>
 800e0bc:	4632      	mov	r2, r6
 800e0be:	463b      	mov	r3, r7
 800e0c0:	f7f2 f8e4 	bl	800028c <__adddf3>
 800e0c4:	4602      	mov	r2, r0
 800e0c6:	460b      	mov	r3, r1
 800e0c8:	4620      	mov	r0, r4
 800e0ca:	4629      	mov	r1, r5
 800e0cc:	f7f2 f8dc 	bl	8000288 <__aeabi_dsub>
 800e0d0:	4642      	mov	r2, r8
 800e0d2:	464b      	mov	r3, r9
 800e0d4:	f7f2 f8d8 	bl	8000288 <__aeabi_dsub>
 800e0d8:	460b      	mov	r3, r1
 800e0da:	4602      	mov	r2, r0
 800e0dc:	493a      	ldr	r1, [pc, #232]	; (800e1c8 <__ieee754_pow+0xa48>)
 800e0de:	2000      	movs	r0, #0
 800e0e0:	f7f2 f8d2 	bl	8000288 <__aeabi_dsub>
 800e0e4:	ec41 0b10 	vmov	d0, r0, r1
 800e0e8:	ee10 3a90 	vmov	r3, s1
 800e0ec:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800e0f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e0f4:	da2b      	bge.n	800e14e <__ieee754_pow+0x9ce>
 800e0f6:	4650      	mov	r0, sl
 800e0f8:	f000 fb06 	bl	800e708 <scalbn>
 800e0fc:	ec51 0b10 	vmov	r0, r1, d0
 800e100:	ec53 2b18 	vmov	r2, r3, d8
 800e104:	f7ff bbed 	b.w	800d8e2 <__ieee754_pow+0x162>
 800e108:	4b30      	ldr	r3, [pc, #192]	; (800e1cc <__ieee754_pow+0xa4c>)
 800e10a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800e10e:	429e      	cmp	r6, r3
 800e110:	f77f af0c 	ble.w	800df2c <__ieee754_pow+0x7ac>
 800e114:	4b2e      	ldr	r3, [pc, #184]	; (800e1d0 <__ieee754_pow+0xa50>)
 800e116:	440b      	add	r3, r1
 800e118:	4303      	orrs	r3, r0
 800e11a:	d009      	beq.n	800e130 <__ieee754_pow+0x9b0>
 800e11c:	ec51 0b18 	vmov	r0, r1, d8
 800e120:	2200      	movs	r2, #0
 800e122:	2300      	movs	r3, #0
 800e124:	f7f2 fcda 	bl	8000adc <__aeabi_dcmplt>
 800e128:	3800      	subs	r0, #0
 800e12a:	bf18      	it	ne
 800e12c:	2001      	movne	r0, #1
 800e12e:	e447      	b.n	800d9c0 <__ieee754_pow+0x240>
 800e130:	4622      	mov	r2, r4
 800e132:	462b      	mov	r3, r5
 800e134:	f7f2 f8a8 	bl	8000288 <__aeabi_dsub>
 800e138:	4642      	mov	r2, r8
 800e13a:	464b      	mov	r3, r9
 800e13c:	f7f2 fce2 	bl	8000b04 <__aeabi_dcmpge>
 800e140:	2800      	cmp	r0, #0
 800e142:	f43f aef3 	beq.w	800df2c <__ieee754_pow+0x7ac>
 800e146:	e7e9      	b.n	800e11c <__ieee754_pow+0x99c>
 800e148:	f04f 0a00 	mov.w	sl, #0
 800e14c:	e71a      	b.n	800df84 <__ieee754_pow+0x804>
 800e14e:	ec51 0b10 	vmov	r0, r1, d0
 800e152:	4619      	mov	r1, r3
 800e154:	e7d4      	b.n	800e100 <__ieee754_pow+0x980>
 800e156:	491c      	ldr	r1, [pc, #112]	; (800e1c8 <__ieee754_pow+0xa48>)
 800e158:	2000      	movs	r0, #0
 800e15a:	f7ff bb30 	b.w	800d7be <__ieee754_pow+0x3e>
 800e15e:	2000      	movs	r0, #0
 800e160:	2100      	movs	r1, #0
 800e162:	f7ff bb2c 	b.w	800d7be <__ieee754_pow+0x3e>
 800e166:	4630      	mov	r0, r6
 800e168:	4639      	mov	r1, r7
 800e16a:	f7ff bb28 	b.w	800d7be <__ieee754_pow+0x3e>
 800e16e:	9204      	str	r2, [sp, #16]
 800e170:	f7ff bb7a 	b.w	800d868 <__ieee754_pow+0xe8>
 800e174:	2300      	movs	r3, #0
 800e176:	f7ff bb64 	b.w	800d842 <__ieee754_pow+0xc2>
 800e17a:	bf00      	nop
 800e17c:	f3af 8000 	nop.w
 800e180:	00000000 	.word	0x00000000
 800e184:	3fe62e43 	.word	0x3fe62e43
 800e188:	fefa39ef 	.word	0xfefa39ef
 800e18c:	3fe62e42 	.word	0x3fe62e42
 800e190:	0ca86c39 	.word	0x0ca86c39
 800e194:	be205c61 	.word	0xbe205c61
 800e198:	72bea4d0 	.word	0x72bea4d0
 800e19c:	3e663769 	.word	0x3e663769
 800e1a0:	c5d26bf1 	.word	0xc5d26bf1
 800e1a4:	3ebbbd41 	.word	0x3ebbbd41
 800e1a8:	af25de2c 	.word	0xaf25de2c
 800e1ac:	3f11566a 	.word	0x3f11566a
 800e1b0:	16bebd93 	.word	0x16bebd93
 800e1b4:	3f66c16c 	.word	0x3f66c16c
 800e1b8:	5555553e 	.word	0x5555553e
 800e1bc:	3fc55555 	.word	0x3fc55555
 800e1c0:	3fe00000 	.word	0x3fe00000
 800e1c4:	000fffff 	.word	0x000fffff
 800e1c8:	3ff00000 	.word	0x3ff00000
 800e1cc:	4090cbff 	.word	0x4090cbff
 800e1d0:	3f6f3400 	.word	0x3f6f3400
 800e1d4:	652b82fe 	.word	0x652b82fe
 800e1d8:	3c971547 	.word	0x3c971547

0800e1dc <__ieee754_sqrt>:
 800e1dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1e0:	ec55 4b10 	vmov	r4, r5, d0
 800e1e4:	4e55      	ldr	r6, [pc, #340]	; (800e33c <__ieee754_sqrt+0x160>)
 800e1e6:	43ae      	bics	r6, r5
 800e1e8:	ee10 0a10 	vmov	r0, s0
 800e1ec:	ee10 3a10 	vmov	r3, s0
 800e1f0:	462a      	mov	r2, r5
 800e1f2:	4629      	mov	r1, r5
 800e1f4:	d110      	bne.n	800e218 <__ieee754_sqrt+0x3c>
 800e1f6:	ee10 2a10 	vmov	r2, s0
 800e1fa:	462b      	mov	r3, r5
 800e1fc:	f7f2 f9fc 	bl	80005f8 <__aeabi_dmul>
 800e200:	4602      	mov	r2, r0
 800e202:	460b      	mov	r3, r1
 800e204:	4620      	mov	r0, r4
 800e206:	4629      	mov	r1, r5
 800e208:	f7f2 f840 	bl	800028c <__adddf3>
 800e20c:	4604      	mov	r4, r0
 800e20e:	460d      	mov	r5, r1
 800e210:	ec45 4b10 	vmov	d0, r4, r5
 800e214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e218:	2d00      	cmp	r5, #0
 800e21a:	dc10      	bgt.n	800e23e <__ieee754_sqrt+0x62>
 800e21c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e220:	4330      	orrs	r0, r6
 800e222:	d0f5      	beq.n	800e210 <__ieee754_sqrt+0x34>
 800e224:	b15d      	cbz	r5, 800e23e <__ieee754_sqrt+0x62>
 800e226:	ee10 2a10 	vmov	r2, s0
 800e22a:	462b      	mov	r3, r5
 800e22c:	ee10 0a10 	vmov	r0, s0
 800e230:	f7f2 f82a 	bl	8000288 <__aeabi_dsub>
 800e234:	4602      	mov	r2, r0
 800e236:	460b      	mov	r3, r1
 800e238:	f7f2 fb08 	bl	800084c <__aeabi_ddiv>
 800e23c:	e7e6      	b.n	800e20c <__ieee754_sqrt+0x30>
 800e23e:	1512      	asrs	r2, r2, #20
 800e240:	d074      	beq.n	800e32c <__ieee754_sqrt+0x150>
 800e242:	07d4      	lsls	r4, r2, #31
 800e244:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800e248:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800e24c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800e250:	bf5e      	ittt	pl
 800e252:	0fda      	lsrpl	r2, r3, #31
 800e254:	005b      	lslpl	r3, r3, #1
 800e256:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800e25a:	2400      	movs	r4, #0
 800e25c:	0fda      	lsrs	r2, r3, #31
 800e25e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800e262:	107f      	asrs	r7, r7, #1
 800e264:	005b      	lsls	r3, r3, #1
 800e266:	2516      	movs	r5, #22
 800e268:	4620      	mov	r0, r4
 800e26a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800e26e:	1886      	adds	r6, r0, r2
 800e270:	428e      	cmp	r6, r1
 800e272:	bfde      	ittt	le
 800e274:	1b89      	suble	r1, r1, r6
 800e276:	18b0      	addle	r0, r6, r2
 800e278:	18a4      	addle	r4, r4, r2
 800e27a:	0049      	lsls	r1, r1, #1
 800e27c:	3d01      	subs	r5, #1
 800e27e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800e282:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800e286:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e28a:	d1f0      	bne.n	800e26e <__ieee754_sqrt+0x92>
 800e28c:	462a      	mov	r2, r5
 800e28e:	f04f 0e20 	mov.w	lr, #32
 800e292:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800e296:	4281      	cmp	r1, r0
 800e298:	eb06 0c05 	add.w	ip, r6, r5
 800e29c:	dc02      	bgt.n	800e2a4 <__ieee754_sqrt+0xc8>
 800e29e:	d113      	bne.n	800e2c8 <__ieee754_sqrt+0xec>
 800e2a0:	459c      	cmp	ip, r3
 800e2a2:	d811      	bhi.n	800e2c8 <__ieee754_sqrt+0xec>
 800e2a4:	f1bc 0f00 	cmp.w	ip, #0
 800e2a8:	eb0c 0506 	add.w	r5, ip, r6
 800e2ac:	da43      	bge.n	800e336 <__ieee754_sqrt+0x15a>
 800e2ae:	2d00      	cmp	r5, #0
 800e2b0:	db41      	blt.n	800e336 <__ieee754_sqrt+0x15a>
 800e2b2:	f100 0801 	add.w	r8, r0, #1
 800e2b6:	1a09      	subs	r1, r1, r0
 800e2b8:	459c      	cmp	ip, r3
 800e2ba:	bf88      	it	hi
 800e2bc:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800e2c0:	eba3 030c 	sub.w	r3, r3, ip
 800e2c4:	4432      	add	r2, r6
 800e2c6:	4640      	mov	r0, r8
 800e2c8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800e2cc:	f1be 0e01 	subs.w	lr, lr, #1
 800e2d0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800e2d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e2d8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e2dc:	d1db      	bne.n	800e296 <__ieee754_sqrt+0xba>
 800e2de:	430b      	orrs	r3, r1
 800e2e0:	d006      	beq.n	800e2f0 <__ieee754_sqrt+0x114>
 800e2e2:	1c50      	adds	r0, r2, #1
 800e2e4:	bf13      	iteet	ne
 800e2e6:	3201      	addne	r2, #1
 800e2e8:	3401      	addeq	r4, #1
 800e2ea:	4672      	moveq	r2, lr
 800e2ec:	f022 0201 	bicne.w	r2, r2, #1
 800e2f0:	1063      	asrs	r3, r4, #1
 800e2f2:	0852      	lsrs	r2, r2, #1
 800e2f4:	07e1      	lsls	r1, r4, #31
 800e2f6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800e2fa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800e2fe:	bf48      	it	mi
 800e300:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800e304:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800e308:	4614      	mov	r4, r2
 800e30a:	e781      	b.n	800e210 <__ieee754_sqrt+0x34>
 800e30c:	0ad9      	lsrs	r1, r3, #11
 800e30e:	3815      	subs	r0, #21
 800e310:	055b      	lsls	r3, r3, #21
 800e312:	2900      	cmp	r1, #0
 800e314:	d0fa      	beq.n	800e30c <__ieee754_sqrt+0x130>
 800e316:	02cd      	lsls	r5, r1, #11
 800e318:	d50a      	bpl.n	800e330 <__ieee754_sqrt+0x154>
 800e31a:	f1c2 0420 	rsb	r4, r2, #32
 800e31e:	fa23 f404 	lsr.w	r4, r3, r4
 800e322:	1e55      	subs	r5, r2, #1
 800e324:	4093      	lsls	r3, r2
 800e326:	4321      	orrs	r1, r4
 800e328:	1b42      	subs	r2, r0, r5
 800e32a:	e78a      	b.n	800e242 <__ieee754_sqrt+0x66>
 800e32c:	4610      	mov	r0, r2
 800e32e:	e7f0      	b.n	800e312 <__ieee754_sqrt+0x136>
 800e330:	0049      	lsls	r1, r1, #1
 800e332:	3201      	adds	r2, #1
 800e334:	e7ef      	b.n	800e316 <__ieee754_sqrt+0x13a>
 800e336:	4680      	mov	r8, r0
 800e338:	e7bd      	b.n	800e2b6 <__ieee754_sqrt+0xda>
 800e33a:	bf00      	nop
 800e33c:	7ff00000 	.word	0x7ff00000

0800e340 <with_errno>:
 800e340:	b570      	push	{r4, r5, r6, lr}
 800e342:	4604      	mov	r4, r0
 800e344:	460d      	mov	r5, r1
 800e346:	4616      	mov	r6, r2
 800e348:	f000 fa6c 	bl	800e824 <__errno>
 800e34c:	4629      	mov	r1, r5
 800e34e:	6006      	str	r6, [r0, #0]
 800e350:	4620      	mov	r0, r4
 800e352:	bd70      	pop	{r4, r5, r6, pc}

0800e354 <xflow>:
 800e354:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e356:	4614      	mov	r4, r2
 800e358:	461d      	mov	r5, r3
 800e35a:	b108      	cbz	r0, 800e360 <xflow+0xc>
 800e35c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e360:	e9cd 2300 	strd	r2, r3, [sp]
 800e364:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e368:	4620      	mov	r0, r4
 800e36a:	4629      	mov	r1, r5
 800e36c:	f7f2 f944 	bl	80005f8 <__aeabi_dmul>
 800e370:	2222      	movs	r2, #34	; 0x22
 800e372:	b003      	add	sp, #12
 800e374:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e378:	f7ff bfe2 	b.w	800e340 <with_errno>

0800e37c <__math_uflow>:
 800e37c:	b508      	push	{r3, lr}
 800e37e:	2200      	movs	r2, #0
 800e380:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e384:	f7ff ffe6 	bl	800e354 <xflow>
 800e388:	ec41 0b10 	vmov	d0, r0, r1
 800e38c:	bd08      	pop	{r3, pc}

0800e38e <__math_oflow>:
 800e38e:	b508      	push	{r3, lr}
 800e390:	2200      	movs	r2, #0
 800e392:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800e396:	f7ff ffdd 	bl	800e354 <xflow>
 800e39a:	ec41 0b10 	vmov	d0, r0, r1
 800e39e:	bd08      	pop	{r3, pc}

0800e3a0 <atan>:
 800e3a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3a4:	ec55 4b10 	vmov	r4, r5, d0
 800e3a8:	4bc3      	ldr	r3, [pc, #780]	; (800e6b8 <atan+0x318>)
 800e3aa:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e3ae:	429e      	cmp	r6, r3
 800e3b0:	46ab      	mov	fp, r5
 800e3b2:	dd18      	ble.n	800e3e6 <atan+0x46>
 800e3b4:	4bc1      	ldr	r3, [pc, #772]	; (800e6bc <atan+0x31c>)
 800e3b6:	429e      	cmp	r6, r3
 800e3b8:	dc01      	bgt.n	800e3be <atan+0x1e>
 800e3ba:	d109      	bne.n	800e3d0 <atan+0x30>
 800e3bc:	b144      	cbz	r4, 800e3d0 <atan+0x30>
 800e3be:	4622      	mov	r2, r4
 800e3c0:	462b      	mov	r3, r5
 800e3c2:	4620      	mov	r0, r4
 800e3c4:	4629      	mov	r1, r5
 800e3c6:	f7f1 ff61 	bl	800028c <__adddf3>
 800e3ca:	4604      	mov	r4, r0
 800e3cc:	460d      	mov	r5, r1
 800e3ce:	e006      	b.n	800e3de <atan+0x3e>
 800e3d0:	f1bb 0f00 	cmp.w	fp, #0
 800e3d4:	f300 8131 	bgt.w	800e63a <atan+0x29a>
 800e3d8:	a59b      	add	r5, pc, #620	; (adr r5, 800e648 <atan+0x2a8>)
 800e3da:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e3de:	ec45 4b10 	vmov	d0, r4, r5
 800e3e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3e6:	4bb6      	ldr	r3, [pc, #728]	; (800e6c0 <atan+0x320>)
 800e3e8:	429e      	cmp	r6, r3
 800e3ea:	dc14      	bgt.n	800e416 <atan+0x76>
 800e3ec:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800e3f0:	429e      	cmp	r6, r3
 800e3f2:	dc0d      	bgt.n	800e410 <atan+0x70>
 800e3f4:	a396      	add	r3, pc, #600	; (adr r3, 800e650 <atan+0x2b0>)
 800e3f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3fa:	ee10 0a10 	vmov	r0, s0
 800e3fe:	4629      	mov	r1, r5
 800e400:	f7f1 ff44 	bl	800028c <__adddf3>
 800e404:	4baf      	ldr	r3, [pc, #700]	; (800e6c4 <atan+0x324>)
 800e406:	2200      	movs	r2, #0
 800e408:	f7f2 fb86 	bl	8000b18 <__aeabi_dcmpgt>
 800e40c:	2800      	cmp	r0, #0
 800e40e:	d1e6      	bne.n	800e3de <atan+0x3e>
 800e410:	f04f 3aff 	mov.w	sl, #4294967295
 800e414:	e02b      	b.n	800e46e <atan+0xce>
 800e416:	f000 f963 	bl	800e6e0 <fabs>
 800e41a:	4bab      	ldr	r3, [pc, #684]	; (800e6c8 <atan+0x328>)
 800e41c:	429e      	cmp	r6, r3
 800e41e:	ec55 4b10 	vmov	r4, r5, d0
 800e422:	f300 80bf 	bgt.w	800e5a4 <atan+0x204>
 800e426:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800e42a:	429e      	cmp	r6, r3
 800e42c:	f300 80a0 	bgt.w	800e570 <atan+0x1d0>
 800e430:	ee10 2a10 	vmov	r2, s0
 800e434:	ee10 0a10 	vmov	r0, s0
 800e438:	462b      	mov	r3, r5
 800e43a:	4629      	mov	r1, r5
 800e43c:	f7f1 ff26 	bl	800028c <__adddf3>
 800e440:	4ba0      	ldr	r3, [pc, #640]	; (800e6c4 <atan+0x324>)
 800e442:	2200      	movs	r2, #0
 800e444:	f7f1 ff20 	bl	8000288 <__aeabi_dsub>
 800e448:	2200      	movs	r2, #0
 800e44a:	4606      	mov	r6, r0
 800e44c:	460f      	mov	r7, r1
 800e44e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e452:	4620      	mov	r0, r4
 800e454:	4629      	mov	r1, r5
 800e456:	f7f1 ff19 	bl	800028c <__adddf3>
 800e45a:	4602      	mov	r2, r0
 800e45c:	460b      	mov	r3, r1
 800e45e:	4630      	mov	r0, r6
 800e460:	4639      	mov	r1, r7
 800e462:	f7f2 f9f3 	bl	800084c <__aeabi_ddiv>
 800e466:	f04f 0a00 	mov.w	sl, #0
 800e46a:	4604      	mov	r4, r0
 800e46c:	460d      	mov	r5, r1
 800e46e:	4622      	mov	r2, r4
 800e470:	462b      	mov	r3, r5
 800e472:	4620      	mov	r0, r4
 800e474:	4629      	mov	r1, r5
 800e476:	f7f2 f8bf 	bl	80005f8 <__aeabi_dmul>
 800e47a:	4602      	mov	r2, r0
 800e47c:	460b      	mov	r3, r1
 800e47e:	4680      	mov	r8, r0
 800e480:	4689      	mov	r9, r1
 800e482:	f7f2 f8b9 	bl	80005f8 <__aeabi_dmul>
 800e486:	a374      	add	r3, pc, #464	; (adr r3, 800e658 <atan+0x2b8>)
 800e488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e48c:	4606      	mov	r6, r0
 800e48e:	460f      	mov	r7, r1
 800e490:	f7f2 f8b2 	bl	80005f8 <__aeabi_dmul>
 800e494:	a372      	add	r3, pc, #456	; (adr r3, 800e660 <atan+0x2c0>)
 800e496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e49a:	f7f1 fef7 	bl	800028c <__adddf3>
 800e49e:	4632      	mov	r2, r6
 800e4a0:	463b      	mov	r3, r7
 800e4a2:	f7f2 f8a9 	bl	80005f8 <__aeabi_dmul>
 800e4a6:	a370      	add	r3, pc, #448	; (adr r3, 800e668 <atan+0x2c8>)
 800e4a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ac:	f7f1 feee 	bl	800028c <__adddf3>
 800e4b0:	4632      	mov	r2, r6
 800e4b2:	463b      	mov	r3, r7
 800e4b4:	f7f2 f8a0 	bl	80005f8 <__aeabi_dmul>
 800e4b8:	a36d      	add	r3, pc, #436	; (adr r3, 800e670 <atan+0x2d0>)
 800e4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4be:	f7f1 fee5 	bl	800028c <__adddf3>
 800e4c2:	4632      	mov	r2, r6
 800e4c4:	463b      	mov	r3, r7
 800e4c6:	f7f2 f897 	bl	80005f8 <__aeabi_dmul>
 800e4ca:	a36b      	add	r3, pc, #428	; (adr r3, 800e678 <atan+0x2d8>)
 800e4cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4d0:	f7f1 fedc 	bl	800028c <__adddf3>
 800e4d4:	4632      	mov	r2, r6
 800e4d6:	463b      	mov	r3, r7
 800e4d8:	f7f2 f88e 	bl	80005f8 <__aeabi_dmul>
 800e4dc:	a368      	add	r3, pc, #416	; (adr r3, 800e680 <atan+0x2e0>)
 800e4de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4e2:	f7f1 fed3 	bl	800028c <__adddf3>
 800e4e6:	4642      	mov	r2, r8
 800e4e8:	464b      	mov	r3, r9
 800e4ea:	f7f2 f885 	bl	80005f8 <__aeabi_dmul>
 800e4ee:	a366      	add	r3, pc, #408	; (adr r3, 800e688 <atan+0x2e8>)
 800e4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4f4:	4680      	mov	r8, r0
 800e4f6:	4689      	mov	r9, r1
 800e4f8:	4630      	mov	r0, r6
 800e4fa:	4639      	mov	r1, r7
 800e4fc:	f7f2 f87c 	bl	80005f8 <__aeabi_dmul>
 800e500:	a363      	add	r3, pc, #396	; (adr r3, 800e690 <atan+0x2f0>)
 800e502:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e506:	f7f1 febf 	bl	8000288 <__aeabi_dsub>
 800e50a:	4632      	mov	r2, r6
 800e50c:	463b      	mov	r3, r7
 800e50e:	f7f2 f873 	bl	80005f8 <__aeabi_dmul>
 800e512:	a361      	add	r3, pc, #388	; (adr r3, 800e698 <atan+0x2f8>)
 800e514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e518:	f7f1 feb6 	bl	8000288 <__aeabi_dsub>
 800e51c:	4632      	mov	r2, r6
 800e51e:	463b      	mov	r3, r7
 800e520:	f7f2 f86a 	bl	80005f8 <__aeabi_dmul>
 800e524:	a35e      	add	r3, pc, #376	; (adr r3, 800e6a0 <atan+0x300>)
 800e526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e52a:	f7f1 fead 	bl	8000288 <__aeabi_dsub>
 800e52e:	4632      	mov	r2, r6
 800e530:	463b      	mov	r3, r7
 800e532:	f7f2 f861 	bl	80005f8 <__aeabi_dmul>
 800e536:	a35c      	add	r3, pc, #368	; (adr r3, 800e6a8 <atan+0x308>)
 800e538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e53c:	f7f1 fea4 	bl	8000288 <__aeabi_dsub>
 800e540:	4632      	mov	r2, r6
 800e542:	463b      	mov	r3, r7
 800e544:	f7f2 f858 	bl	80005f8 <__aeabi_dmul>
 800e548:	4602      	mov	r2, r0
 800e54a:	460b      	mov	r3, r1
 800e54c:	4640      	mov	r0, r8
 800e54e:	4649      	mov	r1, r9
 800e550:	f7f1 fe9c 	bl	800028c <__adddf3>
 800e554:	4622      	mov	r2, r4
 800e556:	462b      	mov	r3, r5
 800e558:	f7f2 f84e 	bl	80005f8 <__aeabi_dmul>
 800e55c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800e560:	4602      	mov	r2, r0
 800e562:	460b      	mov	r3, r1
 800e564:	d14b      	bne.n	800e5fe <atan+0x25e>
 800e566:	4620      	mov	r0, r4
 800e568:	4629      	mov	r1, r5
 800e56a:	f7f1 fe8d 	bl	8000288 <__aeabi_dsub>
 800e56e:	e72c      	b.n	800e3ca <atan+0x2a>
 800e570:	ee10 0a10 	vmov	r0, s0
 800e574:	4b53      	ldr	r3, [pc, #332]	; (800e6c4 <atan+0x324>)
 800e576:	2200      	movs	r2, #0
 800e578:	4629      	mov	r1, r5
 800e57a:	f7f1 fe85 	bl	8000288 <__aeabi_dsub>
 800e57e:	4b51      	ldr	r3, [pc, #324]	; (800e6c4 <atan+0x324>)
 800e580:	4606      	mov	r6, r0
 800e582:	460f      	mov	r7, r1
 800e584:	2200      	movs	r2, #0
 800e586:	4620      	mov	r0, r4
 800e588:	4629      	mov	r1, r5
 800e58a:	f7f1 fe7f 	bl	800028c <__adddf3>
 800e58e:	4602      	mov	r2, r0
 800e590:	460b      	mov	r3, r1
 800e592:	4630      	mov	r0, r6
 800e594:	4639      	mov	r1, r7
 800e596:	f7f2 f959 	bl	800084c <__aeabi_ddiv>
 800e59a:	f04f 0a01 	mov.w	sl, #1
 800e59e:	4604      	mov	r4, r0
 800e5a0:	460d      	mov	r5, r1
 800e5a2:	e764      	b.n	800e46e <atan+0xce>
 800e5a4:	4b49      	ldr	r3, [pc, #292]	; (800e6cc <atan+0x32c>)
 800e5a6:	429e      	cmp	r6, r3
 800e5a8:	da1d      	bge.n	800e5e6 <atan+0x246>
 800e5aa:	ee10 0a10 	vmov	r0, s0
 800e5ae:	4b48      	ldr	r3, [pc, #288]	; (800e6d0 <atan+0x330>)
 800e5b0:	2200      	movs	r2, #0
 800e5b2:	4629      	mov	r1, r5
 800e5b4:	f7f1 fe68 	bl	8000288 <__aeabi_dsub>
 800e5b8:	4b45      	ldr	r3, [pc, #276]	; (800e6d0 <atan+0x330>)
 800e5ba:	4606      	mov	r6, r0
 800e5bc:	460f      	mov	r7, r1
 800e5be:	2200      	movs	r2, #0
 800e5c0:	4620      	mov	r0, r4
 800e5c2:	4629      	mov	r1, r5
 800e5c4:	f7f2 f818 	bl	80005f8 <__aeabi_dmul>
 800e5c8:	4b3e      	ldr	r3, [pc, #248]	; (800e6c4 <atan+0x324>)
 800e5ca:	2200      	movs	r2, #0
 800e5cc:	f7f1 fe5e 	bl	800028c <__adddf3>
 800e5d0:	4602      	mov	r2, r0
 800e5d2:	460b      	mov	r3, r1
 800e5d4:	4630      	mov	r0, r6
 800e5d6:	4639      	mov	r1, r7
 800e5d8:	f7f2 f938 	bl	800084c <__aeabi_ddiv>
 800e5dc:	f04f 0a02 	mov.w	sl, #2
 800e5e0:	4604      	mov	r4, r0
 800e5e2:	460d      	mov	r5, r1
 800e5e4:	e743      	b.n	800e46e <atan+0xce>
 800e5e6:	462b      	mov	r3, r5
 800e5e8:	ee10 2a10 	vmov	r2, s0
 800e5ec:	4939      	ldr	r1, [pc, #228]	; (800e6d4 <atan+0x334>)
 800e5ee:	2000      	movs	r0, #0
 800e5f0:	f7f2 f92c 	bl	800084c <__aeabi_ddiv>
 800e5f4:	f04f 0a03 	mov.w	sl, #3
 800e5f8:	4604      	mov	r4, r0
 800e5fa:	460d      	mov	r5, r1
 800e5fc:	e737      	b.n	800e46e <atan+0xce>
 800e5fe:	4b36      	ldr	r3, [pc, #216]	; (800e6d8 <atan+0x338>)
 800e600:	4e36      	ldr	r6, [pc, #216]	; (800e6dc <atan+0x33c>)
 800e602:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800e606:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800e60a:	e9da 2300 	ldrd	r2, r3, [sl]
 800e60e:	f7f1 fe3b 	bl	8000288 <__aeabi_dsub>
 800e612:	4622      	mov	r2, r4
 800e614:	462b      	mov	r3, r5
 800e616:	f7f1 fe37 	bl	8000288 <__aeabi_dsub>
 800e61a:	4602      	mov	r2, r0
 800e61c:	460b      	mov	r3, r1
 800e61e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800e622:	f7f1 fe31 	bl	8000288 <__aeabi_dsub>
 800e626:	f1bb 0f00 	cmp.w	fp, #0
 800e62a:	4604      	mov	r4, r0
 800e62c:	460d      	mov	r5, r1
 800e62e:	f6bf aed6 	bge.w	800e3de <atan+0x3e>
 800e632:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e636:	461d      	mov	r5, r3
 800e638:	e6d1      	b.n	800e3de <atan+0x3e>
 800e63a:	a51d      	add	r5, pc, #116	; (adr r5, 800e6b0 <atan+0x310>)
 800e63c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e640:	e6cd      	b.n	800e3de <atan+0x3e>
 800e642:	bf00      	nop
 800e644:	f3af 8000 	nop.w
 800e648:	54442d18 	.word	0x54442d18
 800e64c:	bff921fb 	.word	0xbff921fb
 800e650:	8800759c 	.word	0x8800759c
 800e654:	7e37e43c 	.word	0x7e37e43c
 800e658:	e322da11 	.word	0xe322da11
 800e65c:	3f90ad3a 	.word	0x3f90ad3a
 800e660:	24760deb 	.word	0x24760deb
 800e664:	3fa97b4b 	.word	0x3fa97b4b
 800e668:	a0d03d51 	.word	0xa0d03d51
 800e66c:	3fb10d66 	.word	0x3fb10d66
 800e670:	c54c206e 	.word	0xc54c206e
 800e674:	3fb745cd 	.word	0x3fb745cd
 800e678:	920083ff 	.word	0x920083ff
 800e67c:	3fc24924 	.word	0x3fc24924
 800e680:	5555550d 	.word	0x5555550d
 800e684:	3fd55555 	.word	0x3fd55555
 800e688:	2c6a6c2f 	.word	0x2c6a6c2f
 800e68c:	bfa2b444 	.word	0xbfa2b444
 800e690:	52defd9a 	.word	0x52defd9a
 800e694:	3fadde2d 	.word	0x3fadde2d
 800e698:	af749a6d 	.word	0xaf749a6d
 800e69c:	3fb3b0f2 	.word	0x3fb3b0f2
 800e6a0:	fe231671 	.word	0xfe231671
 800e6a4:	3fbc71c6 	.word	0x3fbc71c6
 800e6a8:	9998ebc4 	.word	0x9998ebc4
 800e6ac:	3fc99999 	.word	0x3fc99999
 800e6b0:	54442d18 	.word	0x54442d18
 800e6b4:	3ff921fb 	.word	0x3ff921fb
 800e6b8:	440fffff 	.word	0x440fffff
 800e6bc:	7ff00000 	.word	0x7ff00000
 800e6c0:	3fdbffff 	.word	0x3fdbffff
 800e6c4:	3ff00000 	.word	0x3ff00000
 800e6c8:	3ff2ffff 	.word	0x3ff2ffff
 800e6cc:	40038000 	.word	0x40038000
 800e6d0:	3ff80000 	.word	0x3ff80000
 800e6d4:	bff00000 	.word	0xbff00000
 800e6d8:	08012760 	.word	0x08012760
 800e6dc:	08012740 	.word	0x08012740

0800e6e0 <fabs>:
 800e6e0:	ec51 0b10 	vmov	r0, r1, d0
 800e6e4:	ee10 2a10 	vmov	r2, s0
 800e6e8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e6ec:	ec43 2b10 	vmov	d0, r2, r3
 800e6f0:	4770      	bx	lr

0800e6f2 <finite>:
 800e6f2:	b082      	sub	sp, #8
 800e6f4:	ed8d 0b00 	vstr	d0, [sp]
 800e6f8:	9801      	ldr	r0, [sp, #4]
 800e6fa:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800e6fe:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800e702:	0fc0      	lsrs	r0, r0, #31
 800e704:	b002      	add	sp, #8
 800e706:	4770      	bx	lr

0800e708 <scalbn>:
 800e708:	b570      	push	{r4, r5, r6, lr}
 800e70a:	ec55 4b10 	vmov	r4, r5, d0
 800e70e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e712:	4606      	mov	r6, r0
 800e714:	462b      	mov	r3, r5
 800e716:	b99a      	cbnz	r2, 800e740 <scalbn+0x38>
 800e718:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e71c:	4323      	orrs	r3, r4
 800e71e:	d036      	beq.n	800e78e <scalbn+0x86>
 800e720:	4b39      	ldr	r3, [pc, #228]	; (800e808 <scalbn+0x100>)
 800e722:	4629      	mov	r1, r5
 800e724:	ee10 0a10 	vmov	r0, s0
 800e728:	2200      	movs	r2, #0
 800e72a:	f7f1 ff65 	bl	80005f8 <__aeabi_dmul>
 800e72e:	4b37      	ldr	r3, [pc, #220]	; (800e80c <scalbn+0x104>)
 800e730:	429e      	cmp	r6, r3
 800e732:	4604      	mov	r4, r0
 800e734:	460d      	mov	r5, r1
 800e736:	da10      	bge.n	800e75a <scalbn+0x52>
 800e738:	a32b      	add	r3, pc, #172	; (adr r3, 800e7e8 <scalbn+0xe0>)
 800e73a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e73e:	e03a      	b.n	800e7b6 <scalbn+0xae>
 800e740:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e744:	428a      	cmp	r2, r1
 800e746:	d10c      	bne.n	800e762 <scalbn+0x5a>
 800e748:	ee10 2a10 	vmov	r2, s0
 800e74c:	4620      	mov	r0, r4
 800e74e:	4629      	mov	r1, r5
 800e750:	f7f1 fd9c 	bl	800028c <__adddf3>
 800e754:	4604      	mov	r4, r0
 800e756:	460d      	mov	r5, r1
 800e758:	e019      	b.n	800e78e <scalbn+0x86>
 800e75a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e75e:	460b      	mov	r3, r1
 800e760:	3a36      	subs	r2, #54	; 0x36
 800e762:	4432      	add	r2, r6
 800e764:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e768:	428a      	cmp	r2, r1
 800e76a:	dd08      	ble.n	800e77e <scalbn+0x76>
 800e76c:	2d00      	cmp	r5, #0
 800e76e:	a120      	add	r1, pc, #128	; (adr r1, 800e7f0 <scalbn+0xe8>)
 800e770:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e774:	da1c      	bge.n	800e7b0 <scalbn+0xa8>
 800e776:	a120      	add	r1, pc, #128	; (adr r1, 800e7f8 <scalbn+0xf0>)
 800e778:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e77c:	e018      	b.n	800e7b0 <scalbn+0xa8>
 800e77e:	2a00      	cmp	r2, #0
 800e780:	dd08      	ble.n	800e794 <scalbn+0x8c>
 800e782:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e786:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e78a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e78e:	ec45 4b10 	vmov	d0, r4, r5
 800e792:	bd70      	pop	{r4, r5, r6, pc}
 800e794:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e798:	da19      	bge.n	800e7ce <scalbn+0xc6>
 800e79a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e79e:	429e      	cmp	r6, r3
 800e7a0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800e7a4:	dd0a      	ble.n	800e7bc <scalbn+0xb4>
 800e7a6:	a112      	add	r1, pc, #72	; (adr r1, 800e7f0 <scalbn+0xe8>)
 800e7a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d1e2      	bne.n	800e776 <scalbn+0x6e>
 800e7b0:	a30f      	add	r3, pc, #60	; (adr r3, 800e7f0 <scalbn+0xe8>)
 800e7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7b6:	f7f1 ff1f 	bl	80005f8 <__aeabi_dmul>
 800e7ba:	e7cb      	b.n	800e754 <scalbn+0x4c>
 800e7bc:	a10a      	add	r1, pc, #40	; (adr r1, 800e7e8 <scalbn+0xe0>)
 800e7be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d0b8      	beq.n	800e738 <scalbn+0x30>
 800e7c6:	a10e      	add	r1, pc, #56	; (adr r1, 800e800 <scalbn+0xf8>)
 800e7c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e7cc:	e7b4      	b.n	800e738 <scalbn+0x30>
 800e7ce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e7d2:	3236      	adds	r2, #54	; 0x36
 800e7d4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e7d8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800e7dc:	4620      	mov	r0, r4
 800e7de:	4b0c      	ldr	r3, [pc, #48]	; (800e810 <scalbn+0x108>)
 800e7e0:	2200      	movs	r2, #0
 800e7e2:	e7e8      	b.n	800e7b6 <scalbn+0xae>
 800e7e4:	f3af 8000 	nop.w
 800e7e8:	c2f8f359 	.word	0xc2f8f359
 800e7ec:	01a56e1f 	.word	0x01a56e1f
 800e7f0:	8800759c 	.word	0x8800759c
 800e7f4:	7e37e43c 	.word	0x7e37e43c
 800e7f8:	8800759c 	.word	0x8800759c
 800e7fc:	fe37e43c 	.word	0xfe37e43c
 800e800:	c2f8f359 	.word	0xc2f8f359
 800e804:	81a56e1f 	.word	0x81a56e1f
 800e808:	43500000 	.word	0x43500000
 800e80c:	ffff3cb0 	.word	0xffff3cb0
 800e810:	3c900000 	.word	0x3c900000

0800e814 <abort>:
 800e814:	b508      	push	{r3, lr}
 800e816:	2006      	movs	r0, #6
 800e818:	f000 ffd2 	bl	800f7c0 <raise>
 800e81c:	2001      	movs	r0, #1
 800e81e:	f7f5 ff67 	bl	80046f0 <_exit>
	...

0800e824 <__errno>:
 800e824:	4b01      	ldr	r3, [pc, #4]	; (800e82c <__errno+0x8>)
 800e826:	6818      	ldr	r0, [r3, #0]
 800e828:	4770      	bx	lr
 800e82a:	bf00      	nop
 800e82c:	2000006c 	.word	0x2000006c

0800e830 <std>:
 800e830:	2300      	movs	r3, #0
 800e832:	b510      	push	{r4, lr}
 800e834:	4604      	mov	r4, r0
 800e836:	e9c0 3300 	strd	r3, r3, [r0]
 800e83a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e83e:	6083      	str	r3, [r0, #8]
 800e840:	8181      	strh	r1, [r0, #12]
 800e842:	6643      	str	r3, [r0, #100]	; 0x64
 800e844:	81c2      	strh	r2, [r0, #14]
 800e846:	6183      	str	r3, [r0, #24]
 800e848:	4619      	mov	r1, r3
 800e84a:	2208      	movs	r2, #8
 800e84c:	305c      	adds	r0, #92	; 0x5c
 800e84e:	f000 f91f 	bl	800ea90 <memset>
 800e852:	4b05      	ldr	r3, [pc, #20]	; (800e868 <std+0x38>)
 800e854:	6263      	str	r3, [r4, #36]	; 0x24
 800e856:	4b05      	ldr	r3, [pc, #20]	; (800e86c <std+0x3c>)
 800e858:	62a3      	str	r3, [r4, #40]	; 0x28
 800e85a:	4b05      	ldr	r3, [pc, #20]	; (800e870 <std+0x40>)
 800e85c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e85e:	4b05      	ldr	r3, [pc, #20]	; (800e874 <std+0x44>)
 800e860:	6224      	str	r4, [r4, #32]
 800e862:	6323      	str	r3, [r4, #48]	; 0x30
 800e864:	bd10      	pop	{r4, pc}
 800e866:	bf00      	nop
 800e868:	0800f8a1 	.word	0x0800f8a1
 800e86c:	0800f8c3 	.word	0x0800f8c3
 800e870:	0800f8fb 	.word	0x0800f8fb
 800e874:	0800f91f 	.word	0x0800f91f

0800e878 <_cleanup_r>:
 800e878:	4901      	ldr	r1, [pc, #4]	; (800e880 <_cleanup_r+0x8>)
 800e87a:	f000 b8af 	b.w	800e9dc <_fwalk_reent>
 800e87e:	bf00      	nop
 800e880:	08010a09 	.word	0x08010a09

0800e884 <__sfmoreglue>:
 800e884:	b570      	push	{r4, r5, r6, lr}
 800e886:	2268      	movs	r2, #104	; 0x68
 800e888:	1e4d      	subs	r5, r1, #1
 800e88a:	4355      	muls	r5, r2
 800e88c:	460e      	mov	r6, r1
 800e88e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e892:	f000 f971 	bl	800eb78 <_malloc_r>
 800e896:	4604      	mov	r4, r0
 800e898:	b140      	cbz	r0, 800e8ac <__sfmoreglue+0x28>
 800e89a:	2100      	movs	r1, #0
 800e89c:	e9c0 1600 	strd	r1, r6, [r0]
 800e8a0:	300c      	adds	r0, #12
 800e8a2:	60a0      	str	r0, [r4, #8]
 800e8a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e8a8:	f000 f8f2 	bl	800ea90 <memset>
 800e8ac:	4620      	mov	r0, r4
 800e8ae:	bd70      	pop	{r4, r5, r6, pc}

0800e8b0 <__sfp_lock_acquire>:
 800e8b0:	4801      	ldr	r0, [pc, #4]	; (800e8b8 <__sfp_lock_acquire+0x8>)
 800e8b2:	f7f6 b8a7 	b.w	8004a04 <__retarget_lock_acquire_recursive>
 800e8b6:	bf00      	nop
 800e8b8:	20000a80 	.word	0x20000a80

0800e8bc <__sfp_lock_release>:
 800e8bc:	4801      	ldr	r0, [pc, #4]	; (800e8c4 <__sfp_lock_release+0x8>)
 800e8be:	f7f6 b8b5 	b.w	8004a2c <__retarget_lock_release_recursive>
 800e8c2:	bf00      	nop
 800e8c4:	20000a80 	.word	0x20000a80

0800e8c8 <__sinit_lock_acquire>:
 800e8c8:	4801      	ldr	r0, [pc, #4]	; (800e8d0 <__sinit_lock_acquire+0x8>)
 800e8ca:	f7f6 b89b 	b.w	8004a04 <__retarget_lock_acquire_recursive>
 800e8ce:	bf00      	nop
 800e8d0:	20000a74 	.word	0x20000a74

0800e8d4 <__sinit_lock_release>:
 800e8d4:	4801      	ldr	r0, [pc, #4]	; (800e8dc <__sinit_lock_release+0x8>)
 800e8d6:	f7f6 b8a9 	b.w	8004a2c <__retarget_lock_release_recursive>
 800e8da:	bf00      	nop
 800e8dc:	20000a74 	.word	0x20000a74

0800e8e0 <__sinit>:
 800e8e0:	b510      	push	{r4, lr}
 800e8e2:	4604      	mov	r4, r0
 800e8e4:	f7ff fff0 	bl	800e8c8 <__sinit_lock_acquire>
 800e8e8:	69a3      	ldr	r3, [r4, #24]
 800e8ea:	b11b      	cbz	r3, 800e8f4 <__sinit+0x14>
 800e8ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e8f0:	f7ff bff0 	b.w	800e8d4 <__sinit_lock_release>
 800e8f4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e8f8:	6523      	str	r3, [r4, #80]	; 0x50
 800e8fa:	4b13      	ldr	r3, [pc, #76]	; (800e948 <__sinit+0x68>)
 800e8fc:	4a13      	ldr	r2, [pc, #76]	; (800e94c <__sinit+0x6c>)
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	62a2      	str	r2, [r4, #40]	; 0x28
 800e902:	42a3      	cmp	r3, r4
 800e904:	bf04      	itt	eq
 800e906:	2301      	moveq	r3, #1
 800e908:	61a3      	streq	r3, [r4, #24]
 800e90a:	4620      	mov	r0, r4
 800e90c:	f000 f820 	bl	800e950 <__sfp>
 800e910:	6060      	str	r0, [r4, #4]
 800e912:	4620      	mov	r0, r4
 800e914:	f000 f81c 	bl	800e950 <__sfp>
 800e918:	60a0      	str	r0, [r4, #8]
 800e91a:	4620      	mov	r0, r4
 800e91c:	f000 f818 	bl	800e950 <__sfp>
 800e920:	2200      	movs	r2, #0
 800e922:	60e0      	str	r0, [r4, #12]
 800e924:	2104      	movs	r1, #4
 800e926:	6860      	ldr	r0, [r4, #4]
 800e928:	f7ff ff82 	bl	800e830 <std>
 800e92c:	68a0      	ldr	r0, [r4, #8]
 800e92e:	2201      	movs	r2, #1
 800e930:	2109      	movs	r1, #9
 800e932:	f7ff ff7d 	bl	800e830 <std>
 800e936:	68e0      	ldr	r0, [r4, #12]
 800e938:	2202      	movs	r2, #2
 800e93a:	2112      	movs	r1, #18
 800e93c:	f7ff ff78 	bl	800e830 <std>
 800e940:	2301      	movs	r3, #1
 800e942:	61a3      	str	r3, [r4, #24]
 800e944:	e7d2      	b.n	800e8ec <__sinit+0xc>
 800e946:	bf00      	nop
 800e948:	080127e0 	.word	0x080127e0
 800e94c:	0800e879 	.word	0x0800e879

0800e950 <__sfp>:
 800e950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e952:	4607      	mov	r7, r0
 800e954:	f7ff ffac 	bl	800e8b0 <__sfp_lock_acquire>
 800e958:	4b1e      	ldr	r3, [pc, #120]	; (800e9d4 <__sfp+0x84>)
 800e95a:	681e      	ldr	r6, [r3, #0]
 800e95c:	69b3      	ldr	r3, [r6, #24]
 800e95e:	b913      	cbnz	r3, 800e966 <__sfp+0x16>
 800e960:	4630      	mov	r0, r6
 800e962:	f7ff ffbd 	bl	800e8e0 <__sinit>
 800e966:	3648      	adds	r6, #72	; 0x48
 800e968:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e96c:	3b01      	subs	r3, #1
 800e96e:	d503      	bpl.n	800e978 <__sfp+0x28>
 800e970:	6833      	ldr	r3, [r6, #0]
 800e972:	b30b      	cbz	r3, 800e9b8 <__sfp+0x68>
 800e974:	6836      	ldr	r6, [r6, #0]
 800e976:	e7f7      	b.n	800e968 <__sfp+0x18>
 800e978:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e97c:	b9d5      	cbnz	r5, 800e9b4 <__sfp+0x64>
 800e97e:	4b16      	ldr	r3, [pc, #88]	; (800e9d8 <__sfp+0x88>)
 800e980:	60e3      	str	r3, [r4, #12]
 800e982:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e986:	6665      	str	r5, [r4, #100]	; 0x64
 800e988:	f7f6 f816 	bl	80049b8 <__retarget_lock_init_recursive>
 800e98c:	f7ff ff96 	bl	800e8bc <__sfp_lock_release>
 800e990:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e994:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e998:	6025      	str	r5, [r4, #0]
 800e99a:	61a5      	str	r5, [r4, #24]
 800e99c:	2208      	movs	r2, #8
 800e99e:	4629      	mov	r1, r5
 800e9a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e9a4:	f000 f874 	bl	800ea90 <memset>
 800e9a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e9ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e9b0:	4620      	mov	r0, r4
 800e9b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e9b4:	3468      	adds	r4, #104	; 0x68
 800e9b6:	e7d9      	b.n	800e96c <__sfp+0x1c>
 800e9b8:	2104      	movs	r1, #4
 800e9ba:	4638      	mov	r0, r7
 800e9bc:	f7ff ff62 	bl	800e884 <__sfmoreglue>
 800e9c0:	4604      	mov	r4, r0
 800e9c2:	6030      	str	r0, [r6, #0]
 800e9c4:	2800      	cmp	r0, #0
 800e9c6:	d1d5      	bne.n	800e974 <__sfp+0x24>
 800e9c8:	f7ff ff78 	bl	800e8bc <__sfp_lock_release>
 800e9cc:	230c      	movs	r3, #12
 800e9ce:	603b      	str	r3, [r7, #0]
 800e9d0:	e7ee      	b.n	800e9b0 <__sfp+0x60>
 800e9d2:	bf00      	nop
 800e9d4:	080127e0 	.word	0x080127e0
 800e9d8:	ffff0001 	.word	0xffff0001

0800e9dc <_fwalk_reent>:
 800e9dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9e0:	4606      	mov	r6, r0
 800e9e2:	4688      	mov	r8, r1
 800e9e4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e9e8:	2700      	movs	r7, #0
 800e9ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e9ee:	f1b9 0901 	subs.w	r9, r9, #1
 800e9f2:	d505      	bpl.n	800ea00 <_fwalk_reent+0x24>
 800e9f4:	6824      	ldr	r4, [r4, #0]
 800e9f6:	2c00      	cmp	r4, #0
 800e9f8:	d1f7      	bne.n	800e9ea <_fwalk_reent+0xe>
 800e9fa:	4638      	mov	r0, r7
 800e9fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea00:	89ab      	ldrh	r3, [r5, #12]
 800ea02:	2b01      	cmp	r3, #1
 800ea04:	d907      	bls.n	800ea16 <_fwalk_reent+0x3a>
 800ea06:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ea0a:	3301      	adds	r3, #1
 800ea0c:	d003      	beq.n	800ea16 <_fwalk_reent+0x3a>
 800ea0e:	4629      	mov	r1, r5
 800ea10:	4630      	mov	r0, r6
 800ea12:	47c0      	blx	r8
 800ea14:	4307      	orrs	r7, r0
 800ea16:	3568      	adds	r5, #104	; 0x68
 800ea18:	e7e9      	b.n	800e9ee <_fwalk_reent+0x12>
	...

0800ea1c <__libc_init_array>:
 800ea1c:	b570      	push	{r4, r5, r6, lr}
 800ea1e:	4d0d      	ldr	r5, [pc, #52]	; (800ea54 <__libc_init_array+0x38>)
 800ea20:	4c0d      	ldr	r4, [pc, #52]	; (800ea58 <__libc_init_array+0x3c>)
 800ea22:	1b64      	subs	r4, r4, r5
 800ea24:	10a4      	asrs	r4, r4, #2
 800ea26:	2600      	movs	r6, #0
 800ea28:	42a6      	cmp	r6, r4
 800ea2a:	d109      	bne.n	800ea40 <__libc_init_array+0x24>
 800ea2c:	4d0b      	ldr	r5, [pc, #44]	; (800ea5c <__libc_init_array+0x40>)
 800ea2e:	4c0c      	ldr	r4, [pc, #48]	; (800ea60 <__libc_init_array+0x44>)
 800ea30:	f003 f81a 	bl	8011a68 <_init>
 800ea34:	1b64      	subs	r4, r4, r5
 800ea36:	10a4      	asrs	r4, r4, #2
 800ea38:	2600      	movs	r6, #0
 800ea3a:	42a6      	cmp	r6, r4
 800ea3c:	d105      	bne.n	800ea4a <__libc_init_array+0x2e>
 800ea3e:	bd70      	pop	{r4, r5, r6, pc}
 800ea40:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea44:	4798      	blx	r3
 800ea46:	3601      	adds	r6, #1
 800ea48:	e7ee      	b.n	800ea28 <__libc_init_array+0xc>
 800ea4a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea4e:	4798      	blx	r3
 800ea50:	3601      	adds	r6, #1
 800ea52:	e7f2      	b.n	800ea3a <__libc_init_array+0x1e>
 800ea54:	08012b64 	.word	0x08012b64
 800ea58:	08012b64 	.word	0x08012b64
 800ea5c:	08012b64 	.word	0x08012b64
 800ea60:	08012b6c 	.word	0x08012b6c

0800ea64 <malloc>:
 800ea64:	4b02      	ldr	r3, [pc, #8]	; (800ea70 <malloc+0xc>)
 800ea66:	4601      	mov	r1, r0
 800ea68:	6818      	ldr	r0, [r3, #0]
 800ea6a:	f000 b885 	b.w	800eb78 <_malloc_r>
 800ea6e:	bf00      	nop
 800ea70:	2000006c 	.word	0x2000006c

0800ea74 <memcpy>:
 800ea74:	440a      	add	r2, r1
 800ea76:	4291      	cmp	r1, r2
 800ea78:	f100 33ff 	add.w	r3, r0, #4294967295
 800ea7c:	d100      	bne.n	800ea80 <memcpy+0xc>
 800ea7e:	4770      	bx	lr
 800ea80:	b510      	push	{r4, lr}
 800ea82:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ea86:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ea8a:	4291      	cmp	r1, r2
 800ea8c:	d1f9      	bne.n	800ea82 <memcpy+0xe>
 800ea8e:	bd10      	pop	{r4, pc}

0800ea90 <memset>:
 800ea90:	4402      	add	r2, r0
 800ea92:	4603      	mov	r3, r0
 800ea94:	4293      	cmp	r3, r2
 800ea96:	d100      	bne.n	800ea9a <memset+0xa>
 800ea98:	4770      	bx	lr
 800ea9a:	f803 1b01 	strb.w	r1, [r3], #1
 800ea9e:	e7f9      	b.n	800ea94 <memset+0x4>

0800eaa0 <_free_r>:
 800eaa0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eaa2:	2900      	cmp	r1, #0
 800eaa4:	d044      	beq.n	800eb30 <_free_r+0x90>
 800eaa6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eaaa:	9001      	str	r0, [sp, #4]
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	f1a1 0404 	sub.w	r4, r1, #4
 800eab2:	bfb8      	it	lt
 800eab4:	18e4      	addlt	r4, r4, r3
 800eab6:	f002 f85f 	bl	8010b78 <__malloc_lock>
 800eaba:	4a1e      	ldr	r2, [pc, #120]	; (800eb34 <_free_r+0x94>)
 800eabc:	9801      	ldr	r0, [sp, #4]
 800eabe:	6813      	ldr	r3, [r2, #0]
 800eac0:	b933      	cbnz	r3, 800ead0 <_free_r+0x30>
 800eac2:	6063      	str	r3, [r4, #4]
 800eac4:	6014      	str	r4, [r2, #0]
 800eac6:	b003      	add	sp, #12
 800eac8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eacc:	f002 b85a 	b.w	8010b84 <__malloc_unlock>
 800ead0:	42a3      	cmp	r3, r4
 800ead2:	d908      	bls.n	800eae6 <_free_r+0x46>
 800ead4:	6825      	ldr	r5, [r4, #0]
 800ead6:	1961      	adds	r1, r4, r5
 800ead8:	428b      	cmp	r3, r1
 800eada:	bf01      	itttt	eq
 800eadc:	6819      	ldreq	r1, [r3, #0]
 800eade:	685b      	ldreq	r3, [r3, #4]
 800eae0:	1949      	addeq	r1, r1, r5
 800eae2:	6021      	streq	r1, [r4, #0]
 800eae4:	e7ed      	b.n	800eac2 <_free_r+0x22>
 800eae6:	461a      	mov	r2, r3
 800eae8:	685b      	ldr	r3, [r3, #4]
 800eaea:	b10b      	cbz	r3, 800eaf0 <_free_r+0x50>
 800eaec:	42a3      	cmp	r3, r4
 800eaee:	d9fa      	bls.n	800eae6 <_free_r+0x46>
 800eaf0:	6811      	ldr	r1, [r2, #0]
 800eaf2:	1855      	adds	r5, r2, r1
 800eaf4:	42a5      	cmp	r5, r4
 800eaf6:	d10b      	bne.n	800eb10 <_free_r+0x70>
 800eaf8:	6824      	ldr	r4, [r4, #0]
 800eafa:	4421      	add	r1, r4
 800eafc:	1854      	adds	r4, r2, r1
 800eafe:	42a3      	cmp	r3, r4
 800eb00:	6011      	str	r1, [r2, #0]
 800eb02:	d1e0      	bne.n	800eac6 <_free_r+0x26>
 800eb04:	681c      	ldr	r4, [r3, #0]
 800eb06:	685b      	ldr	r3, [r3, #4]
 800eb08:	6053      	str	r3, [r2, #4]
 800eb0a:	4421      	add	r1, r4
 800eb0c:	6011      	str	r1, [r2, #0]
 800eb0e:	e7da      	b.n	800eac6 <_free_r+0x26>
 800eb10:	d902      	bls.n	800eb18 <_free_r+0x78>
 800eb12:	230c      	movs	r3, #12
 800eb14:	6003      	str	r3, [r0, #0]
 800eb16:	e7d6      	b.n	800eac6 <_free_r+0x26>
 800eb18:	6825      	ldr	r5, [r4, #0]
 800eb1a:	1961      	adds	r1, r4, r5
 800eb1c:	428b      	cmp	r3, r1
 800eb1e:	bf04      	itt	eq
 800eb20:	6819      	ldreq	r1, [r3, #0]
 800eb22:	685b      	ldreq	r3, [r3, #4]
 800eb24:	6063      	str	r3, [r4, #4]
 800eb26:	bf04      	itt	eq
 800eb28:	1949      	addeq	r1, r1, r5
 800eb2a:	6021      	streq	r1, [r4, #0]
 800eb2c:	6054      	str	r4, [r2, #4]
 800eb2e:	e7ca      	b.n	800eac6 <_free_r+0x26>
 800eb30:	b003      	add	sp, #12
 800eb32:	bd30      	pop	{r4, r5, pc}
 800eb34:	20005ab0 	.word	0x20005ab0

0800eb38 <sbrk_aligned>:
 800eb38:	b570      	push	{r4, r5, r6, lr}
 800eb3a:	4e0e      	ldr	r6, [pc, #56]	; (800eb74 <sbrk_aligned+0x3c>)
 800eb3c:	460c      	mov	r4, r1
 800eb3e:	6831      	ldr	r1, [r6, #0]
 800eb40:	4605      	mov	r5, r0
 800eb42:	b911      	cbnz	r1, 800eb4a <sbrk_aligned+0x12>
 800eb44:	f000 fe04 	bl	800f750 <_sbrk_r>
 800eb48:	6030      	str	r0, [r6, #0]
 800eb4a:	4621      	mov	r1, r4
 800eb4c:	4628      	mov	r0, r5
 800eb4e:	f000 fdff 	bl	800f750 <_sbrk_r>
 800eb52:	1c43      	adds	r3, r0, #1
 800eb54:	d00a      	beq.n	800eb6c <sbrk_aligned+0x34>
 800eb56:	1cc4      	adds	r4, r0, #3
 800eb58:	f024 0403 	bic.w	r4, r4, #3
 800eb5c:	42a0      	cmp	r0, r4
 800eb5e:	d007      	beq.n	800eb70 <sbrk_aligned+0x38>
 800eb60:	1a21      	subs	r1, r4, r0
 800eb62:	4628      	mov	r0, r5
 800eb64:	f000 fdf4 	bl	800f750 <_sbrk_r>
 800eb68:	3001      	adds	r0, #1
 800eb6a:	d101      	bne.n	800eb70 <sbrk_aligned+0x38>
 800eb6c:	f04f 34ff 	mov.w	r4, #4294967295
 800eb70:	4620      	mov	r0, r4
 800eb72:	bd70      	pop	{r4, r5, r6, pc}
 800eb74:	20005ab4 	.word	0x20005ab4

0800eb78 <_malloc_r>:
 800eb78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb7c:	1ccd      	adds	r5, r1, #3
 800eb7e:	f025 0503 	bic.w	r5, r5, #3
 800eb82:	3508      	adds	r5, #8
 800eb84:	2d0c      	cmp	r5, #12
 800eb86:	bf38      	it	cc
 800eb88:	250c      	movcc	r5, #12
 800eb8a:	2d00      	cmp	r5, #0
 800eb8c:	4607      	mov	r7, r0
 800eb8e:	db01      	blt.n	800eb94 <_malloc_r+0x1c>
 800eb90:	42a9      	cmp	r1, r5
 800eb92:	d905      	bls.n	800eba0 <_malloc_r+0x28>
 800eb94:	230c      	movs	r3, #12
 800eb96:	603b      	str	r3, [r7, #0]
 800eb98:	2600      	movs	r6, #0
 800eb9a:	4630      	mov	r0, r6
 800eb9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eba0:	4e2e      	ldr	r6, [pc, #184]	; (800ec5c <_malloc_r+0xe4>)
 800eba2:	f001 ffe9 	bl	8010b78 <__malloc_lock>
 800eba6:	6833      	ldr	r3, [r6, #0]
 800eba8:	461c      	mov	r4, r3
 800ebaa:	bb34      	cbnz	r4, 800ebfa <_malloc_r+0x82>
 800ebac:	4629      	mov	r1, r5
 800ebae:	4638      	mov	r0, r7
 800ebb0:	f7ff ffc2 	bl	800eb38 <sbrk_aligned>
 800ebb4:	1c43      	adds	r3, r0, #1
 800ebb6:	4604      	mov	r4, r0
 800ebb8:	d14d      	bne.n	800ec56 <_malloc_r+0xde>
 800ebba:	6834      	ldr	r4, [r6, #0]
 800ebbc:	4626      	mov	r6, r4
 800ebbe:	2e00      	cmp	r6, #0
 800ebc0:	d140      	bne.n	800ec44 <_malloc_r+0xcc>
 800ebc2:	6823      	ldr	r3, [r4, #0]
 800ebc4:	4631      	mov	r1, r6
 800ebc6:	4638      	mov	r0, r7
 800ebc8:	eb04 0803 	add.w	r8, r4, r3
 800ebcc:	f000 fdc0 	bl	800f750 <_sbrk_r>
 800ebd0:	4580      	cmp	r8, r0
 800ebd2:	d13a      	bne.n	800ec4a <_malloc_r+0xd2>
 800ebd4:	6821      	ldr	r1, [r4, #0]
 800ebd6:	3503      	adds	r5, #3
 800ebd8:	1a6d      	subs	r5, r5, r1
 800ebda:	f025 0503 	bic.w	r5, r5, #3
 800ebde:	3508      	adds	r5, #8
 800ebe0:	2d0c      	cmp	r5, #12
 800ebe2:	bf38      	it	cc
 800ebe4:	250c      	movcc	r5, #12
 800ebe6:	4629      	mov	r1, r5
 800ebe8:	4638      	mov	r0, r7
 800ebea:	f7ff ffa5 	bl	800eb38 <sbrk_aligned>
 800ebee:	3001      	adds	r0, #1
 800ebf0:	d02b      	beq.n	800ec4a <_malloc_r+0xd2>
 800ebf2:	6823      	ldr	r3, [r4, #0]
 800ebf4:	442b      	add	r3, r5
 800ebf6:	6023      	str	r3, [r4, #0]
 800ebf8:	e00e      	b.n	800ec18 <_malloc_r+0xa0>
 800ebfa:	6822      	ldr	r2, [r4, #0]
 800ebfc:	1b52      	subs	r2, r2, r5
 800ebfe:	d41e      	bmi.n	800ec3e <_malloc_r+0xc6>
 800ec00:	2a0b      	cmp	r2, #11
 800ec02:	d916      	bls.n	800ec32 <_malloc_r+0xba>
 800ec04:	1961      	adds	r1, r4, r5
 800ec06:	42a3      	cmp	r3, r4
 800ec08:	6025      	str	r5, [r4, #0]
 800ec0a:	bf18      	it	ne
 800ec0c:	6059      	strne	r1, [r3, #4]
 800ec0e:	6863      	ldr	r3, [r4, #4]
 800ec10:	bf08      	it	eq
 800ec12:	6031      	streq	r1, [r6, #0]
 800ec14:	5162      	str	r2, [r4, r5]
 800ec16:	604b      	str	r3, [r1, #4]
 800ec18:	4638      	mov	r0, r7
 800ec1a:	f104 060b 	add.w	r6, r4, #11
 800ec1e:	f001 ffb1 	bl	8010b84 <__malloc_unlock>
 800ec22:	f026 0607 	bic.w	r6, r6, #7
 800ec26:	1d23      	adds	r3, r4, #4
 800ec28:	1af2      	subs	r2, r6, r3
 800ec2a:	d0b6      	beq.n	800eb9a <_malloc_r+0x22>
 800ec2c:	1b9b      	subs	r3, r3, r6
 800ec2e:	50a3      	str	r3, [r4, r2]
 800ec30:	e7b3      	b.n	800eb9a <_malloc_r+0x22>
 800ec32:	6862      	ldr	r2, [r4, #4]
 800ec34:	42a3      	cmp	r3, r4
 800ec36:	bf0c      	ite	eq
 800ec38:	6032      	streq	r2, [r6, #0]
 800ec3a:	605a      	strne	r2, [r3, #4]
 800ec3c:	e7ec      	b.n	800ec18 <_malloc_r+0xa0>
 800ec3e:	4623      	mov	r3, r4
 800ec40:	6864      	ldr	r4, [r4, #4]
 800ec42:	e7b2      	b.n	800ebaa <_malloc_r+0x32>
 800ec44:	4634      	mov	r4, r6
 800ec46:	6876      	ldr	r6, [r6, #4]
 800ec48:	e7b9      	b.n	800ebbe <_malloc_r+0x46>
 800ec4a:	230c      	movs	r3, #12
 800ec4c:	603b      	str	r3, [r7, #0]
 800ec4e:	4638      	mov	r0, r7
 800ec50:	f001 ff98 	bl	8010b84 <__malloc_unlock>
 800ec54:	e7a1      	b.n	800eb9a <_malloc_r+0x22>
 800ec56:	6025      	str	r5, [r4, #0]
 800ec58:	e7de      	b.n	800ec18 <_malloc_r+0xa0>
 800ec5a:	bf00      	nop
 800ec5c:	20005ab0 	.word	0x20005ab0

0800ec60 <__cvt>:
 800ec60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ec64:	ec55 4b10 	vmov	r4, r5, d0
 800ec68:	2d00      	cmp	r5, #0
 800ec6a:	460e      	mov	r6, r1
 800ec6c:	4619      	mov	r1, r3
 800ec6e:	462b      	mov	r3, r5
 800ec70:	bfbb      	ittet	lt
 800ec72:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ec76:	461d      	movlt	r5, r3
 800ec78:	2300      	movge	r3, #0
 800ec7a:	232d      	movlt	r3, #45	; 0x2d
 800ec7c:	700b      	strb	r3, [r1, #0]
 800ec7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ec80:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ec84:	4691      	mov	r9, r2
 800ec86:	f023 0820 	bic.w	r8, r3, #32
 800ec8a:	bfbc      	itt	lt
 800ec8c:	4622      	movlt	r2, r4
 800ec8e:	4614      	movlt	r4, r2
 800ec90:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ec94:	d005      	beq.n	800eca2 <__cvt+0x42>
 800ec96:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ec9a:	d100      	bne.n	800ec9e <__cvt+0x3e>
 800ec9c:	3601      	adds	r6, #1
 800ec9e:	2102      	movs	r1, #2
 800eca0:	e000      	b.n	800eca4 <__cvt+0x44>
 800eca2:	2103      	movs	r1, #3
 800eca4:	ab03      	add	r3, sp, #12
 800eca6:	9301      	str	r3, [sp, #4]
 800eca8:	ab02      	add	r3, sp, #8
 800ecaa:	9300      	str	r3, [sp, #0]
 800ecac:	ec45 4b10 	vmov	d0, r4, r5
 800ecb0:	4653      	mov	r3, sl
 800ecb2:	4632      	mov	r2, r6
 800ecb4:	f001 f834 	bl	800fd20 <_dtoa_r>
 800ecb8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ecbc:	4607      	mov	r7, r0
 800ecbe:	d102      	bne.n	800ecc6 <__cvt+0x66>
 800ecc0:	f019 0f01 	tst.w	r9, #1
 800ecc4:	d022      	beq.n	800ed0c <__cvt+0xac>
 800ecc6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ecca:	eb07 0906 	add.w	r9, r7, r6
 800ecce:	d110      	bne.n	800ecf2 <__cvt+0x92>
 800ecd0:	783b      	ldrb	r3, [r7, #0]
 800ecd2:	2b30      	cmp	r3, #48	; 0x30
 800ecd4:	d10a      	bne.n	800ecec <__cvt+0x8c>
 800ecd6:	2200      	movs	r2, #0
 800ecd8:	2300      	movs	r3, #0
 800ecda:	4620      	mov	r0, r4
 800ecdc:	4629      	mov	r1, r5
 800ecde:	f7f1 fef3 	bl	8000ac8 <__aeabi_dcmpeq>
 800ece2:	b918      	cbnz	r0, 800ecec <__cvt+0x8c>
 800ece4:	f1c6 0601 	rsb	r6, r6, #1
 800ece8:	f8ca 6000 	str.w	r6, [sl]
 800ecec:	f8da 3000 	ldr.w	r3, [sl]
 800ecf0:	4499      	add	r9, r3
 800ecf2:	2200      	movs	r2, #0
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	4620      	mov	r0, r4
 800ecf8:	4629      	mov	r1, r5
 800ecfa:	f7f1 fee5 	bl	8000ac8 <__aeabi_dcmpeq>
 800ecfe:	b108      	cbz	r0, 800ed04 <__cvt+0xa4>
 800ed00:	f8cd 900c 	str.w	r9, [sp, #12]
 800ed04:	2230      	movs	r2, #48	; 0x30
 800ed06:	9b03      	ldr	r3, [sp, #12]
 800ed08:	454b      	cmp	r3, r9
 800ed0a:	d307      	bcc.n	800ed1c <__cvt+0xbc>
 800ed0c:	9b03      	ldr	r3, [sp, #12]
 800ed0e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ed10:	1bdb      	subs	r3, r3, r7
 800ed12:	4638      	mov	r0, r7
 800ed14:	6013      	str	r3, [r2, #0]
 800ed16:	b004      	add	sp, #16
 800ed18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed1c:	1c59      	adds	r1, r3, #1
 800ed1e:	9103      	str	r1, [sp, #12]
 800ed20:	701a      	strb	r2, [r3, #0]
 800ed22:	e7f0      	b.n	800ed06 <__cvt+0xa6>

0800ed24 <__exponent>:
 800ed24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ed26:	4603      	mov	r3, r0
 800ed28:	2900      	cmp	r1, #0
 800ed2a:	bfb8      	it	lt
 800ed2c:	4249      	neglt	r1, r1
 800ed2e:	f803 2b02 	strb.w	r2, [r3], #2
 800ed32:	bfb4      	ite	lt
 800ed34:	222d      	movlt	r2, #45	; 0x2d
 800ed36:	222b      	movge	r2, #43	; 0x2b
 800ed38:	2909      	cmp	r1, #9
 800ed3a:	7042      	strb	r2, [r0, #1]
 800ed3c:	dd2a      	ble.n	800ed94 <__exponent+0x70>
 800ed3e:	f10d 0407 	add.w	r4, sp, #7
 800ed42:	46a4      	mov	ip, r4
 800ed44:	270a      	movs	r7, #10
 800ed46:	46a6      	mov	lr, r4
 800ed48:	460a      	mov	r2, r1
 800ed4a:	fb91 f6f7 	sdiv	r6, r1, r7
 800ed4e:	fb07 1516 	mls	r5, r7, r6, r1
 800ed52:	3530      	adds	r5, #48	; 0x30
 800ed54:	2a63      	cmp	r2, #99	; 0x63
 800ed56:	f104 34ff 	add.w	r4, r4, #4294967295
 800ed5a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ed5e:	4631      	mov	r1, r6
 800ed60:	dcf1      	bgt.n	800ed46 <__exponent+0x22>
 800ed62:	3130      	adds	r1, #48	; 0x30
 800ed64:	f1ae 0502 	sub.w	r5, lr, #2
 800ed68:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ed6c:	1c44      	adds	r4, r0, #1
 800ed6e:	4629      	mov	r1, r5
 800ed70:	4561      	cmp	r1, ip
 800ed72:	d30a      	bcc.n	800ed8a <__exponent+0x66>
 800ed74:	f10d 0209 	add.w	r2, sp, #9
 800ed78:	eba2 020e 	sub.w	r2, r2, lr
 800ed7c:	4565      	cmp	r5, ip
 800ed7e:	bf88      	it	hi
 800ed80:	2200      	movhi	r2, #0
 800ed82:	4413      	add	r3, r2
 800ed84:	1a18      	subs	r0, r3, r0
 800ed86:	b003      	add	sp, #12
 800ed88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ed8e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ed92:	e7ed      	b.n	800ed70 <__exponent+0x4c>
 800ed94:	2330      	movs	r3, #48	; 0x30
 800ed96:	3130      	adds	r1, #48	; 0x30
 800ed98:	7083      	strb	r3, [r0, #2]
 800ed9a:	70c1      	strb	r1, [r0, #3]
 800ed9c:	1d03      	adds	r3, r0, #4
 800ed9e:	e7f1      	b.n	800ed84 <__exponent+0x60>

0800eda0 <_printf_float>:
 800eda0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eda4:	ed2d 8b02 	vpush	{d8}
 800eda8:	b08d      	sub	sp, #52	; 0x34
 800edaa:	460c      	mov	r4, r1
 800edac:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800edb0:	4616      	mov	r6, r2
 800edb2:	461f      	mov	r7, r3
 800edb4:	4605      	mov	r5, r0
 800edb6:	f001 fe63 	bl	8010a80 <_localeconv_r>
 800edba:	f8d0 a000 	ldr.w	sl, [r0]
 800edbe:	4650      	mov	r0, sl
 800edc0:	f7f1 fa06 	bl	80001d0 <strlen>
 800edc4:	2300      	movs	r3, #0
 800edc6:	930a      	str	r3, [sp, #40]	; 0x28
 800edc8:	6823      	ldr	r3, [r4, #0]
 800edca:	9305      	str	r3, [sp, #20]
 800edcc:	f8d8 3000 	ldr.w	r3, [r8]
 800edd0:	f894 b018 	ldrb.w	fp, [r4, #24]
 800edd4:	3307      	adds	r3, #7
 800edd6:	f023 0307 	bic.w	r3, r3, #7
 800edda:	f103 0208 	add.w	r2, r3, #8
 800edde:	f8c8 2000 	str.w	r2, [r8]
 800ede2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ede6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800edea:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800edee:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800edf2:	9307      	str	r3, [sp, #28]
 800edf4:	f8cd 8018 	str.w	r8, [sp, #24]
 800edf8:	ee08 0a10 	vmov	s16, r0
 800edfc:	4b9f      	ldr	r3, [pc, #636]	; (800f07c <_printf_float+0x2dc>)
 800edfe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ee02:	f04f 32ff 	mov.w	r2, #4294967295
 800ee06:	f7f1 fe91 	bl	8000b2c <__aeabi_dcmpun>
 800ee0a:	bb88      	cbnz	r0, 800ee70 <_printf_float+0xd0>
 800ee0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ee10:	4b9a      	ldr	r3, [pc, #616]	; (800f07c <_printf_float+0x2dc>)
 800ee12:	f04f 32ff 	mov.w	r2, #4294967295
 800ee16:	f7f1 fe6b 	bl	8000af0 <__aeabi_dcmple>
 800ee1a:	bb48      	cbnz	r0, 800ee70 <_printf_float+0xd0>
 800ee1c:	2200      	movs	r2, #0
 800ee1e:	2300      	movs	r3, #0
 800ee20:	4640      	mov	r0, r8
 800ee22:	4649      	mov	r1, r9
 800ee24:	f7f1 fe5a 	bl	8000adc <__aeabi_dcmplt>
 800ee28:	b110      	cbz	r0, 800ee30 <_printf_float+0x90>
 800ee2a:	232d      	movs	r3, #45	; 0x2d
 800ee2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ee30:	4b93      	ldr	r3, [pc, #588]	; (800f080 <_printf_float+0x2e0>)
 800ee32:	4894      	ldr	r0, [pc, #592]	; (800f084 <_printf_float+0x2e4>)
 800ee34:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ee38:	bf94      	ite	ls
 800ee3a:	4698      	movls	r8, r3
 800ee3c:	4680      	movhi	r8, r0
 800ee3e:	2303      	movs	r3, #3
 800ee40:	6123      	str	r3, [r4, #16]
 800ee42:	9b05      	ldr	r3, [sp, #20]
 800ee44:	f023 0204 	bic.w	r2, r3, #4
 800ee48:	6022      	str	r2, [r4, #0]
 800ee4a:	f04f 0900 	mov.w	r9, #0
 800ee4e:	9700      	str	r7, [sp, #0]
 800ee50:	4633      	mov	r3, r6
 800ee52:	aa0b      	add	r2, sp, #44	; 0x2c
 800ee54:	4621      	mov	r1, r4
 800ee56:	4628      	mov	r0, r5
 800ee58:	f000 f9d8 	bl	800f20c <_printf_common>
 800ee5c:	3001      	adds	r0, #1
 800ee5e:	f040 8090 	bne.w	800ef82 <_printf_float+0x1e2>
 800ee62:	f04f 30ff 	mov.w	r0, #4294967295
 800ee66:	b00d      	add	sp, #52	; 0x34
 800ee68:	ecbd 8b02 	vpop	{d8}
 800ee6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee70:	4642      	mov	r2, r8
 800ee72:	464b      	mov	r3, r9
 800ee74:	4640      	mov	r0, r8
 800ee76:	4649      	mov	r1, r9
 800ee78:	f7f1 fe58 	bl	8000b2c <__aeabi_dcmpun>
 800ee7c:	b140      	cbz	r0, 800ee90 <_printf_float+0xf0>
 800ee7e:	464b      	mov	r3, r9
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	bfbc      	itt	lt
 800ee84:	232d      	movlt	r3, #45	; 0x2d
 800ee86:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ee8a:	487f      	ldr	r0, [pc, #508]	; (800f088 <_printf_float+0x2e8>)
 800ee8c:	4b7f      	ldr	r3, [pc, #508]	; (800f08c <_printf_float+0x2ec>)
 800ee8e:	e7d1      	b.n	800ee34 <_printf_float+0x94>
 800ee90:	6863      	ldr	r3, [r4, #4]
 800ee92:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ee96:	9206      	str	r2, [sp, #24]
 800ee98:	1c5a      	adds	r2, r3, #1
 800ee9a:	d13f      	bne.n	800ef1c <_printf_float+0x17c>
 800ee9c:	2306      	movs	r3, #6
 800ee9e:	6063      	str	r3, [r4, #4]
 800eea0:	9b05      	ldr	r3, [sp, #20]
 800eea2:	6861      	ldr	r1, [r4, #4]
 800eea4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800eea8:	2300      	movs	r3, #0
 800eeaa:	9303      	str	r3, [sp, #12]
 800eeac:	ab0a      	add	r3, sp, #40	; 0x28
 800eeae:	e9cd b301 	strd	fp, r3, [sp, #4]
 800eeb2:	ab09      	add	r3, sp, #36	; 0x24
 800eeb4:	ec49 8b10 	vmov	d0, r8, r9
 800eeb8:	9300      	str	r3, [sp, #0]
 800eeba:	6022      	str	r2, [r4, #0]
 800eebc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800eec0:	4628      	mov	r0, r5
 800eec2:	f7ff fecd 	bl	800ec60 <__cvt>
 800eec6:	9b06      	ldr	r3, [sp, #24]
 800eec8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eeca:	2b47      	cmp	r3, #71	; 0x47
 800eecc:	4680      	mov	r8, r0
 800eece:	d108      	bne.n	800eee2 <_printf_float+0x142>
 800eed0:	1cc8      	adds	r0, r1, #3
 800eed2:	db02      	blt.n	800eeda <_printf_float+0x13a>
 800eed4:	6863      	ldr	r3, [r4, #4]
 800eed6:	4299      	cmp	r1, r3
 800eed8:	dd41      	ble.n	800ef5e <_printf_float+0x1be>
 800eeda:	f1ab 0b02 	sub.w	fp, fp, #2
 800eede:	fa5f fb8b 	uxtb.w	fp, fp
 800eee2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800eee6:	d820      	bhi.n	800ef2a <_printf_float+0x18a>
 800eee8:	3901      	subs	r1, #1
 800eeea:	465a      	mov	r2, fp
 800eeec:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800eef0:	9109      	str	r1, [sp, #36]	; 0x24
 800eef2:	f7ff ff17 	bl	800ed24 <__exponent>
 800eef6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eef8:	1813      	adds	r3, r2, r0
 800eefa:	2a01      	cmp	r2, #1
 800eefc:	4681      	mov	r9, r0
 800eefe:	6123      	str	r3, [r4, #16]
 800ef00:	dc02      	bgt.n	800ef08 <_printf_float+0x168>
 800ef02:	6822      	ldr	r2, [r4, #0]
 800ef04:	07d2      	lsls	r2, r2, #31
 800ef06:	d501      	bpl.n	800ef0c <_printf_float+0x16c>
 800ef08:	3301      	adds	r3, #1
 800ef0a:	6123      	str	r3, [r4, #16]
 800ef0c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d09c      	beq.n	800ee4e <_printf_float+0xae>
 800ef14:	232d      	movs	r3, #45	; 0x2d
 800ef16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ef1a:	e798      	b.n	800ee4e <_printf_float+0xae>
 800ef1c:	9a06      	ldr	r2, [sp, #24]
 800ef1e:	2a47      	cmp	r2, #71	; 0x47
 800ef20:	d1be      	bne.n	800eea0 <_printf_float+0x100>
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d1bc      	bne.n	800eea0 <_printf_float+0x100>
 800ef26:	2301      	movs	r3, #1
 800ef28:	e7b9      	b.n	800ee9e <_printf_float+0xfe>
 800ef2a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ef2e:	d118      	bne.n	800ef62 <_printf_float+0x1c2>
 800ef30:	2900      	cmp	r1, #0
 800ef32:	6863      	ldr	r3, [r4, #4]
 800ef34:	dd0b      	ble.n	800ef4e <_printf_float+0x1ae>
 800ef36:	6121      	str	r1, [r4, #16]
 800ef38:	b913      	cbnz	r3, 800ef40 <_printf_float+0x1a0>
 800ef3a:	6822      	ldr	r2, [r4, #0]
 800ef3c:	07d0      	lsls	r0, r2, #31
 800ef3e:	d502      	bpl.n	800ef46 <_printf_float+0x1a6>
 800ef40:	3301      	adds	r3, #1
 800ef42:	440b      	add	r3, r1
 800ef44:	6123      	str	r3, [r4, #16]
 800ef46:	65a1      	str	r1, [r4, #88]	; 0x58
 800ef48:	f04f 0900 	mov.w	r9, #0
 800ef4c:	e7de      	b.n	800ef0c <_printf_float+0x16c>
 800ef4e:	b913      	cbnz	r3, 800ef56 <_printf_float+0x1b6>
 800ef50:	6822      	ldr	r2, [r4, #0]
 800ef52:	07d2      	lsls	r2, r2, #31
 800ef54:	d501      	bpl.n	800ef5a <_printf_float+0x1ba>
 800ef56:	3302      	adds	r3, #2
 800ef58:	e7f4      	b.n	800ef44 <_printf_float+0x1a4>
 800ef5a:	2301      	movs	r3, #1
 800ef5c:	e7f2      	b.n	800ef44 <_printf_float+0x1a4>
 800ef5e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ef62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef64:	4299      	cmp	r1, r3
 800ef66:	db05      	blt.n	800ef74 <_printf_float+0x1d4>
 800ef68:	6823      	ldr	r3, [r4, #0]
 800ef6a:	6121      	str	r1, [r4, #16]
 800ef6c:	07d8      	lsls	r0, r3, #31
 800ef6e:	d5ea      	bpl.n	800ef46 <_printf_float+0x1a6>
 800ef70:	1c4b      	adds	r3, r1, #1
 800ef72:	e7e7      	b.n	800ef44 <_printf_float+0x1a4>
 800ef74:	2900      	cmp	r1, #0
 800ef76:	bfd4      	ite	le
 800ef78:	f1c1 0202 	rsble	r2, r1, #2
 800ef7c:	2201      	movgt	r2, #1
 800ef7e:	4413      	add	r3, r2
 800ef80:	e7e0      	b.n	800ef44 <_printf_float+0x1a4>
 800ef82:	6823      	ldr	r3, [r4, #0]
 800ef84:	055a      	lsls	r2, r3, #21
 800ef86:	d407      	bmi.n	800ef98 <_printf_float+0x1f8>
 800ef88:	6923      	ldr	r3, [r4, #16]
 800ef8a:	4642      	mov	r2, r8
 800ef8c:	4631      	mov	r1, r6
 800ef8e:	4628      	mov	r0, r5
 800ef90:	47b8      	blx	r7
 800ef92:	3001      	adds	r0, #1
 800ef94:	d12c      	bne.n	800eff0 <_printf_float+0x250>
 800ef96:	e764      	b.n	800ee62 <_printf_float+0xc2>
 800ef98:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ef9c:	f240 80e0 	bls.w	800f160 <_printf_float+0x3c0>
 800efa0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800efa4:	2200      	movs	r2, #0
 800efa6:	2300      	movs	r3, #0
 800efa8:	f7f1 fd8e 	bl	8000ac8 <__aeabi_dcmpeq>
 800efac:	2800      	cmp	r0, #0
 800efae:	d034      	beq.n	800f01a <_printf_float+0x27a>
 800efb0:	4a37      	ldr	r2, [pc, #220]	; (800f090 <_printf_float+0x2f0>)
 800efb2:	2301      	movs	r3, #1
 800efb4:	4631      	mov	r1, r6
 800efb6:	4628      	mov	r0, r5
 800efb8:	47b8      	blx	r7
 800efba:	3001      	adds	r0, #1
 800efbc:	f43f af51 	beq.w	800ee62 <_printf_float+0xc2>
 800efc0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800efc4:	429a      	cmp	r2, r3
 800efc6:	db02      	blt.n	800efce <_printf_float+0x22e>
 800efc8:	6823      	ldr	r3, [r4, #0]
 800efca:	07d8      	lsls	r0, r3, #31
 800efcc:	d510      	bpl.n	800eff0 <_printf_float+0x250>
 800efce:	ee18 3a10 	vmov	r3, s16
 800efd2:	4652      	mov	r2, sl
 800efd4:	4631      	mov	r1, r6
 800efd6:	4628      	mov	r0, r5
 800efd8:	47b8      	blx	r7
 800efda:	3001      	adds	r0, #1
 800efdc:	f43f af41 	beq.w	800ee62 <_printf_float+0xc2>
 800efe0:	f04f 0800 	mov.w	r8, #0
 800efe4:	f104 091a 	add.w	r9, r4, #26
 800efe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800efea:	3b01      	subs	r3, #1
 800efec:	4543      	cmp	r3, r8
 800efee:	dc09      	bgt.n	800f004 <_printf_float+0x264>
 800eff0:	6823      	ldr	r3, [r4, #0]
 800eff2:	079b      	lsls	r3, r3, #30
 800eff4:	f100 8105 	bmi.w	800f202 <_printf_float+0x462>
 800eff8:	68e0      	ldr	r0, [r4, #12]
 800effa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800effc:	4298      	cmp	r0, r3
 800effe:	bfb8      	it	lt
 800f000:	4618      	movlt	r0, r3
 800f002:	e730      	b.n	800ee66 <_printf_float+0xc6>
 800f004:	2301      	movs	r3, #1
 800f006:	464a      	mov	r2, r9
 800f008:	4631      	mov	r1, r6
 800f00a:	4628      	mov	r0, r5
 800f00c:	47b8      	blx	r7
 800f00e:	3001      	adds	r0, #1
 800f010:	f43f af27 	beq.w	800ee62 <_printf_float+0xc2>
 800f014:	f108 0801 	add.w	r8, r8, #1
 800f018:	e7e6      	b.n	800efe8 <_printf_float+0x248>
 800f01a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	dc39      	bgt.n	800f094 <_printf_float+0x2f4>
 800f020:	4a1b      	ldr	r2, [pc, #108]	; (800f090 <_printf_float+0x2f0>)
 800f022:	2301      	movs	r3, #1
 800f024:	4631      	mov	r1, r6
 800f026:	4628      	mov	r0, r5
 800f028:	47b8      	blx	r7
 800f02a:	3001      	adds	r0, #1
 800f02c:	f43f af19 	beq.w	800ee62 <_printf_float+0xc2>
 800f030:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f034:	4313      	orrs	r3, r2
 800f036:	d102      	bne.n	800f03e <_printf_float+0x29e>
 800f038:	6823      	ldr	r3, [r4, #0]
 800f03a:	07d9      	lsls	r1, r3, #31
 800f03c:	d5d8      	bpl.n	800eff0 <_printf_float+0x250>
 800f03e:	ee18 3a10 	vmov	r3, s16
 800f042:	4652      	mov	r2, sl
 800f044:	4631      	mov	r1, r6
 800f046:	4628      	mov	r0, r5
 800f048:	47b8      	blx	r7
 800f04a:	3001      	adds	r0, #1
 800f04c:	f43f af09 	beq.w	800ee62 <_printf_float+0xc2>
 800f050:	f04f 0900 	mov.w	r9, #0
 800f054:	f104 0a1a 	add.w	sl, r4, #26
 800f058:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f05a:	425b      	negs	r3, r3
 800f05c:	454b      	cmp	r3, r9
 800f05e:	dc01      	bgt.n	800f064 <_printf_float+0x2c4>
 800f060:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f062:	e792      	b.n	800ef8a <_printf_float+0x1ea>
 800f064:	2301      	movs	r3, #1
 800f066:	4652      	mov	r2, sl
 800f068:	4631      	mov	r1, r6
 800f06a:	4628      	mov	r0, r5
 800f06c:	47b8      	blx	r7
 800f06e:	3001      	adds	r0, #1
 800f070:	f43f aef7 	beq.w	800ee62 <_printf_float+0xc2>
 800f074:	f109 0901 	add.w	r9, r9, #1
 800f078:	e7ee      	b.n	800f058 <_printf_float+0x2b8>
 800f07a:	bf00      	nop
 800f07c:	7fefffff 	.word	0x7fefffff
 800f080:	080127e4 	.word	0x080127e4
 800f084:	080127e8 	.word	0x080127e8
 800f088:	080127f0 	.word	0x080127f0
 800f08c:	080127ec 	.word	0x080127ec
 800f090:	080127f4 	.word	0x080127f4
 800f094:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f096:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f098:	429a      	cmp	r2, r3
 800f09a:	bfa8      	it	ge
 800f09c:	461a      	movge	r2, r3
 800f09e:	2a00      	cmp	r2, #0
 800f0a0:	4691      	mov	r9, r2
 800f0a2:	dc37      	bgt.n	800f114 <_printf_float+0x374>
 800f0a4:	f04f 0b00 	mov.w	fp, #0
 800f0a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f0ac:	f104 021a 	add.w	r2, r4, #26
 800f0b0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f0b2:	9305      	str	r3, [sp, #20]
 800f0b4:	eba3 0309 	sub.w	r3, r3, r9
 800f0b8:	455b      	cmp	r3, fp
 800f0ba:	dc33      	bgt.n	800f124 <_printf_float+0x384>
 800f0bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f0c0:	429a      	cmp	r2, r3
 800f0c2:	db3b      	blt.n	800f13c <_printf_float+0x39c>
 800f0c4:	6823      	ldr	r3, [r4, #0]
 800f0c6:	07da      	lsls	r2, r3, #31
 800f0c8:	d438      	bmi.n	800f13c <_printf_float+0x39c>
 800f0ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f0cc:	9a05      	ldr	r2, [sp, #20]
 800f0ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f0d0:	1a9a      	subs	r2, r3, r2
 800f0d2:	eba3 0901 	sub.w	r9, r3, r1
 800f0d6:	4591      	cmp	r9, r2
 800f0d8:	bfa8      	it	ge
 800f0da:	4691      	movge	r9, r2
 800f0dc:	f1b9 0f00 	cmp.w	r9, #0
 800f0e0:	dc35      	bgt.n	800f14e <_printf_float+0x3ae>
 800f0e2:	f04f 0800 	mov.w	r8, #0
 800f0e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f0ea:	f104 0a1a 	add.w	sl, r4, #26
 800f0ee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f0f2:	1a9b      	subs	r3, r3, r2
 800f0f4:	eba3 0309 	sub.w	r3, r3, r9
 800f0f8:	4543      	cmp	r3, r8
 800f0fa:	f77f af79 	ble.w	800eff0 <_printf_float+0x250>
 800f0fe:	2301      	movs	r3, #1
 800f100:	4652      	mov	r2, sl
 800f102:	4631      	mov	r1, r6
 800f104:	4628      	mov	r0, r5
 800f106:	47b8      	blx	r7
 800f108:	3001      	adds	r0, #1
 800f10a:	f43f aeaa 	beq.w	800ee62 <_printf_float+0xc2>
 800f10e:	f108 0801 	add.w	r8, r8, #1
 800f112:	e7ec      	b.n	800f0ee <_printf_float+0x34e>
 800f114:	4613      	mov	r3, r2
 800f116:	4631      	mov	r1, r6
 800f118:	4642      	mov	r2, r8
 800f11a:	4628      	mov	r0, r5
 800f11c:	47b8      	blx	r7
 800f11e:	3001      	adds	r0, #1
 800f120:	d1c0      	bne.n	800f0a4 <_printf_float+0x304>
 800f122:	e69e      	b.n	800ee62 <_printf_float+0xc2>
 800f124:	2301      	movs	r3, #1
 800f126:	4631      	mov	r1, r6
 800f128:	4628      	mov	r0, r5
 800f12a:	9205      	str	r2, [sp, #20]
 800f12c:	47b8      	blx	r7
 800f12e:	3001      	adds	r0, #1
 800f130:	f43f ae97 	beq.w	800ee62 <_printf_float+0xc2>
 800f134:	9a05      	ldr	r2, [sp, #20]
 800f136:	f10b 0b01 	add.w	fp, fp, #1
 800f13a:	e7b9      	b.n	800f0b0 <_printf_float+0x310>
 800f13c:	ee18 3a10 	vmov	r3, s16
 800f140:	4652      	mov	r2, sl
 800f142:	4631      	mov	r1, r6
 800f144:	4628      	mov	r0, r5
 800f146:	47b8      	blx	r7
 800f148:	3001      	adds	r0, #1
 800f14a:	d1be      	bne.n	800f0ca <_printf_float+0x32a>
 800f14c:	e689      	b.n	800ee62 <_printf_float+0xc2>
 800f14e:	9a05      	ldr	r2, [sp, #20]
 800f150:	464b      	mov	r3, r9
 800f152:	4442      	add	r2, r8
 800f154:	4631      	mov	r1, r6
 800f156:	4628      	mov	r0, r5
 800f158:	47b8      	blx	r7
 800f15a:	3001      	adds	r0, #1
 800f15c:	d1c1      	bne.n	800f0e2 <_printf_float+0x342>
 800f15e:	e680      	b.n	800ee62 <_printf_float+0xc2>
 800f160:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f162:	2a01      	cmp	r2, #1
 800f164:	dc01      	bgt.n	800f16a <_printf_float+0x3ca>
 800f166:	07db      	lsls	r3, r3, #31
 800f168:	d538      	bpl.n	800f1dc <_printf_float+0x43c>
 800f16a:	2301      	movs	r3, #1
 800f16c:	4642      	mov	r2, r8
 800f16e:	4631      	mov	r1, r6
 800f170:	4628      	mov	r0, r5
 800f172:	47b8      	blx	r7
 800f174:	3001      	adds	r0, #1
 800f176:	f43f ae74 	beq.w	800ee62 <_printf_float+0xc2>
 800f17a:	ee18 3a10 	vmov	r3, s16
 800f17e:	4652      	mov	r2, sl
 800f180:	4631      	mov	r1, r6
 800f182:	4628      	mov	r0, r5
 800f184:	47b8      	blx	r7
 800f186:	3001      	adds	r0, #1
 800f188:	f43f ae6b 	beq.w	800ee62 <_printf_float+0xc2>
 800f18c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f190:	2200      	movs	r2, #0
 800f192:	2300      	movs	r3, #0
 800f194:	f7f1 fc98 	bl	8000ac8 <__aeabi_dcmpeq>
 800f198:	b9d8      	cbnz	r0, 800f1d2 <_printf_float+0x432>
 800f19a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f19c:	f108 0201 	add.w	r2, r8, #1
 800f1a0:	3b01      	subs	r3, #1
 800f1a2:	4631      	mov	r1, r6
 800f1a4:	4628      	mov	r0, r5
 800f1a6:	47b8      	blx	r7
 800f1a8:	3001      	adds	r0, #1
 800f1aa:	d10e      	bne.n	800f1ca <_printf_float+0x42a>
 800f1ac:	e659      	b.n	800ee62 <_printf_float+0xc2>
 800f1ae:	2301      	movs	r3, #1
 800f1b0:	4652      	mov	r2, sl
 800f1b2:	4631      	mov	r1, r6
 800f1b4:	4628      	mov	r0, r5
 800f1b6:	47b8      	blx	r7
 800f1b8:	3001      	adds	r0, #1
 800f1ba:	f43f ae52 	beq.w	800ee62 <_printf_float+0xc2>
 800f1be:	f108 0801 	add.w	r8, r8, #1
 800f1c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f1c4:	3b01      	subs	r3, #1
 800f1c6:	4543      	cmp	r3, r8
 800f1c8:	dcf1      	bgt.n	800f1ae <_printf_float+0x40e>
 800f1ca:	464b      	mov	r3, r9
 800f1cc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f1d0:	e6dc      	b.n	800ef8c <_printf_float+0x1ec>
 800f1d2:	f04f 0800 	mov.w	r8, #0
 800f1d6:	f104 0a1a 	add.w	sl, r4, #26
 800f1da:	e7f2      	b.n	800f1c2 <_printf_float+0x422>
 800f1dc:	2301      	movs	r3, #1
 800f1de:	4642      	mov	r2, r8
 800f1e0:	e7df      	b.n	800f1a2 <_printf_float+0x402>
 800f1e2:	2301      	movs	r3, #1
 800f1e4:	464a      	mov	r2, r9
 800f1e6:	4631      	mov	r1, r6
 800f1e8:	4628      	mov	r0, r5
 800f1ea:	47b8      	blx	r7
 800f1ec:	3001      	adds	r0, #1
 800f1ee:	f43f ae38 	beq.w	800ee62 <_printf_float+0xc2>
 800f1f2:	f108 0801 	add.w	r8, r8, #1
 800f1f6:	68e3      	ldr	r3, [r4, #12]
 800f1f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f1fa:	1a5b      	subs	r3, r3, r1
 800f1fc:	4543      	cmp	r3, r8
 800f1fe:	dcf0      	bgt.n	800f1e2 <_printf_float+0x442>
 800f200:	e6fa      	b.n	800eff8 <_printf_float+0x258>
 800f202:	f04f 0800 	mov.w	r8, #0
 800f206:	f104 0919 	add.w	r9, r4, #25
 800f20a:	e7f4      	b.n	800f1f6 <_printf_float+0x456>

0800f20c <_printf_common>:
 800f20c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f210:	4616      	mov	r6, r2
 800f212:	4699      	mov	r9, r3
 800f214:	688a      	ldr	r2, [r1, #8]
 800f216:	690b      	ldr	r3, [r1, #16]
 800f218:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f21c:	4293      	cmp	r3, r2
 800f21e:	bfb8      	it	lt
 800f220:	4613      	movlt	r3, r2
 800f222:	6033      	str	r3, [r6, #0]
 800f224:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f228:	4607      	mov	r7, r0
 800f22a:	460c      	mov	r4, r1
 800f22c:	b10a      	cbz	r2, 800f232 <_printf_common+0x26>
 800f22e:	3301      	adds	r3, #1
 800f230:	6033      	str	r3, [r6, #0]
 800f232:	6823      	ldr	r3, [r4, #0]
 800f234:	0699      	lsls	r1, r3, #26
 800f236:	bf42      	ittt	mi
 800f238:	6833      	ldrmi	r3, [r6, #0]
 800f23a:	3302      	addmi	r3, #2
 800f23c:	6033      	strmi	r3, [r6, #0]
 800f23e:	6825      	ldr	r5, [r4, #0]
 800f240:	f015 0506 	ands.w	r5, r5, #6
 800f244:	d106      	bne.n	800f254 <_printf_common+0x48>
 800f246:	f104 0a19 	add.w	sl, r4, #25
 800f24a:	68e3      	ldr	r3, [r4, #12]
 800f24c:	6832      	ldr	r2, [r6, #0]
 800f24e:	1a9b      	subs	r3, r3, r2
 800f250:	42ab      	cmp	r3, r5
 800f252:	dc26      	bgt.n	800f2a2 <_printf_common+0x96>
 800f254:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f258:	1e13      	subs	r3, r2, #0
 800f25a:	6822      	ldr	r2, [r4, #0]
 800f25c:	bf18      	it	ne
 800f25e:	2301      	movne	r3, #1
 800f260:	0692      	lsls	r2, r2, #26
 800f262:	d42b      	bmi.n	800f2bc <_printf_common+0xb0>
 800f264:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f268:	4649      	mov	r1, r9
 800f26a:	4638      	mov	r0, r7
 800f26c:	47c0      	blx	r8
 800f26e:	3001      	adds	r0, #1
 800f270:	d01e      	beq.n	800f2b0 <_printf_common+0xa4>
 800f272:	6823      	ldr	r3, [r4, #0]
 800f274:	68e5      	ldr	r5, [r4, #12]
 800f276:	6832      	ldr	r2, [r6, #0]
 800f278:	f003 0306 	and.w	r3, r3, #6
 800f27c:	2b04      	cmp	r3, #4
 800f27e:	bf08      	it	eq
 800f280:	1aad      	subeq	r5, r5, r2
 800f282:	68a3      	ldr	r3, [r4, #8]
 800f284:	6922      	ldr	r2, [r4, #16]
 800f286:	bf0c      	ite	eq
 800f288:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f28c:	2500      	movne	r5, #0
 800f28e:	4293      	cmp	r3, r2
 800f290:	bfc4      	itt	gt
 800f292:	1a9b      	subgt	r3, r3, r2
 800f294:	18ed      	addgt	r5, r5, r3
 800f296:	2600      	movs	r6, #0
 800f298:	341a      	adds	r4, #26
 800f29a:	42b5      	cmp	r5, r6
 800f29c:	d11a      	bne.n	800f2d4 <_printf_common+0xc8>
 800f29e:	2000      	movs	r0, #0
 800f2a0:	e008      	b.n	800f2b4 <_printf_common+0xa8>
 800f2a2:	2301      	movs	r3, #1
 800f2a4:	4652      	mov	r2, sl
 800f2a6:	4649      	mov	r1, r9
 800f2a8:	4638      	mov	r0, r7
 800f2aa:	47c0      	blx	r8
 800f2ac:	3001      	adds	r0, #1
 800f2ae:	d103      	bne.n	800f2b8 <_printf_common+0xac>
 800f2b0:	f04f 30ff 	mov.w	r0, #4294967295
 800f2b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2b8:	3501      	adds	r5, #1
 800f2ba:	e7c6      	b.n	800f24a <_printf_common+0x3e>
 800f2bc:	18e1      	adds	r1, r4, r3
 800f2be:	1c5a      	adds	r2, r3, #1
 800f2c0:	2030      	movs	r0, #48	; 0x30
 800f2c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f2c6:	4422      	add	r2, r4
 800f2c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f2cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f2d0:	3302      	adds	r3, #2
 800f2d2:	e7c7      	b.n	800f264 <_printf_common+0x58>
 800f2d4:	2301      	movs	r3, #1
 800f2d6:	4622      	mov	r2, r4
 800f2d8:	4649      	mov	r1, r9
 800f2da:	4638      	mov	r0, r7
 800f2dc:	47c0      	blx	r8
 800f2de:	3001      	adds	r0, #1
 800f2e0:	d0e6      	beq.n	800f2b0 <_printf_common+0xa4>
 800f2e2:	3601      	adds	r6, #1
 800f2e4:	e7d9      	b.n	800f29a <_printf_common+0x8e>
	...

0800f2e8 <_printf_i>:
 800f2e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f2ec:	7e0f      	ldrb	r7, [r1, #24]
 800f2ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f2f0:	2f78      	cmp	r7, #120	; 0x78
 800f2f2:	4691      	mov	r9, r2
 800f2f4:	4680      	mov	r8, r0
 800f2f6:	460c      	mov	r4, r1
 800f2f8:	469a      	mov	sl, r3
 800f2fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f2fe:	d807      	bhi.n	800f310 <_printf_i+0x28>
 800f300:	2f62      	cmp	r7, #98	; 0x62
 800f302:	d80a      	bhi.n	800f31a <_printf_i+0x32>
 800f304:	2f00      	cmp	r7, #0
 800f306:	f000 80d8 	beq.w	800f4ba <_printf_i+0x1d2>
 800f30a:	2f58      	cmp	r7, #88	; 0x58
 800f30c:	f000 80a3 	beq.w	800f456 <_printf_i+0x16e>
 800f310:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f314:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f318:	e03a      	b.n	800f390 <_printf_i+0xa8>
 800f31a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f31e:	2b15      	cmp	r3, #21
 800f320:	d8f6      	bhi.n	800f310 <_printf_i+0x28>
 800f322:	a101      	add	r1, pc, #4	; (adr r1, 800f328 <_printf_i+0x40>)
 800f324:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f328:	0800f381 	.word	0x0800f381
 800f32c:	0800f395 	.word	0x0800f395
 800f330:	0800f311 	.word	0x0800f311
 800f334:	0800f311 	.word	0x0800f311
 800f338:	0800f311 	.word	0x0800f311
 800f33c:	0800f311 	.word	0x0800f311
 800f340:	0800f395 	.word	0x0800f395
 800f344:	0800f311 	.word	0x0800f311
 800f348:	0800f311 	.word	0x0800f311
 800f34c:	0800f311 	.word	0x0800f311
 800f350:	0800f311 	.word	0x0800f311
 800f354:	0800f4a1 	.word	0x0800f4a1
 800f358:	0800f3c5 	.word	0x0800f3c5
 800f35c:	0800f483 	.word	0x0800f483
 800f360:	0800f311 	.word	0x0800f311
 800f364:	0800f311 	.word	0x0800f311
 800f368:	0800f4c3 	.word	0x0800f4c3
 800f36c:	0800f311 	.word	0x0800f311
 800f370:	0800f3c5 	.word	0x0800f3c5
 800f374:	0800f311 	.word	0x0800f311
 800f378:	0800f311 	.word	0x0800f311
 800f37c:	0800f48b 	.word	0x0800f48b
 800f380:	682b      	ldr	r3, [r5, #0]
 800f382:	1d1a      	adds	r2, r3, #4
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	602a      	str	r2, [r5, #0]
 800f388:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f38c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f390:	2301      	movs	r3, #1
 800f392:	e0a3      	b.n	800f4dc <_printf_i+0x1f4>
 800f394:	6820      	ldr	r0, [r4, #0]
 800f396:	6829      	ldr	r1, [r5, #0]
 800f398:	0606      	lsls	r6, r0, #24
 800f39a:	f101 0304 	add.w	r3, r1, #4
 800f39e:	d50a      	bpl.n	800f3b6 <_printf_i+0xce>
 800f3a0:	680e      	ldr	r6, [r1, #0]
 800f3a2:	602b      	str	r3, [r5, #0]
 800f3a4:	2e00      	cmp	r6, #0
 800f3a6:	da03      	bge.n	800f3b0 <_printf_i+0xc8>
 800f3a8:	232d      	movs	r3, #45	; 0x2d
 800f3aa:	4276      	negs	r6, r6
 800f3ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f3b0:	485e      	ldr	r0, [pc, #376]	; (800f52c <_printf_i+0x244>)
 800f3b2:	230a      	movs	r3, #10
 800f3b4:	e019      	b.n	800f3ea <_printf_i+0x102>
 800f3b6:	680e      	ldr	r6, [r1, #0]
 800f3b8:	602b      	str	r3, [r5, #0]
 800f3ba:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f3be:	bf18      	it	ne
 800f3c0:	b236      	sxthne	r6, r6
 800f3c2:	e7ef      	b.n	800f3a4 <_printf_i+0xbc>
 800f3c4:	682b      	ldr	r3, [r5, #0]
 800f3c6:	6820      	ldr	r0, [r4, #0]
 800f3c8:	1d19      	adds	r1, r3, #4
 800f3ca:	6029      	str	r1, [r5, #0]
 800f3cc:	0601      	lsls	r1, r0, #24
 800f3ce:	d501      	bpl.n	800f3d4 <_printf_i+0xec>
 800f3d0:	681e      	ldr	r6, [r3, #0]
 800f3d2:	e002      	b.n	800f3da <_printf_i+0xf2>
 800f3d4:	0646      	lsls	r6, r0, #25
 800f3d6:	d5fb      	bpl.n	800f3d0 <_printf_i+0xe8>
 800f3d8:	881e      	ldrh	r6, [r3, #0]
 800f3da:	4854      	ldr	r0, [pc, #336]	; (800f52c <_printf_i+0x244>)
 800f3dc:	2f6f      	cmp	r7, #111	; 0x6f
 800f3de:	bf0c      	ite	eq
 800f3e0:	2308      	moveq	r3, #8
 800f3e2:	230a      	movne	r3, #10
 800f3e4:	2100      	movs	r1, #0
 800f3e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f3ea:	6865      	ldr	r5, [r4, #4]
 800f3ec:	60a5      	str	r5, [r4, #8]
 800f3ee:	2d00      	cmp	r5, #0
 800f3f0:	bfa2      	ittt	ge
 800f3f2:	6821      	ldrge	r1, [r4, #0]
 800f3f4:	f021 0104 	bicge.w	r1, r1, #4
 800f3f8:	6021      	strge	r1, [r4, #0]
 800f3fa:	b90e      	cbnz	r6, 800f400 <_printf_i+0x118>
 800f3fc:	2d00      	cmp	r5, #0
 800f3fe:	d04d      	beq.n	800f49c <_printf_i+0x1b4>
 800f400:	4615      	mov	r5, r2
 800f402:	fbb6 f1f3 	udiv	r1, r6, r3
 800f406:	fb03 6711 	mls	r7, r3, r1, r6
 800f40a:	5dc7      	ldrb	r7, [r0, r7]
 800f40c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f410:	4637      	mov	r7, r6
 800f412:	42bb      	cmp	r3, r7
 800f414:	460e      	mov	r6, r1
 800f416:	d9f4      	bls.n	800f402 <_printf_i+0x11a>
 800f418:	2b08      	cmp	r3, #8
 800f41a:	d10b      	bne.n	800f434 <_printf_i+0x14c>
 800f41c:	6823      	ldr	r3, [r4, #0]
 800f41e:	07de      	lsls	r6, r3, #31
 800f420:	d508      	bpl.n	800f434 <_printf_i+0x14c>
 800f422:	6923      	ldr	r3, [r4, #16]
 800f424:	6861      	ldr	r1, [r4, #4]
 800f426:	4299      	cmp	r1, r3
 800f428:	bfde      	ittt	le
 800f42a:	2330      	movle	r3, #48	; 0x30
 800f42c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f430:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f434:	1b52      	subs	r2, r2, r5
 800f436:	6122      	str	r2, [r4, #16]
 800f438:	f8cd a000 	str.w	sl, [sp]
 800f43c:	464b      	mov	r3, r9
 800f43e:	aa03      	add	r2, sp, #12
 800f440:	4621      	mov	r1, r4
 800f442:	4640      	mov	r0, r8
 800f444:	f7ff fee2 	bl	800f20c <_printf_common>
 800f448:	3001      	adds	r0, #1
 800f44a:	d14c      	bne.n	800f4e6 <_printf_i+0x1fe>
 800f44c:	f04f 30ff 	mov.w	r0, #4294967295
 800f450:	b004      	add	sp, #16
 800f452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f456:	4835      	ldr	r0, [pc, #212]	; (800f52c <_printf_i+0x244>)
 800f458:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f45c:	6829      	ldr	r1, [r5, #0]
 800f45e:	6823      	ldr	r3, [r4, #0]
 800f460:	f851 6b04 	ldr.w	r6, [r1], #4
 800f464:	6029      	str	r1, [r5, #0]
 800f466:	061d      	lsls	r5, r3, #24
 800f468:	d514      	bpl.n	800f494 <_printf_i+0x1ac>
 800f46a:	07df      	lsls	r7, r3, #31
 800f46c:	bf44      	itt	mi
 800f46e:	f043 0320 	orrmi.w	r3, r3, #32
 800f472:	6023      	strmi	r3, [r4, #0]
 800f474:	b91e      	cbnz	r6, 800f47e <_printf_i+0x196>
 800f476:	6823      	ldr	r3, [r4, #0]
 800f478:	f023 0320 	bic.w	r3, r3, #32
 800f47c:	6023      	str	r3, [r4, #0]
 800f47e:	2310      	movs	r3, #16
 800f480:	e7b0      	b.n	800f3e4 <_printf_i+0xfc>
 800f482:	6823      	ldr	r3, [r4, #0]
 800f484:	f043 0320 	orr.w	r3, r3, #32
 800f488:	6023      	str	r3, [r4, #0]
 800f48a:	2378      	movs	r3, #120	; 0x78
 800f48c:	4828      	ldr	r0, [pc, #160]	; (800f530 <_printf_i+0x248>)
 800f48e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f492:	e7e3      	b.n	800f45c <_printf_i+0x174>
 800f494:	0659      	lsls	r1, r3, #25
 800f496:	bf48      	it	mi
 800f498:	b2b6      	uxthmi	r6, r6
 800f49a:	e7e6      	b.n	800f46a <_printf_i+0x182>
 800f49c:	4615      	mov	r5, r2
 800f49e:	e7bb      	b.n	800f418 <_printf_i+0x130>
 800f4a0:	682b      	ldr	r3, [r5, #0]
 800f4a2:	6826      	ldr	r6, [r4, #0]
 800f4a4:	6961      	ldr	r1, [r4, #20]
 800f4a6:	1d18      	adds	r0, r3, #4
 800f4a8:	6028      	str	r0, [r5, #0]
 800f4aa:	0635      	lsls	r5, r6, #24
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	d501      	bpl.n	800f4b4 <_printf_i+0x1cc>
 800f4b0:	6019      	str	r1, [r3, #0]
 800f4b2:	e002      	b.n	800f4ba <_printf_i+0x1d2>
 800f4b4:	0670      	lsls	r0, r6, #25
 800f4b6:	d5fb      	bpl.n	800f4b0 <_printf_i+0x1c8>
 800f4b8:	8019      	strh	r1, [r3, #0]
 800f4ba:	2300      	movs	r3, #0
 800f4bc:	6123      	str	r3, [r4, #16]
 800f4be:	4615      	mov	r5, r2
 800f4c0:	e7ba      	b.n	800f438 <_printf_i+0x150>
 800f4c2:	682b      	ldr	r3, [r5, #0]
 800f4c4:	1d1a      	adds	r2, r3, #4
 800f4c6:	602a      	str	r2, [r5, #0]
 800f4c8:	681d      	ldr	r5, [r3, #0]
 800f4ca:	6862      	ldr	r2, [r4, #4]
 800f4cc:	2100      	movs	r1, #0
 800f4ce:	4628      	mov	r0, r5
 800f4d0:	f7f0 fe86 	bl	80001e0 <memchr>
 800f4d4:	b108      	cbz	r0, 800f4da <_printf_i+0x1f2>
 800f4d6:	1b40      	subs	r0, r0, r5
 800f4d8:	6060      	str	r0, [r4, #4]
 800f4da:	6863      	ldr	r3, [r4, #4]
 800f4dc:	6123      	str	r3, [r4, #16]
 800f4de:	2300      	movs	r3, #0
 800f4e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f4e4:	e7a8      	b.n	800f438 <_printf_i+0x150>
 800f4e6:	6923      	ldr	r3, [r4, #16]
 800f4e8:	462a      	mov	r2, r5
 800f4ea:	4649      	mov	r1, r9
 800f4ec:	4640      	mov	r0, r8
 800f4ee:	47d0      	blx	sl
 800f4f0:	3001      	adds	r0, #1
 800f4f2:	d0ab      	beq.n	800f44c <_printf_i+0x164>
 800f4f4:	6823      	ldr	r3, [r4, #0]
 800f4f6:	079b      	lsls	r3, r3, #30
 800f4f8:	d413      	bmi.n	800f522 <_printf_i+0x23a>
 800f4fa:	68e0      	ldr	r0, [r4, #12]
 800f4fc:	9b03      	ldr	r3, [sp, #12]
 800f4fe:	4298      	cmp	r0, r3
 800f500:	bfb8      	it	lt
 800f502:	4618      	movlt	r0, r3
 800f504:	e7a4      	b.n	800f450 <_printf_i+0x168>
 800f506:	2301      	movs	r3, #1
 800f508:	4632      	mov	r2, r6
 800f50a:	4649      	mov	r1, r9
 800f50c:	4640      	mov	r0, r8
 800f50e:	47d0      	blx	sl
 800f510:	3001      	adds	r0, #1
 800f512:	d09b      	beq.n	800f44c <_printf_i+0x164>
 800f514:	3501      	adds	r5, #1
 800f516:	68e3      	ldr	r3, [r4, #12]
 800f518:	9903      	ldr	r1, [sp, #12]
 800f51a:	1a5b      	subs	r3, r3, r1
 800f51c:	42ab      	cmp	r3, r5
 800f51e:	dcf2      	bgt.n	800f506 <_printf_i+0x21e>
 800f520:	e7eb      	b.n	800f4fa <_printf_i+0x212>
 800f522:	2500      	movs	r5, #0
 800f524:	f104 0619 	add.w	r6, r4, #25
 800f528:	e7f5      	b.n	800f516 <_printf_i+0x22e>
 800f52a:	bf00      	nop
 800f52c:	080127f6 	.word	0x080127f6
 800f530:	08012807 	.word	0x08012807

0800f534 <iprintf>:
 800f534:	b40f      	push	{r0, r1, r2, r3}
 800f536:	4b0a      	ldr	r3, [pc, #40]	; (800f560 <iprintf+0x2c>)
 800f538:	b513      	push	{r0, r1, r4, lr}
 800f53a:	681c      	ldr	r4, [r3, #0]
 800f53c:	b124      	cbz	r4, 800f548 <iprintf+0x14>
 800f53e:	69a3      	ldr	r3, [r4, #24]
 800f540:	b913      	cbnz	r3, 800f548 <iprintf+0x14>
 800f542:	4620      	mov	r0, r4
 800f544:	f7ff f9cc 	bl	800e8e0 <__sinit>
 800f548:	ab05      	add	r3, sp, #20
 800f54a:	9a04      	ldr	r2, [sp, #16]
 800f54c:	68a1      	ldr	r1, [r4, #8]
 800f54e:	9301      	str	r3, [sp, #4]
 800f550:	4620      	mov	r0, r4
 800f552:	f002 f83d 	bl	80115d0 <_vfiprintf_r>
 800f556:	b002      	add	sp, #8
 800f558:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f55c:	b004      	add	sp, #16
 800f55e:	4770      	bx	lr
 800f560:	2000006c 	.word	0x2000006c

0800f564 <putchar>:
 800f564:	4b09      	ldr	r3, [pc, #36]	; (800f58c <putchar+0x28>)
 800f566:	b513      	push	{r0, r1, r4, lr}
 800f568:	681c      	ldr	r4, [r3, #0]
 800f56a:	4601      	mov	r1, r0
 800f56c:	b134      	cbz	r4, 800f57c <putchar+0x18>
 800f56e:	69a3      	ldr	r3, [r4, #24]
 800f570:	b923      	cbnz	r3, 800f57c <putchar+0x18>
 800f572:	9001      	str	r0, [sp, #4]
 800f574:	4620      	mov	r0, r4
 800f576:	f7ff f9b3 	bl	800e8e0 <__sinit>
 800f57a:	9901      	ldr	r1, [sp, #4]
 800f57c:	68a2      	ldr	r2, [r4, #8]
 800f57e:	4620      	mov	r0, r4
 800f580:	b002      	add	sp, #8
 800f582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f586:	f002 b953 	b.w	8011830 <_putc_r>
 800f58a:	bf00      	nop
 800f58c:	2000006c 	.word	0x2000006c

0800f590 <_puts_r>:
 800f590:	b570      	push	{r4, r5, r6, lr}
 800f592:	460e      	mov	r6, r1
 800f594:	4605      	mov	r5, r0
 800f596:	b118      	cbz	r0, 800f5a0 <_puts_r+0x10>
 800f598:	6983      	ldr	r3, [r0, #24]
 800f59a:	b90b      	cbnz	r3, 800f5a0 <_puts_r+0x10>
 800f59c:	f7ff f9a0 	bl	800e8e0 <__sinit>
 800f5a0:	69ab      	ldr	r3, [r5, #24]
 800f5a2:	68ac      	ldr	r4, [r5, #8]
 800f5a4:	b913      	cbnz	r3, 800f5ac <_puts_r+0x1c>
 800f5a6:	4628      	mov	r0, r5
 800f5a8:	f7ff f99a 	bl	800e8e0 <__sinit>
 800f5ac:	4b2c      	ldr	r3, [pc, #176]	; (800f660 <_puts_r+0xd0>)
 800f5ae:	429c      	cmp	r4, r3
 800f5b0:	d120      	bne.n	800f5f4 <_puts_r+0x64>
 800f5b2:	686c      	ldr	r4, [r5, #4]
 800f5b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f5b6:	07db      	lsls	r3, r3, #31
 800f5b8:	d405      	bmi.n	800f5c6 <_puts_r+0x36>
 800f5ba:	89a3      	ldrh	r3, [r4, #12]
 800f5bc:	0598      	lsls	r0, r3, #22
 800f5be:	d402      	bmi.n	800f5c6 <_puts_r+0x36>
 800f5c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f5c2:	f7f5 fa1f 	bl	8004a04 <__retarget_lock_acquire_recursive>
 800f5c6:	89a3      	ldrh	r3, [r4, #12]
 800f5c8:	0719      	lsls	r1, r3, #28
 800f5ca:	d51d      	bpl.n	800f608 <_puts_r+0x78>
 800f5cc:	6923      	ldr	r3, [r4, #16]
 800f5ce:	b1db      	cbz	r3, 800f608 <_puts_r+0x78>
 800f5d0:	3e01      	subs	r6, #1
 800f5d2:	68a3      	ldr	r3, [r4, #8]
 800f5d4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f5d8:	3b01      	subs	r3, #1
 800f5da:	60a3      	str	r3, [r4, #8]
 800f5dc:	bb39      	cbnz	r1, 800f62e <_puts_r+0x9e>
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	da38      	bge.n	800f654 <_puts_r+0xc4>
 800f5e2:	4622      	mov	r2, r4
 800f5e4:	210a      	movs	r1, #10
 800f5e6:	4628      	mov	r0, r5
 800f5e8:	f000 fa2a 	bl	800fa40 <__swbuf_r>
 800f5ec:	3001      	adds	r0, #1
 800f5ee:	d011      	beq.n	800f614 <_puts_r+0x84>
 800f5f0:	250a      	movs	r5, #10
 800f5f2:	e011      	b.n	800f618 <_puts_r+0x88>
 800f5f4:	4b1b      	ldr	r3, [pc, #108]	; (800f664 <_puts_r+0xd4>)
 800f5f6:	429c      	cmp	r4, r3
 800f5f8:	d101      	bne.n	800f5fe <_puts_r+0x6e>
 800f5fa:	68ac      	ldr	r4, [r5, #8]
 800f5fc:	e7da      	b.n	800f5b4 <_puts_r+0x24>
 800f5fe:	4b1a      	ldr	r3, [pc, #104]	; (800f668 <_puts_r+0xd8>)
 800f600:	429c      	cmp	r4, r3
 800f602:	bf08      	it	eq
 800f604:	68ec      	ldreq	r4, [r5, #12]
 800f606:	e7d5      	b.n	800f5b4 <_puts_r+0x24>
 800f608:	4621      	mov	r1, r4
 800f60a:	4628      	mov	r0, r5
 800f60c:	f000 fa7c 	bl	800fb08 <__swsetup_r>
 800f610:	2800      	cmp	r0, #0
 800f612:	d0dd      	beq.n	800f5d0 <_puts_r+0x40>
 800f614:	f04f 35ff 	mov.w	r5, #4294967295
 800f618:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f61a:	07da      	lsls	r2, r3, #31
 800f61c:	d405      	bmi.n	800f62a <_puts_r+0x9a>
 800f61e:	89a3      	ldrh	r3, [r4, #12]
 800f620:	059b      	lsls	r3, r3, #22
 800f622:	d402      	bmi.n	800f62a <_puts_r+0x9a>
 800f624:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f626:	f7f5 fa01 	bl	8004a2c <__retarget_lock_release_recursive>
 800f62a:	4628      	mov	r0, r5
 800f62c:	bd70      	pop	{r4, r5, r6, pc}
 800f62e:	2b00      	cmp	r3, #0
 800f630:	da04      	bge.n	800f63c <_puts_r+0xac>
 800f632:	69a2      	ldr	r2, [r4, #24]
 800f634:	429a      	cmp	r2, r3
 800f636:	dc06      	bgt.n	800f646 <_puts_r+0xb6>
 800f638:	290a      	cmp	r1, #10
 800f63a:	d004      	beq.n	800f646 <_puts_r+0xb6>
 800f63c:	6823      	ldr	r3, [r4, #0]
 800f63e:	1c5a      	adds	r2, r3, #1
 800f640:	6022      	str	r2, [r4, #0]
 800f642:	7019      	strb	r1, [r3, #0]
 800f644:	e7c5      	b.n	800f5d2 <_puts_r+0x42>
 800f646:	4622      	mov	r2, r4
 800f648:	4628      	mov	r0, r5
 800f64a:	f000 f9f9 	bl	800fa40 <__swbuf_r>
 800f64e:	3001      	adds	r0, #1
 800f650:	d1bf      	bne.n	800f5d2 <_puts_r+0x42>
 800f652:	e7df      	b.n	800f614 <_puts_r+0x84>
 800f654:	6823      	ldr	r3, [r4, #0]
 800f656:	250a      	movs	r5, #10
 800f658:	1c5a      	adds	r2, r3, #1
 800f65a:	6022      	str	r2, [r4, #0]
 800f65c:	701d      	strb	r5, [r3, #0]
 800f65e:	e7db      	b.n	800f618 <_puts_r+0x88>
 800f660:	080127a0 	.word	0x080127a0
 800f664:	080127c0 	.word	0x080127c0
 800f668:	08012780 	.word	0x08012780

0800f66c <puts>:
 800f66c:	4b02      	ldr	r3, [pc, #8]	; (800f678 <puts+0xc>)
 800f66e:	4601      	mov	r1, r0
 800f670:	6818      	ldr	r0, [r3, #0]
 800f672:	f7ff bf8d 	b.w	800f590 <_puts_r>
 800f676:	bf00      	nop
 800f678:	2000006c 	.word	0x2000006c

0800f67c <cleanup_glue>:
 800f67c:	b538      	push	{r3, r4, r5, lr}
 800f67e:	460c      	mov	r4, r1
 800f680:	6809      	ldr	r1, [r1, #0]
 800f682:	4605      	mov	r5, r0
 800f684:	b109      	cbz	r1, 800f68a <cleanup_glue+0xe>
 800f686:	f7ff fff9 	bl	800f67c <cleanup_glue>
 800f68a:	4621      	mov	r1, r4
 800f68c:	4628      	mov	r0, r5
 800f68e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f692:	f7ff ba05 	b.w	800eaa0 <_free_r>
	...

0800f698 <_reclaim_reent>:
 800f698:	4b2c      	ldr	r3, [pc, #176]	; (800f74c <_reclaim_reent+0xb4>)
 800f69a:	681b      	ldr	r3, [r3, #0]
 800f69c:	4283      	cmp	r3, r0
 800f69e:	b570      	push	{r4, r5, r6, lr}
 800f6a0:	4604      	mov	r4, r0
 800f6a2:	d051      	beq.n	800f748 <_reclaim_reent+0xb0>
 800f6a4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f6a6:	b143      	cbz	r3, 800f6ba <_reclaim_reent+0x22>
 800f6a8:	68db      	ldr	r3, [r3, #12]
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d14a      	bne.n	800f744 <_reclaim_reent+0xac>
 800f6ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f6b0:	6819      	ldr	r1, [r3, #0]
 800f6b2:	b111      	cbz	r1, 800f6ba <_reclaim_reent+0x22>
 800f6b4:	4620      	mov	r0, r4
 800f6b6:	f7ff f9f3 	bl	800eaa0 <_free_r>
 800f6ba:	6961      	ldr	r1, [r4, #20]
 800f6bc:	b111      	cbz	r1, 800f6c4 <_reclaim_reent+0x2c>
 800f6be:	4620      	mov	r0, r4
 800f6c0:	f7ff f9ee 	bl	800eaa0 <_free_r>
 800f6c4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f6c6:	b111      	cbz	r1, 800f6ce <_reclaim_reent+0x36>
 800f6c8:	4620      	mov	r0, r4
 800f6ca:	f7ff f9e9 	bl	800eaa0 <_free_r>
 800f6ce:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f6d0:	b111      	cbz	r1, 800f6d8 <_reclaim_reent+0x40>
 800f6d2:	4620      	mov	r0, r4
 800f6d4:	f7ff f9e4 	bl	800eaa0 <_free_r>
 800f6d8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f6da:	b111      	cbz	r1, 800f6e2 <_reclaim_reent+0x4a>
 800f6dc:	4620      	mov	r0, r4
 800f6de:	f7ff f9df 	bl	800eaa0 <_free_r>
 800f6e2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800f6e4:	b111      	cbz	r1, 800f6ec <_reclaim_reent+0x54>
 800f6e6:	4620      	mov	r0, r4
 800f6e8:	f7ff f9da 	bl	800eaa0 <_free_r>
 800f6ec:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800f6ee:	b111      	cbz	r1, 800f6f6 <_reclaim_reent+0x5e>
 800f6f0:	4620      	mov	r0, r4
 800f6f2:	f7ff f9d5 	bl	800eaa0 <_free_r>
 800f6f6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800f6f8:	b111      	cbz	r1, 800f700 <_reclaim_reent+0x68>
 800f6fa:	4620      	mov	r0, r4
 800f6fc:	f7ff f9d0 	bl	800eaa0 <_free_r>
 800f700:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f702:	b111      	cbz	r1, 800f70a <_reclaim_reent+0x72>
 800f704:	4620      	mov	r0, r4
 800f706:	f7ff f9cb 	bl	800eaa0 <_free_r>
 800f70a:	69a3      	ldr	r3, [r4, #24]
 800f70c:	b1e3      	cbz	r3, 800f748 <_reclaim_reent+0xb0>
 800f70e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f710:	4620      	mov	r0, r4
 800f712:	4798      	blx	r3
 800f714:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f716:	b1b9      	cbz	r1, 800f748 <_reclaim_reent+0xb0>
 800f718:	4620      	mov	r0, r4
 800f71a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f71e:	f7ff bfad 	b.w	800f67c <cleanup_glue>
 800f722:	5949      	ldr	r1, [r1, r5]
 800f724:	b941      	cbnz	r1, 800f738 <_reclaim_reent+0xa0>
 800f726:	3504      	adds	r5, #4
 800f728:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f72a:	2d80      	cmp	r5, #128	; 0x80
 800f72c:	68d9      	ldr	r1, [r3, #12]
 800f72e:	d1f8      	bne.n	800f722 <_reclaim_reent+0x8a>
 800f730:	4620      	mov	r0, r4
 800f732:	f7ff f9b5 	bl	800eaa0 <_free_r>
 800f736:	e7ba      	b.n	800f6ae <_reclaim_reent+0x16>
 800f738:	680e      	ldr	r6, [r1, #0]
 800f73a:	4620      	mov	r0, r4
 800f73c:	f7ff f9b0 	bl	800eaa0 <_free_r>
 800f740:	4631      	mov	r1, r6
 800f742:	e7ef      	b.n	800f724 <_reclaim_reent+0x8c>
 800f744:	2500      	movs	r5, #0
 800f746:	e7ef      	b.n	800f728 <_reclaim_reent+0x90>
 800f748:	bd70      	pop	{r4, r5, r6, pc}
 800f74a:	bf00      	nop
 800f74c:	2000006c 	.word	0x2000006c

0800f750 <_sbrk_r>:
 800f750:	b538      	push	{r3, r4, r5, lr}
 800f752:	4d06      	ldr	r5, [pc, #24]	; (800f76c <_sbrk_r+0x1c>)
 800f754:	2300      	movs	r3, #0
 800f756:	4604      	mov	r4, r0
 800f758:	4608      	mov	r0, r1
 800f75a:	602b      	str	r3, [r5, #0]
 800f75c:	f7f5 f840 	bl	80047e0 <_sbrk>
 800f760:	1c43      	adds	r3, r0, #1
 800f762:	d102      	bne.n	800f76a <_sbrk_r+0x1a>
 800f764:	682b      	ldr	r3, [r5, #0]
 800f766:	b103      	cbz	r3, 800f76a <_sbrk_r+0x1a>
 800f768:	6023      	str	r3, [r4, #0]
 800f76a:	bd38      	pop	{r3, r4, r5, pc}
 800f76c:	20005ab8 	.word	0x20005ab8

0800f770 <_raise_r>:
 800f770:	291f      	cmp	r1, #31
 800f772:	b538      	push	{r3, r4, r5, lr}
 800f774:	4604      	mov	r4, r0
 800f776:	460d      	mov	r5, r1
 800f778:	d904      	bls.n	800f784 <_raise_r+0x14>
 800f77a:	2316      	movs	r3, #22
 800f77c:	6003      	str	r3, [r0, #0]
 800f77e:	f04f 30ff 	mov.w	r0, #4294967295
 800f782:	bd38      	pop	{r3, r4, r5, pc}
 800f784:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f786:	b112      	cbz	r2, 800f78e <_raise_r+0x1e>
 800f788:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f78c:	b94b      	cbnz	r3, 800f7a2 <_raise_r+0x32>
 800f78e:	4620      	mov	r0, r4
 800f790:	f000 f830 	bl	800f7f4 <_getpid_r>
 800f794:	462a      	mov	r2, r5
 800f796:	4601      	mov	r1, r0
 800f798:	4620      	mov	r0, r4
 800f79a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f79e:	f000 b817 	b.w	800f7d0 <_kill_r>
 800f7a2:	2b01      	cmp	r3, #1
 800f7a4:	d00a      	beq.n	800f7bc <_raise_r+0x4c>
 800f7a6:	1c59      	adds	r1, r3, #1
 800f7a8:	d103      	bne.n	800f7b2 <_raise_r+0x42>
 800f7aa:	2316      	movs	r3, #22
 800f7ac:	6003      	str	r3, [r0, #0]
 800f7ae:	2001      	movs	r0, #1
 800f7b0:	e7e7      	b.n	800f782 <_raise_r+0x12>
 800f7b2:	2400      	movs	r4, #0
 800f7b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f7b8:	4628      	mov	r0, r5
 800f7ba:	4798      	blx	r3
 800f7bc:	2000      	movs	r0, #0
 800f7be:	e7e0      	b.n	800f782 <_raise_r+0x12>

0800f7c0 <raise>:
 800f7c0:	4b02      	ldr	r3, [pc, #8]	; (800f7cc <raise+0xc>)
 800f7c2:	4601      	mov	r1, r0
 800f7c4:	6818      	ldr	r0, [r3, #0]
 800f7c6:	f7ff bfd3 	b.w	800f770 <_raise_r>
 800f7ca:	bf00      	nop
 800f7cc:	2000006c 	.word	0x2000006c

0800f7d0 <_kill_r>:
 800f7d0:	b538      	push	{r3, r4, r5, lr}
 800f7d2:	4d07      	ldr	r5, [pc, #28]	; (800f7f0 <_kill_r+0x20>)
 800f7d4:	2300      	movs	r3, #0
 800f7d6:	4604      	mov	r4, r0
 800f7d8:	4608      	mov	r0, r1
 800f7da:	4611      	mov	r1, r2
 800f7dc:	602b      	str	r3, [r5, #0]
 800f7de:	f7f4 ff77 	bl	80046d0 <_kill>
 800f7e2:	1c43      	adds	r3, r0, #1
 800f7e4:	d102      	bne.n	800f7ec <_kill_r+0x1c>
 800f7e6:	682b      	ldr	r3, [r5, #0]
 800f7e8:	b103      	cbz	r3, 800f7ec <_kill_r+0x1c>
 800f7ea:	6023      	str	r3, [r4, #0]
 800f7ec:	bd38      	pop	{r3, r4, r5, pc}
 800f7ee:	bf00      	nop
 800f7f0:	20005ab8 	.word	0x20005ab8

0800f7f4 <_getpid_r>:
 800f7f4:	f7f4 bf64 	b.w	80046c0 <_getpid>

0800f7f8 <sniprintf>:
 800f7f8:	b40c      	push	{r2, r3}
 800f7fa:	b530      	push	{r4, r5, lr}
 800f7fc:	4b17      	ldr	r3, [pc, #92]	; (800f85c <sniprintf+0x64>)
 800f7fe:	1e0c      	subs	r4, r1, #0
 800f800:	681d      	ldr	r5, [r3, #0]
 800f802:	b09d      	sub	sp, #116	; 0x74
 800f804:	da08      	bge.n	800f818 <sniprintf+0x20>
 800f806:	238b      	movs	r3, #139	; 0x8b
 800f808:	602b      	str	r3, [r5, #0]
 800f80a:	f04f 30ff 	mov.w	r0, #4294967295
 800f80e:	b01d      	add	sp, #116	; 0x74
 800f810:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f814:	b002      	add	sp, #8
 800f816:	4770      	bx	lr
 800f818:	f44f 7302 	mov.w	r3, #520	; 0x208
 800f81c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f820:	bf14      	ite	ne
 800f822:	f104 33ff 	addne.w	r3, r4, #4294967295
 800f826:	4623      	moveq	r3, r4
 800f828:	9304      	str	r3, [sp, #16]
 800f82a:	9307      	str	r3, [sp, #28]
 800f82c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f830:	9002      	str	r0, [sp, #8]
 800f832:	9006      	str	r0, [sp, #24]
 800f834:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f838:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f83a:	ab21      	add	r3, sp, #132	; 0x84
 800f83c:	a902      	add	r1, sp, #8
 800f83e:	4628      	mov	r0, r5
 800f840:	9301      	str	r3, [sp, #4]
 800f842:	f001 fd9b 	bl	801137c <_svfiprintf_r>
 800f846:	1c43      	adds	r3, r0, #1
 800f848:	bfbc      	itt	lt
 800f84a:	238b      	movlt	r3, #139	; 0x8b
 800f84c:	602b      	strlt	r3, [r5, #0]
 800f84e:	2c00      	cmp	r4, #0
 800f850:	d0dd      	beq.n	800f80e <sniprintf+0x16>
 800f852:	9b02      	ldr	r3, [sp, #8]
 800f854:	2200      	movs	r2, #0
 800f856:	701a      	strb	r2, [r3, #0]
 800f858:	e7d9      	b.n	800f80e <sniprintf+0x16>
 800f85a:	bf00      	nop
 800f85c:	2000006c 	.word	0x2000006c

0800f860 <siprintf>:
 800f860:	b40e      	push	{r1, r2, r3}
 800f862:	b500      	push	{lr}
 800f864:	b09c      	sub	sp, #112	; 0x70
 800f866:	ab1d      	add	r3, sp, #116	; 0x74
 800f868:	9002      	str	r0, [sp, #8]
 800f86a:	9006      	str	r0, [sp, #24]
 800f86c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f870:	4809      	ldr	r0, [pc, #36]	; (800f898 <siprintf+0x38>)
 800f872:	9107      	str	r1, [sp, #28]
 800f874:	9104      	str	r1, [sp, #16]
 800f876:	4909      	ldr	r1, [pc, #36]	; (800f89c <siprintf+0x3c>)
 800f878:	f853 2b04 	ldr.w	r2, [r3], #4
 800f87c:	9105      	str	r1, [sp, #20]
 800f87e:	6800      	ldr	r0, [r0, #0]
 800f880:	9301      	str	r3, [sp, #4]
 800f882:	a902      	add	r1, sp, #8
 800f884:	f001 fd7a 	bl	801137c <_svfiprintf_r>
 800f888:	9b02      	ldr	r3, [sp, #8]
 800f88a:	2200      	movs	r2, #0
 800f88c:	701a      	strb	r2, [r3, #0]
 800f88e:	b01c      	add	sp, #112	; 0x70
 800f890:	f85d eb04 	ldr.w	lr, [sp], #4
 800f894:	b003      	add	sp, #12
 800f896:	4770      	bx	lr
 800f898:	2000006c 	.word	0x2000006c
 800f89c:	ffff0208 	.word	0xffff0208

0800f8a0 <__sread>:
 800f8a0:	b510      	push	{r4, lr}
 800f8a2:	460c      	mov	r4, r1
 800f8a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8a8:	f002 f80a 	bl	80118c0 <_read_r>
 800f8ac:	2800      	cmp	r0, #0
 800f8ae:	bfab      	itete	ge
 800f8b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f8b2:	89a3      	ldrhlt	r3, [r4, #12]
 800f8b4:	181b      	addge	r3, r3, r0
 800f8b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f8ba:	bfac      	ite	ge
 800f8bc:	6563      	strge	r3, [r4, #84]	; 0x54
 800f8be:	81a3      	strhlt	r3, [r4, #12]
 800f8c0:	bd10      	pop	{r4, pc}

0800f8c2 <__swrite>:
 800f8c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8c6:	461f      	mov	r7, r3
 800f8c8:	898b      	ldrh	r3, [r1, #12]
 800f8ca:	05db      	lsls	r3, r3, #23
 800f8cc:	4605      	mov	r5, r0
 800f8ce:	460c      	mov	r4, r1
 800f8d0:	4616      	mov	r6, r2
 800f8d2:	d505      	bpl.n	800f8e0 <__swrite+0x1e>
 800f8d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8d8:	2302      	movs	r3, #2
 800f8da:	2200      	movs	r2, #0
 800f8dc:	f001 f8d4 	bl	8010a88 <_lseek_r>
 800f8e0:	89a3      	ldrh	r3, [r4, #12]
 800f8e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f8e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f8ea:	81a3      	strh	r3, [r4, #12]
 800f8ec:	4632      	mov	r2, r6
 800f8ee:	463b      	mov	r3, r7
 800f8f0:	4628      	mov	r0, r5
 800f8f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f8f6:	f000 b8f5 	b.w	800fae4 <_write_r>

0800f8fa <__sseek>:
 800f8fa:	b510      	push	{r4, lr}
 800f8fc:	460c      	mov	r4, r1
 800f8fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f902:	f001 f8c1 	bl	8010a88 <_lseek_r>
 800f906:	1c43      	adds	r3, r0, #1
 800f908:	89a3      	ldrh	r3, [r4, #12]
 800f90a:	bf15      	itete	ne
 800f90c:	6560      	strne	r0, [r4, #84]	; 0x54
 800f90e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f912:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f916:	81a3      	strheq	r3, [r4, #12]
 800f918:	bf18      	it	ne
 800f91a:	81a3      	strhne	r3, [r4, #12]
 800f91c:	bd10      	pop	{r4, pc}

0800f91e <__sclose>:
 800f91e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f922:	f000 b95f 	b.w	800fbe4 <_close_r>
	...

0800f928 <_strtol_l.constprop.0>:
 800f928:	2b01      	cmp	r3, #1
 800f92a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f92e:	d001      	beq.n	800f934 <_strtol_l.constprop.0+0xc>
 800f930:	2b24      	cmp	r3, #36	; 0x24
 800f932:	d906      	bls.n	800f942 <_strtol_l.constprop.0+0x1a>
 800f934:	f7fe ff76 	bl	800e824 <__errno>
 800f938:	2316      	movs	r3, #22
 800f93a:	6003      	str	r3, [r0, #0]
 800f93c:	2000      	movs	r0, #0
 800f93e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f942:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800fa28 <_strtol_l.constprop.0+0x100>
 800f946:	460d      	mov	r5, r1
 800f948:	462e      	mov	r6, r5
 800f94a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f94e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800f952:	f017 0708 	ands.w	r7, r7, #8
 800f956:	d1f7      	bne.n	800f948 <_strtol_l.constprop.0+0x20>
 800f958:	2c2d      	cmp	r4, #45	; 0x2d
 800f95a:	d132      	bne.n	800f9c2 <_strtol_l.constprop.0+0x9a>
 800f95c:	782c      	ldrb	r4, [r5, #0]
 800f95e:	2701      	movs	r7, #1
 800f960:	1cb5      	adds	r5, r6, #2
 800f962:	2b00      	cmp	r3, #0
 800f964:	d05b      	beq.n	800fa1e <_strtol_l.constprop.0+0xf6>
 800f966:	2b10      	cmp	r3, #16
 800f968:	d109      	bne.n	800f97e <_strtol_l.constprop.0+0x56>
 800f96a:	2c30      	cmp	r4, #48	; 0x30
 800f96c:	d107      	bne.n	800f97e <_strtol_l.constprop.0+0x56>
 800f96e:	782c      	ldrb	r4, [r5, #0]
 800f970:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f974:	2c58      	cmp	r4, #88	; 0x58
 800f976:	d14d      	bne.n	800fa14 <_strtol_l.constprop.0+0xec>
 800f978:	786c      	ldrb	r4, [r5, #1]
 800f97a:	2310      	movs	r3, #16
 800f97c:	3502      	adds	r5, #2
 800f97e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800f982:	f108 38ff 	add.w	r8, r8, #4294967295
 800f986:	f04f 0c00 	mov.w	ip, #0
 800f98a:	fbb8 f9f3 	udiv	r9, r8, r3
 800f98e:	4666      	mov	r6, ip
 800f990:	fb03 8a19 	mls	sl, r3, r9, r8
 800f994:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800f998:	f1be 0f09 	cmp.w	lr, #9
 800f99c:	d816      	bhi.n	800f9cc <_strtol_l.constprop.0+0xa4>
 800f99e:	4674      	mov	r4, lr
 800f9a0:	42a3      	cmp	r3, r4
 800f9a2:	dd24      	ble.n	800f9ee <_strtol_l.constprop.0+0xc6>
 800f9a4:	f1bc 0f00 	cmp.w	ip, #0
 800f9a8:	db1e      	blt.n	800f9e8 <_strtol_l.constprop.0+0xc0>
 800f9aa:	45b1      	cmp	r9, r6
 800f9ac:	d31c      	bcc.n	800f9e8 <_strtol_l.constprop.0+0xc0>
 800f9ae:	d101      	bne.n	800f9b4 <_strtol_l.constprop.0+0x8c>
 800f9b0:	45a2      	cmp	sl, r4
 800f9b2:	db19      	blt.n	800f9e8 <_strtol_l.constprop.0+0xc0>
 800f9b4:	fb06 4603 	mla	r6, r6, r3, r4
 800f9b8:	f04f 0c01 	mov.w	ip, #1
 800f9bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f9c0:	e7e8      	b.n	800f994 <_strtol_l.constprop.0+0x6c>
 800f9c2:	2c2b      	cmp	r4, #43	; 0x2b
 800f9c4:	bf04      	itt	eq
 800f9c6:	782c      	ldrbeq	r4, [r5, #0]
 800f9c8:	1cb5      	addeq	r5, r6, #2
 800f9ca:	e7ca      	b.n	800f962 <_strtol_l.constprop.0+0x3a>
 800f9cc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800f9d0:	f1be 0f19 	cmp.w	lr, #25
 800f9d4:	d801      	bhi.n	800f9da <_strtol_l.constprop.0+0xb2>
 800f9d6:	3c37      	subs	r4, #55	; 0x37
 800f9d8:	e7e2      	b.n	800f9a0 <_strtol_l.constprop.0+0x78>
 800f9da:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800f9de:	f1be 0f19 	cmp.w	lr, #25
 800f9e2:	d804      	bhi.n	800f9ee <_strtol_l.constprop.0+0xc6>
 800f9e4:	3c57      	subs	r4, #87	; 0x57
 800f9e6:	e7db      	b.n	800f9a0 <_strtol_l.constprop.0+0x78>
 800f9e8:	f04f 3cff 	mov.w	ip, #4294967295
 800f9ec:	e7e6      	b.n	800f9bc <_strtol_l.constprop.0+0x94>
 800f9ee:	f1bc 0f00 	cmp.w	ip, #0
 800f9f2:	da05      	bge.n	800fa00 <_strtol_l.constprop.0+0xd8>
 800f9f4:	2322      	movs	r3, #34	; 0x22
 800f9f6:	6003      	str	r3, [r0, #0]
 800f9f8:	4646      	mov	r6, r8
 800f9fa:	b942      	cbnz	r2, 800fa0e <_strtol_l.constprop.0+0xe6>
 800f9fc:	4630      	mov	r0, r6
 800f9fe:	e79e      	b.n	800f93e <_strtol_l.constprop.0+0x16>
 800fa00:	b107      	cbz	r7, 800fa04 <_strtol_l.constprop.0+0xdc>
 800fa02:	4276      	negs	r6, r6
 800fa04:	2a00      	cmp	r2, #0
 800fa06:	d0f9      	beq.n	800f9fc <_strtol_l.constprop.0+0xd4>
 800fa08:	f1bc 0f00 	cmp.w	ip, #0
 800fa0c:	d000      	beq.n	800fa10 <_strtol_l.constprop.0+0xe8>
 800fa0e:	1e69      	subs	r1, r5, #1
 800fa10:	6011      	str	r1, [r2, #0]
 800fa12:	e7f3      	b.n	800f9fc <_strtol_l.constprop.0+0xd4>
 800fa14:	2430      	movs	r4, #48	; 0x30
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	d1b1      	bne.n	800f97e <_strtol_l.constprop.0+0x56>
 800fa1a:	2308      	movs	r3, #8
 800fa1c:	e7af      	b.n	800f97e <_strtol_l.constprop.0+0x56>
 800fa1e:	2c30      	cmp	r4, #48	; 0x30
 800fa20:	d0a5      	beq.n	800f96e <_strtol_l.constprop.0+0x46>
 800fa22:	230a      	movs	r3, #10
 800fa24:	e7ab      	b.n	800f97e <_strtol_l.constprop.0+0x56>
 800fa26:	bf00      	nop
 800fa28:	08012819 	.word	0x08012819

0800fa2c <strtol>:
 800fa2c:	4613      	mov	r3, r2
 800fa2e:	460a      	mov	r2, r1
 800fa30:	4601      	mov	r1, r0
 800fa32:	4802      	ldr	r0, [pc, #8]	; (800fa3c <strtol+0x10>)
 800fa34:	6800      	ldr	r0, [r0, #0]
 800fa36:	f7ff bf77 	b.w	800f928 <_strtol_l.constprop.0>
 800fa3a:	bf00      	nop
 800fa3c:	2000006c 	.word	0x2000006c

0800fa40 <__swbuf_r>:
 800fa40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa42:	460e      	mov	r6, r1
 800fa44:	4614      	mov	r4, r2
 800fa46:	4605      	mov	r5, r0
 800fa48:	b118      	cbz	r0, 800fa52 <__swbuf_r+0x12>
 800fa4a:	6983      	ldr	r3, [r0, #24]
 800fa4c:	b90b      	cbnz	r3, 800fa52 <__swbuf_r+0x12>
 800fa4e:	f7fe ff47 	bl	800e8e0 <__sinit>
 800fa52:	4b21      	ldr	r3, [pc, #132]	; (800fad8 <__swbuf_r+0x98>)
 800fa54:	429c      	cmp	r4, r3
 800fa56:	d12b      	bne.n	800fab0 <__swbuf_r+0x70>
 800fa58:	686c      	ldr	r4, [r5, #4]
 800fa5a:	69a3      	ldr	r3, [r4, #24]
 800fa5c:	60a3      	str	r3, [r4, #8]
 800fa5e:	89a3      	ldrh	r3, [r4, #12]
 800fa60:	071a      	lsls	r2, r3, #28
 800fa62:	d52f      	bpl.n	800fac4 <__swbuf_r+0x84>
 800fa64:	6923      	ldr	r3, [r4, #16]
 800fa66:	b36b      	cbz	r3, 800fac4 <__swbuf_r+0x84>
 800fa68:	6923      	ldr	r3, [r4, #16]
 800fa6a:	6820      	ldr	r0, [r4, #0]
 800fa6c:	1ac0      	subs	r0, r0, r3
 800fa6e:	6963      	ldr	r3, [r4, #20]
 800fa70:	b2f6      	uxtb	r6, r6
 800fa72:	4283      	cmp	r3, r0
 800fa74:	4637      	mov	r7, r6
 800fa76:	dc04      	bgt.n	800fa82 <__swbuf_r+0x42>
 800fa78:	4621      	mov	r1, r4
 800fa7a:	4628      	mov	r0, r5
 800fa7c:	f000 ffc4 	bl	8010a08 <_fflush_r>
 800fa80:	bb30      	cbnz	r0, 800fad0 <__swbuf_r+0x90>
 800fa82:	68a3      	ldr	r3, [r4, #8]
 800fa84:	3b01      	subs	r3, #1
 800fa86:	60a3      	str	r3, [r4, #8]
 800fa88:	6823      	ldr	r3, [r4, #0]
 800fa8a:	1c5a      	adds	r2, r3, #1
 800fa8c:	6022      	str	r2, [r4, #0]
 800fa8e:	701e      	strb	r6, [r3, #0]
 800fa90:	6963      	ldr	r3, [r4, #20]
 800fa92:	3001      	adds	r0, #1
 800fa94:	4283      	cmp	r3, r0
 800fa96:	d004      	beq.n	800faa2 <__swbuf_r+0x62>
 800fa98:	89a3      	ldrh	r3, [r4, #12]
 800fa9a:	07db      	lsls	r3, r3, #31
 800fa9c:	d506      	bpl.n	800faac <__swbuf_r+0x6c>
 800fa9e:	2e0a      	cmp	r6, #10
 800faa0:	d104      	bne.n	800faac <__swbuf_r+0x6c>
 800faa2:	4621      	mov	r1, r4
 800faa4:	4628      	mov	r0, r5
 800faa6:	f000 ffaf 	bl	8010a08 <_fflush_r>
 800faaa:	b988      	cbnz	r0, 800fad0 <__swbuf_r+0x90>
 800faac:	4638      	mov	r0, r7
 800faae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fab0:	4b0a      	ldr	r3, [pc, #40]	; (800fadc <__swbuf_r+0x9c>)
 800fab2:	429c      	cmp	r4, r3
 800fab4:	d101      	bne.n	800faba <__swbuf_r+0x7a>
 800fab6:	68ac      	ldr	r4, [r5, #8]
 800fab8:	e7cf      	b.n	800fa5a <__swbuf_r+0x1a>
 800faba:	4b09      	ldr	r3, [pc, #36]	; (800fae0 <__swbuf_r+0xa0>)
 800fabc:	429c      	cmp	r4, r3
 800fabe:	bf08      	it	eq
 800fac0:	68ec      	ldreq	r4, [r5, #12]
 800fac2:	e7ca      	b.n	800fa5a <__swbuf_r+0x1a>
 800fac4:	4621      	mov	r1, r4
 800fac6:	4628      	mov	r0, r5
 800fac8:	f000 f81e 	bl	800fb08 <__swsetup_r>
 800facc:	2800      	cmp	r0, #0
 800face:	d0cb      	beq.n	800fa68 <__swbuf_r+0x28>
 800fad0:	f04f 37ff 	mov.w	r7, #4294967295
 800fad4:	e7ea      	b.n	800faac <__swbuf_r+0x6c>
 800fad6:	bf00      	nop
 800fad8:	080127a0 	.word	0x080127a0
 800fadc:	080127c0 	.word	0x080127c0
 800fae0:	08012780 	.word	0x08012780

0800fae4 <_write_r>:
 800fae4:	b538      	push	{r3, r4, r5, lr}
 800fae6:	4d07      	ldr	r5, [pc, #28]	; (800fb04 <_write_r+0x20>)
 800fae8:	4604      	mov	r4, r0
 800faea:	4608      	mov	r0, r1
 800faec:	4611      	mov	r1, r2
 800faee:	2200      	movs	r2, #0
 800faf0:	602a      	str	r2, [r5, #0]
 800faf2:	461a      	mov	r2, r3
 800faf4:	f7f4 fe23 	bl	800473e <_write>
 800faf8:	1c43      	adds	r3, r0, #1
 800fafa:	d102      	bne.n	800fb02 <_write_r+0x1e>
 800fafc:	682b      	ldr	r3, [r5, #0]
 800fafe:	b103      	cbz	r3, 800fb02 <_write_r+0x1e>
 800fb00:	6023      	str	r3, [r4, #0]
 800fb02:	bd38      	pop	{r3, r4, r5, pc}
 800fb04:	20005ab8 	.word	0x20005ab8

0800fb08 <__swsetup_r>:
 800fb08:	4b32      	ldr	r3, [pc, #200]	; (800fbd4 <__swsetup_r+0xcc>)
 800fb0a:	b570      	push	{r4, r5, r6, lr}
 800fb0c:	681d      	ldr	r5, [r3, #0]
 800fb0e:	4606      	mov	r6, r0
 800fb10:	460c      	mov	r4, r1
 800fb12:	b125      	cbz	r5, 800fb1e <__swsetup_r+0x16>
 800fb14:	69ab      	ldr	r3, [r5, #24]
 800fb16:	b913      	cbnz	r3, 800fb1e <__swsetup_r+0x16>
 800fb18:	4628      	mov	r0, r5
 800fb1a:	f7fe fee1 	bl	800e8e0 <__sinit>
 800fb1e:	4b2e      	ldr	r3, [pc, #184]	; (800fbd8 <__swsetup_r+0xd0>)
 800fb20:	429c      	cmp	r4, r3
 800fb22:	d10f      	bne.n	800fb44 <__swsetup_r+0x3c>
 800fb24:	686c      	ldr	r4, [r5, #4]
 800fb26:	89a3      	ldrh	r3, [r4, #12]
 800fb28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fb2c:	0719      	lsls	r1, r3, #28
 800fb2e:	d42c      	bmi.n	800fb8a <__swsetup_r+0x82>
 800fb30:	06dd      	lsls	r5, r3, #27
 800fb32:	d411      	bmi.n	800fb58 <__swsetup_r+0x50>
 800fb34:	2309      	movs	r3, #9
 800fb36:	6033      	str	r3, [r6, #0]
 800fb38:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800fb3c:	81a3      	strh	r3, [r4, #12]
 800fb3e:	f04f 30ff 	mov.w	r0, #4294967295
 800fb42:	e03e      	b.n	800fbc2 <__swsetup_r+0xba>
 800fb44:	4b25      	ldr	r3, [pc, #148]	; (800fbdc <__swsetup_r+0xd4>)
 800fb46:	429c      	cmp	r4, r3
 800fb48:	d101      	bne.n	800fb4e <__swsetup_r+0x46>
 800fb4a:	68ac      	ldr	r4, [r5, #8]
 800fb4c:	e7eb      	b.n	800fb26 <__swsetup_r+0x1e>
 800fb4e:	4b24      	ldr	r3, [pc, #144]	; (800fbe0 <__swsetup_r+0xd8>)
 800fb50:	429c      	cmp	r4, r3
 800fb52:	bf08      	it	eq
 800fb54:	68ec      	ldreq	r4, [r5, #12]
 800fb56:	e7e6      	b.n	800fb26 <__swsetup_r+0x1e>
 800fb58:	0758      	lsls	r0, r3, #29
 800fb5a:	d512      	bpl.n	800fb82 <__swsetup_r+0x7a>
 800fb5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fb5e:	b141      	cbz	r1, 800fb72 <__swsetup_r+0x6a>
 800fb60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fb64:	4299      	cmp	r1, r3
 800fb66:	d002      	beq.n	800fb6e <__swsetup_r+0x66>
 800fb68:	4630      	mov	r0, r6
 800fb6a:	f7fe ff99 	bl	800eaa0 <_free_r>
 800fb6e:	2300      	movs	r3, #0
 800fb70:	6363      	str	r3, [r4, #52]	; 0x34
 800fb72:	89a3      	ldrh	r3, [r4, #12]
 800fb74:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fb78:	81a3      	strh	r3, [r4, #12]
 800fb7a:	2300      	movs	r3, #0
 800fb7c:	6063      	str	r3, [r4, #4]
 800fb7e:	6923      	ldr	r3, [r4, #16]
 800fb80:	6023      	str	r3, [r4, #0]
 800fb82:	89a3      	ldrh	r3, [r4, #12]
 800fb84:	f043 0308 	orr.w	r3, r3, #8
 800fb88:	81a3      	strh	r3, [r4, #12]
 800fb8a:	6923      	ldr	r3, [r4, #16]
 800fb8c:	b94b      	cbnz	r3, 800fba2 <__swsetup_r+0x9a>
 800fb8e:	89a3      	ldrh	r3, [r4, #12]
 800fb90:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fb94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fb98:	d003      	beq.n	800fba2 <__swsetup_r+0x9a>
 800fb9a:	4621      	mov	r1, r4
 800fb9c:	4630      	mov	r0, r6
 800fb9e:	f000 ffab 	bl	8010af8 <__smakebuf_r>
 800fba2:	89a0      	ldrh	r0, [r4, #12]
 800fba4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fba8:	f010 0301 	ands.w	r3, r0, #1
 800fbac:	d00a      	beq.n	800fbc4 <__swsetup_r+0xbc>
 800fbae:	2300      	movs	r3, #0
 800fbb0:	60a3      	str	r3, [r4, #8]
 800fbb2:	6963      	ldr	r3, [r4, #20]
 800fbb4:	425b      	negs	r3, r3
 800fbb6:	61a3      	str	r3, [r4, #24]
 800fbb8:	6923      	ldr	r3, [r4, #16]
 800fbba:	b943      	cbnz	r3, 800fbce <__swsetup_r+0xc6>
 800fbbc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fbc0:	d1ba      	bne.n	800fb38 <__swsetup_r+0x30>
 800fbc2:	bd70      	pop	{r4, r5, r6, pc}
 800fbc4:	0781      	lsls	r1, r0, #30
 800fbc6:	bf58      	it	pl
 800fbc8:	6963      	ldrpl	r3, [r4, #20]
 800fbca:	60a3      	str	r3, [r4, #8]
 800fbcc:	e7f4      	b.n	800fbb8 <__swsetup_r+0xb0>
 800fbce:	2000      	movs	r0, #0
 800fbd0:	e7f7      	b.n	800fbc2 <__swsetup_r+0xba>
 800fbd2:	bf00      	nop
 800fbd4:	2000006c 	.word	0x2000006c
 800fbd8:	080127a0 	.word	0x080127a0
 800fbdc:	080127c0 	.word	0x080127c0
 800fbe0:	08012780 	.word	0x08012780

0800fbe4 <_close_r>:
 800fbe4:	b538      	push	{r3, r4, r5, lr}
 800fbe6:	4d06      	ldr	r5, [pc, #24]	; (800fc00 <_close_r+0x1c>)
 800fbe8:	2300      	movs	r3, #0
 800fbea:	4604      	mov	r4, r0
 800fbec:	4608      	mov	r0, r1
 800fbee:	602b      	str	r3, [r5, #0]
 800fbf0:	f7f4 fdc1 	bl	8004776 <_close>
 800fbf4:	1c43      	adds	r3, r0, #1
 800fbf6:	d102      	bne.n	800fbfe <_close_r+0x1a>
 800fbf8:	682b      	ldr	r3, [r5, #0]
 800fbfa:	b103      	cbz	r3, 800fbfe <_close_r+0x1a>
 800fbfc:	6023      	str	r3, [r4, #0]
 800fbfe:	bd38      	pop	{r3, r4, r5, pc}
 800fc00:	20005ab8 	.word	0x20005ab8

0800fc04 <quorem>:
 800fc04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc08:	6903      	ldr	r3, [r0, #16]
 800fc0a:	690c      	ldr	r4, [r1, #16]
 800fc0c:	42a3      	cmp	r3, r4
 800fc0e:	4607      	mov	r7, r0
 800fc10:	f2c0 8081 	blt.w	800fd16 <quorem+0x112>
 800fc14:	3c01      	subs	r4, #1
 800fc16:	f101 0814 	add.w	r8, r1, #20
 800fc1a:	f100 0514 	add.w	r5, r0, #20
 800fc1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fc22:	9301      	str	r3, [sp, #4]
 800fc24:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fc28:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fc2c:	3301      	adds	r3, #1
 800fc2e:	429a      	cmp	r2, r3
 800fc30:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800fc34:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fc38:	fbb2 f6f3 	udiv	r6, r2, r3
 800fc3c:	d331      	bcc.n	800fca2 <quorem+0x9e>
 800fc3e:	f04f 0e00 	mov.w	lr, #0
 800fc42:	4640      	mov	r0, r8
 800fc44:	46ac      	mov	ip, r5
 800fc46:	46f2      	mov	sl, lr
 800fc48:	f850 2b04 	ldr.w	r2, [r0], #4
 800fc4c:	b293      	uxth	r3, r2
 800fc4e:	fb06 e303 	mla	r3, r6, r3, lr
 800fc52:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800fc56:	b29b      	uxth	r3, r3
 800fc58:	ebaa 0303 	sub.w	r3, sl, r3
 800fc5c:	f8dc a000 	ldr.w	sl, [ip]
 800fc60:	0c12      	lsrs	r2, r2, #16
 800fc62:	fa13 f38a 	uxtah	r3, r3, sl
 800fc66:	fb06 e202 	mla	r2, r6, r2, lr
 800fc6a:	9300      	str	r3, [sp, #0]
 800fc6c:	9b00      	ldr	r3, [sp, #0]
 800fc6e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800fc72:	b292      	uxth	r2, r2
 800fc74:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800fc78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fc7c:	f8bd 3000 	ldrh.w	r3, [sp]
 800fc80:	4581      	cmp	r9, r0
 800fc82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fc86:	f84c 3b04 	str.w	r3, [ip], #4
 800fc8a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800fc8e:	d2db      	bcs.n	800fc48 <quorem+0x44>
 800fc90:	f855 300b 	ldr.w	r3, [r5, fp]
 800fc94:	b92b      	cbnz	r3, 800fca2 <quorem+0x9e>
 800fc96:	9b01      	ldr	r3, [sp, #4]
 800fc98:	3b04      	subs	r3, #4
 800fc9a:	429d      	cmp	r5, r3
 800fc9c:	461a      	mov	r2, r3
 800fc9e:	d32e      	bcc.n	800fcfe <quorem+0xfa>
 800fca0:	613c      	str	r4, [r7, #16]
 800fca2:	4638      	mov	r0, r7
 800fca4:	f001 f9f6 	bl	8011094 <__mcmp>
 800fca8:	2800      	cmp	r0, #0
 800fcaa:	db24      	blt.n	800fcf6 <quorem+0xf2>
 800fcac:	3601      	adds	r6, #1
 800fcae:	4628      	mov	r0, r5
 800fcb0:	f04f 0c00 	mov.w	ip, #0
 800fcb4:	f858 2b04 	ldr.w	r2, [r8], #4
 800fcb8:	f8d0 e000 	ldr.w	lr, [r0]
 800fcbc:	b293      	uxth	r3, r2
 800fcbe:	ebac 0303 	sub.w	r3, ip, r3
 800fcc2:	0c12      	lsrs	r2, r2, #16
 800fcc4:	fa13 f38e 	uxtah	r3, r3, lr
 800fcc8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800fccc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fcd0:	b29b      	uxth	r3, r3
 800fcd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fcd6:	45c1      	cmp	r9, r8
 800fcd8:	f840 3b04 	str.w	r3, [r0], #4
 800fcdc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800fce0:	d2e8      	bcs.n	800fcb4 <quorem+0xb0>
 800fce2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fce6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fcea:	b922      	cbnz	r2, 800fcf6 <quorem+0xf2>
 800fcec:	3b04      	subs	r3, #4
 800fcee:	429d      	cmp	r5, r3
 800fcf0:	461a      	mov	r2, r3
 800fcf2:	d30a      	bcc.n	800fd0a <quorem+0x106>
 800fcf4:	613c      	str	r4, [r7, #16]
 800fcf6:	4630      	mov	r0, r6
 800fcf8:	b003      	add	sp, #12
 800fcfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcfe:	6812      	ldr	r2, [r2, #0]
 800fd00:	3b04      	subs	r3, #4
 800fd02:	2a00      	cmp	r2, #0
 800fd04:	d1cc      	bne.n	800fca0 <quorem+0x9c>
 800fd06:	3c01      	subs	r4, #1
 800fd08:	e7c7      	b.n	800fc9a <quorem+0x96>
 800fd0a:	6812      	ldr	r2, [r2, #0]
 800fd0c:	3b04      	subs	r3, #4
 800fd0e:	2a00      	cmp	r2, #0
 800fd10:	d1f0      	bne.n	800fcf4 <quorem+0xf0>
 800fd12:	3c01      	subs	r4, #1
 800fd14:	e7eb      	b.n	800fcee <quorem+0xea>
 800fd16:	2000      	movs	r0, #0
 800fd18:	e7ee      	b.n	800fcf8 <quorem+0xf4>
 800fd1a:	0000      	movs	r0, r0
 800fd1c:	0000      	movs	r0, r0
	...

0800fd20 <_dtoa_r>:
 800fd20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd24:	ed2d 8b04 	vpush	{d8-d9}
 800fd28:	ec57 6b10 	vmov	r6, r7, d0
 800fd2c:	b093      	sub	sp, #76	; 0x4c
 800fd2e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fd30:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800fd34:	9106      	str	r1, [sp, #24]
 800fd36:	ee10 aa10 	vmov	sl, s0
 800fd3a:	4604      	mov	r4, r0
 800fd3c:	9209      	str	r2, [sp, #36]	; 0x24
 800fd3e:	930c      	str	r3, [sp, #48]	; 0x30
 800fd40:	46bb      	mov	fp, r7
 800fd42:	b975      	cbnz	r5, 800fd62 <_dtoa_r+0x42>
 800fd44:	2010      	movs	r0, #16
 800fd46:	f7fe fe8d 	bl	800ea64 <malloc>
 800fd4a:	4602      	mov	r2, r0
 800fd4c:	6260      	str	r0, [r4, #36]	; 0x24
 800fd4e:	b920      	cbnz	r0, 800fd5a <_dtoa_r+0x3a>
 800fd50:	4ba7      	ldr	r3, [pc, #668]	; (800fff0 <_dtoa_r+0x2d0>)
 800fd52:	21ea      	movs	r1, #234	; 0xea
 800fd54:	48a7      	ldr	r0, [pc, #668]	; (800fff4 <_dtoa_r+0x2d4>)
 800fd56:	f001 fdc5 	bl	80118e4 <__assert_func>
 800fd5a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fd5e:	6005      	str	r5, [r0, #0]
 800fd60:	60c5      	str	r5, [r0, #12]
 800fd62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fd64:	6819      	ldr	r1, [r3, #0]
 800fd66:	b151      	cbz	r1, 800fd7e <_dtoa_r+0x5e>
 800fd68:	685a      	ldr	r2, [r3, #4]
 800fd6a:	604a      	str	r2, [r1, #4]
 800fd6c:	2301      	movs	r3, #1
 800fd6e:	4093      	lsls	r3, r2
 800fd70:	608b      	str	r3, [r1, #8]
 800fd72:	4620      	mov	r0, r4
 800fd74:	f000 ff4c 	bl	8010c10 <_Bfree>
 800fd78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fd7a:	2200      	movs	r2, #0
 800fd7c:	601a      	str	r2, [r3, #0]
 800fd7e:	1e3b      	subs	r3, r7, #0
 800fd80:	bfaa      	itet	ge
 800fd82:	2300      	movge	r3, #0
 800fd84:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800fd88:	f8c8 3000 	strge.w	r3, [r8]
 800fd8c:	4b9a      	ldr	r3, [pc, #616]	; (800fff8 <_dtoa_r+0x2d8>)
 800fd8e:	bfbc      	itt	lt
 800fd90:	2201      	movlt	r2, #1
 800fd92:	f8c8 2000 	strlt.w	r2, [r8]
 800fd96:	ea33 030b 	bics.w	r3, r3, fp
 800fd9a:	d11b      	bne.n	800fdd4 <_dtoa_r+0xb4>
 800fd9c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fd9e:	f242 730f 	movw	r3, #9999	; 0x270f
 800fda2:	6013      	str	r3, [r2, #0]
 800fda4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fda8:	4333      	orrs	r3, r6
 800fdaa:	f000 8592 	beq.w	80108d2 <_dtoa_r+0xbb2>
 800fdae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fdb0:	b963      	cbnz	r3, 800fdcc <_dtoa_r+0xac>
 800fdb2:	4b92      	ldr	r3, [pc, #584]	; (800fffc <_dtoa_r+0x2dc>)
 800fdb4:	e022      	b.n	800fdfc <_dtoa_r+0xdc>
 800fdb6:	4b92      	ldr	r3, [pc, #584]	; (8010000 <_dtoa_r+0x2e0>)
 800fdb8:	9301      	str	r3, [sp, #4]
 800fdba:	3308      	adds	r3, #8
 800fdbc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fdbe:	6013      	str	r3, [r2, #0]
 800fdc0:	9801      	ldr	r0, [sp, #4]
 800fdc2:	b013      	add	sp, #76	; 0x4c
 800fdc4:	ecbd 8b04 	vpop	{d8-d9}
 800fdc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdcc:	4b8b      	ldr	r3, [pc, #556]	; (800fffc <_dtoa_r+0x2dc>)
 800fdce:	9301      	str	r3, [sp, #4]
 800fdd0:	3303      	adds	r3, #3
 800fdd2:	e7f3      	b.n	800fdbc <_dtoa_r+0x9c>
 800fdd4:	2200      	movs	r2, #0
 800fdd6:	2300      	movs	r3, #0
 800fdd8:	4650      	mov	r0, sl
 800fdda:	4659      	mov	r1, fp
 800fddc:	f7f0 fe74 	bl	8000ac8 <__aeabi_dcmpeq>
 800fde0:	ec4b ab19 	vmov	d9, sl, fp
 800fde4:	4680      	mov	r8, r0
 800fde6:	b158      	cbz	r0, 800fe00 <_dtoa_r+0xe0>
 800fde8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fdea:	2301      	movs	r3, #1
 800fdec:	6013      	str	r3, [r2, #0]
 800fdee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	f000 856b 	beq.w	80108cc <_dtoa_r+0xbac>
 800fdf6:	4883      	ldr	r0, [pc, #524]	; (8010004 <_dtoa_r+0x2e4>)
 800fdf8:	6018      	str	r0, [r3, #0]
 800fdfa:	1e43      	subs	r3, r0, #1
 800fdfc:	9301      	str	r3, [sp, #4]
 800fdfe:	e7df      	b.n	800fdc0 <_dtoa_r+0xa0>
 800fe00:	ec4b ab10 	vmov	d0, sl, fp
 800fe04:	aa10      	add	r2, sp, #64	; 0x40
 800fe06:	a911      	add	r1, sp, #68	; 0x44
 800fe08:	4620      	mov	r0, r4
 800fe0a:	f001 f9e9 	bl	80111e0 <__d2b>
 800fe0e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800fe12:	ee08 0a10 	vmov	s16, r0
 800fe16:	2d00      	cmp	r5, #0
 800fe18:	f000 8084 	beq.w	800ff24 <_dtoa_r+0x204>
 800fe1c:	ee19 3a90 	vmov	r3, s19
 800fe20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fe24:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800fe28:	4656      	mov	r6, sl
 800fe2a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800fe2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800fe32:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800fe36:	4b74      	ldr	r3, [pc, #464]	; (8010008 <_dtoa_r+0x2e8>)
 800fe38:	2200      	movs	r2, #0
 800fe3a:	4630      	mov	r0, r6
 800fe3c:	4639      	mov	r1, r7
 800fe3e:	f7f0 fa23 	bl	8000288 <__aeabi_dsub>
 800fe42:	a365      	add	r3, pc, #404	; (adr r3, 800ffd8 <_dtoa_r+0x2b8>)
 800fe44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe48:	f7f0 fbd6 	bl	80005f8 <__aeabi_dmul>
 800fe4c:	a364      	add	r3, pc, #400	; (adr r3, 800ffe0 <_dtoa_r+0x2c0>)
 800fe4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe52:	f7f0 fa1b 	bl	800028c <__adddf3>
 800fe56:	4606      	mov	r6, r0
 800fe58:	4628      	mov	r0, r5
 800fe5a:	460f      	mov	r7, r1
 800fe5c:	f7f0 fb62 	bl	8000524 <__aeabi_i2d>
 800fe60:	a361      	add	r3, pc, #388	; (adr r3, 800ffe8 <_dtoa_r+0x2c8>)
 800fe62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe66:	f7f0 fbc7 	bl	80005f8 <__aeabi_dmul>
 800fe6a:	4602      	mov	r2, r0
 800fe6c:	460b      	mov	r3, r1
 800fe6e:	4630      	mov	r0, r6
 800fe70:	4639      	mov	r1, r7
 800fe72:	f7f0 fa0b 	bl	800028c <__adddf3>
 800fe76:	4606      	mov	r6, r0
 800fe78:	460f      	mov	r7, r1
 800fe7a:	f7f0 fe6d 	bl	8000b58 <__aeabi_d2iz>
 800fe7e:	2200      	movs	r2, #0
 800fe80:	9000      	str	r0, [sp, #0]
 800fe82:	2300      	movs	r3, #0
 800fe84:	4630      	mov	r0, r6
 800fe86:	4639      	mov	r1, r7
 800fe88:	f7f0 fe28 	bl	8000adc <__aeabi_dcmplt>
 800fe8c:	b150      	cbz	r0, 800fea4 <_dtoa_r+0x184>
 800fe8e:	9800      	ldr	r0, [sp, #0]
 800fe90:	f7f0 fb48 	bl	8000524 <__aeabi_i2d>
 800fe94:	4632      	mov	r2, r6
 800fe96:	463b      	mov	r3, r7
 800fe98:	f7f0 fe16 	bl	8000ac8 <__aeabi_dcmpeq>
 800fe9c:	b910      	cbnz	r0, 800fea4 <_dtoa_r+0x184>
 800fe9e:	9b00      	ldr	r3, [sp, #0]
 800fea0:	3b01      	subs	r3, #1
 800fea2:	9300      	str	r3, [sp, #0]
 800fea4:	9b00      	ldr	r3, [sp, #0]
 800fea6:	2b16      	cmp	r3, #22
 800fea8:	d85a      	bhi.n	800ff60 <_dtoa_r+0x240>
 800feaa:	9a00      	ldr	r2, [sp, #0]
 800feac:	4b57      	ldr	r3, [pc, #348]	; (801000c <_dtoa_r+0x2ec>)
 800feae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800feb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800feb6:	ec51 0b19 	vmov	r0, r1, d9
 800feba:	f7f0 fe0f 	bl	8000adc <__aeabi_dcmplt>
 800febe:	2800      	cmp	r0, #0
 800fec0:	d050      	beq.n	800ff64 <_dtoa_r+0x244>
 800fec2:	9b00      	ldr	r3, [sp, #0]
 800fec4:	3b01      	subs	r3, #1
 800fec6:	9300      	str	r3, [sp, #0]
 800fec8:	2300      	movs	r3, #0
 800feca:	930b      	str	r3, [sp, #44]	; 0x2c
 800fecc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fece:	1b5d      	subs	r5, r3, r5
 800fed0:	1e6b      	subs	r3, r5, #1
 800fed2:	9305      	str	r3, [sp, #20]
 800fed4:	bf45      	ittet	mi
 800fed6:	f1c5 0301 	rsbmi	r3, r5, #1
 800feda:	9304      	strmi	r3, [sp, #16]
 800fedc:	2300      	movpl	r3, #0
 800fede:	2300      	movmi	r3, #0
 800fee0:	bf4c      	ite	mi
 800fee2:	9305      	strmi	r3, [sp, #20]
 800fee4:	9304      	strpl	r3, [sp, #16]
 800fee6:	9b00      	ldr	r3, [sp, #0]
 800fee8:	2b00      	cmp	r3, #0
 800feea:	db3d      	blt.n	800ff68 <_dtoa_r+0x248>
 800feec:	9b05      	ldr	r3, [sp, #20]
 800feee:	9a00      	ldr	r2, [sp, #0]
 800fef0:	920a      	str	r2, [sp, #40]	; 0x28
 800fef2:	4413      	add	r3, r2
 800fef4:	9305      	str	r3, [sp, #20]
 800fef6:	2300      	movs	r3, #0
 800fef8:	9307      	str	r3, [sp, #28]
 800fefa:	9b06      	ldr	r3, [sp, #24]
 800fefc:	2b09      	cmp	r3, #9
 800fefe:	f200 8089 	bhi.w	8010014 <_dtoa_r+0x2f4>
 800ff02:	2b05      	cmp	r3, #5
 800ff04:	bfc4      	itt	gt
 800ff06:	3b04      	subgt	r3, #4
 800ff08:	9306      	strgt	r3, [sp, #24]
 800ff0a:	9b06      	ldr	r3, [sp, #24]
 800ff0c:	f1a3 0302 	sub.w	r3, r3, #2
 800ff10:	bfcc      	ite	gt
 800ff12:	2500      	movgt	r5, #0
 800ff14:	2501      	movle	r5, #1
 800ff16:	2b03      	cmp	r3, #3
 800ff18:	f200 8087 	bhi.w	801002a <_dtoa_r+0x30a>
 800ff1c:	e8df f003 	tbb	[pc, r3]
 800ff20:	59383a2d 	.word	0x59383a2d
 800ff24:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ff28:	441d      	add	r5, r3
 800ff2a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ff2e:	2b20      	cmp	r3, #32
 800ff30:	bfc1      	itttt	gt
 800ff32:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ff36:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ff3a:	fa0b f303 	lslgt.w	r3, fp, r3
 800ff3e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ff42:	bfda      	itte	le
 800ff44:	f1c3 0320 	rsble	r3, r3, #32
 800ff48:	fa06 f003 	lslle.w	r0, r6, r3
 800ff4c:	4318      	orrgt	r0, r3
 800ff4e:	f7f0 fad9 	bl	8000504 <__aeabi_ui2d>
 800ff52:	2301      	movs	r3, #1
 800ff54:	4606      	mov	r6, r0
 800ff56:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ff5a:	3d01      	subs	r5, #1
 800ff5c:	930e      	str	r3, [sp, #56]	; 0x38
 800ff5e:	e76a      	b.n	800fe36 <_dtoa_r+0x116>
 800ff60:	2301      	movs	r3, #1
 800ff62:	e7b2      	b.n	800feca <_dtoa_r+0x1aa>
 800ff64:	900b      	str	r0, [sp, #44]	; 0x2c
 800ff66:	e7b1      	b.n	800fecc <_dtoa_r+0x1ac>
 800ff68:	9b04      	ldr	r3, [sp, #16]
 800ff6a:	9a00      	ldr	r2, [sp, #0]
 800ff6c:	1a9b      	subs	r3, r3, r2
 800ff6e:	9304      	str	r3, [sp, #16]
 800ff70:	4253      	negs	r3, r2
 800ff72:	9307      	str	r3, [sp, #28]
 800ff74:	2300      	movs	r3, #0
 800ff76:	930a      	str	r3, [sp, #40]	; 0x28
 800ff78:	e7bf      	b.n	800fefa <_dtoa_r+0x1da>
 800ff7a:	2300      	movs	r3, #0
 800ff7c:	9308      	str	r3, [sp, #32]
 800ff7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	dc55      	bgt.n	8010030 <_dtoa_r+0x310>
 800ff84:	2301      	movs	r3, #1
 800ff86:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ff8a:	461a      	mov	r2, r3
 800ff8c:	9209      	str	r2, [sp, #36]	; 0x24
 800ff8e:	e00c      	b.n	800ffaa <_dtoa_r+0x28a>
 800ff90:	2301      	movs	r3, #1
 800ff92:	e7f3      	b.n	800ff7c <_dtoa_r+0x25c>
 800ff94:	2300      	movs	r3, #0
 800ff96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ff98:	9308      	str	r3, [sp, #32]
 800ff9a:	9b00      	ldr	r3, [sp, #0]
 800ff9c:	4413      	add	r3, r2
 800ff9e:	9302      	str	r3, [sp, #8]
 800ffa0:	3301      	adds	r3, #1
 800ffa2:	2b01      	cmp	r3, #1
 800ffa4:	9303      	str	r3, [sp, #12]
 800ffa6:	bfb8      	it	lt
 800ffa8:	2301      	movlt	r3, #1
 800ffaa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ffac:	2200      	movs	r2, #0
 800ffae:	6042      	str	r2, [r0, #4]
 800ffb0:	2204      	movs	r2, #4
 800ffb2:	f102 0614 	add.w	r6, r2, #20
 800ffb6:	429e      	cmp	r6, r3
 800ffb8:	6841      	ldr	r1, [r0, #4]
 800ffba:	d93d      	bls.n	8010038 <_dtoa_r+0x318>
 800ffbc:	4620      	mov	r0, r4
 800ffbe:	f000 fde7 	bl	8010b90 <_Balloc>
 800ffc2:	9001      	str	r0, [sp, #4]
 800ffc4:	2800      	cmp	r0, #0
 800ffc6:	d13b      	bne.n	8010040 <_dtoa_r+0x320>
 800ffc8:	4b11      	ldr	r3, [pc, #68]	; (8010010 <_dtoa_r+0x2f0>)
 800ffca:	4602      	mov	r2, r0
 800ffcc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ffd0:	e6c0      	b.n	800fd54 <_dtoa_r+0x34>
 800ffd2:	2301      	movs	r3, #1
 800ffd4:	e7df      	b.n	800ff96 <_dtoa_r+0x276>
 800ffd6:	bf00      	nop
 800ffd8:	636f4361 	.word	0x636f4361
 800ffdc:	3fd287a7 	.word	0x3fd287a7
 800ffe0:	8b60c8b3 	.word	0x8b60c8b3
 800ffe4:	3fc68a28 	.word	0x3fc68a28
 800ffe8:	509f79fb 	.word	0x509f79fb
 800ffec:	3fd34413 	.word	0x3fd34413
 800fff0:	08012926 	.word	0x08012926
 800fff4:	0801293d 	.word	0x0801293d
 800fff8:	7ff00000 	.word	0x7ff00000
 800fffc:	08012922 	.word	0x08012922
 8010000:	08012919 	.word	0x08012919
 8010004:	080127f5 	.word	0x080127f5
 8010008:	3ff80000 	.word	0x3ff80000
 801000c:	08012a30 	.word	0x08012a30
 8010010:	08012998 	.word	0x08012998
 8010014:	2501      	movs	r5, #1
 8010016:	2300      	movs	r3, #0
 8010018:	9306      	str	r3, [sp, #24]
 801001a:	9508      	str	r5, [sp, #32]
 801001c:	f04f 33ff 	mov.w	r3, #4294967295
 8010020:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010024:	2200      	movs	r2, #0
 8010026:	2312      	movs	r3, #18
 8010028:	e7b0      	b.n	800ff8c <_dtoa_r+0x26c>
 801002a:	2301      	movs	r3, #1
 801002c:	9308      	str	r3, [sp, #32]
 801002e:	e7f5      	b.n	801001c <_dtoa_r+0x2fc>
 8010030:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010032:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010036:	e7b8      	b.n	800ffaa <_dtoa_r+0x28a>
 8010038:	3101      	adds	r1, #1
 801003a:	6041      	str	r1, [r0, #4]
 801003c:	0052      	lsls	r2, r2, #1
 801003e:	e7b8      	b.n	800ffb2 <_dtoa_r+0x292>
 8010040:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010042:	9a01      	ldr	r2, [sp, #4]
 8010044:	601a      	str	r2, [r3, #0]
 8010046:	9b03      	ldr	r3, [sp, #12]
 8010048:	2b0e      	cmp	r3, #14
 801004a:	f200 809d 	bhi.w	8010188 <_dtoa_r+0x468>
 801004e:	2d00      	cmp	r5, #0
 8010050:	f000 809a 	beq.w	8010188 <_dtoa_r+0x468>
 8010054:	9b00      	ldr	r3, [sp, #0]
 8010056:	2b00      	cmp	r3, #0
 8010058:	dd32      	ble.n	80100c0 <_dtoa_r+0x3a0>
 801005a:	4ab7      	ldr	r2, [pc, #732]	; (8010338 <_dtoa_r+0x618>)
 801005c:	f003 030f 	and.w	r3, r3, #15
 8010060:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010064:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010068:	9b00      	ldr	r3, [sp, #0]
 801006a:	05d8      	lsls	r0, r3, #23
 801006c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8010070:	d516      	bpl.n	80100a0 <_dtoa_r+0x380>
 8010072:	4bb2      	ldr	r3, [pc, #712]	; (801033c <_dtoa_r+0x61c>)
 8010074:	ec51 0b19 	vmov	r0, r1, d9
 8010078:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801007c:	f7f0 fbe6 	bl	800084c <__aeabi_ddiv>
 8010080:	f007 070f 	and.w	r7, r7, #15
 8010084:	4682      	mov	sl, r0
 8010086:	468b      	mov	fp, r1
 8010088:	2503      	movs	r5, #3
 801008a:	4eac      	ldr	r6, [pc, #688]	; (801033c <_dtoa_r+0x61c>)
 801008c:	b957      	cbnz	r7, 80100a4 <_dtoa_r+0x384>
 801008e:	4642      	mov	r2, r8
 8010090:	464b      	mov	r3, r9
 8010092:	4650      	mov	r0, sl
 8010094:	4659      	mov	r1, fp
 8010096:	f7f0 fbd9 	bl	800084c <__aeabi_ddiv>
 801009a:	4682      	mov	sl, r0
 801009c:	468b      	mov	fp, r1
 801009e:	e028      	b.n	80100f2 <_dtoa_r+0x3d2>
 80100a0:	2502      	movs	r5, #2
 80100a2:	e7f2      	b.n	801008a <_dtoa_r+0x36a>
 80100a4:	07f9      	lsls	r1, r7, #31
 80100a6:	d508      	bpl.n	80100ba <_dtoa_r+0x39a>
 80100a8:	4640      	mov	r0, r8
 80100aa:	4649      	mov	r1, r9
 80100ac:	e9d6 2300 	ldrd	r2, r3, [r6]
 80100b0:	f7f0 faa2 	bl	80005f8 <__aeabi_dmul>
 80100b4:	3501      	adds	r5, #1
 80100b6:	4680      	mov	r8, r0
 80100b8:	4689      	mov	r9, r1
 80100ba:	107f      	asrs	r7, r7, #1
 80100bc:	3608      	adds	r6, #8
 80100be:	e7e5      	b.n	801008c <_dtoa_r+0x36c>
 80100c0:	f000 809b 	beq.w	80101fa <_dtoa_r+0x4da>
 80100c4:	9b00      	ldr	r3, [sp, #0]
 80100c6:	4f9d      	ldr	r7, [pc, #628]	; (801033c <_dtoa_r+0x61c>)
 80100c8:	425e      	negs	r6, r3
 80100ca:	4b9b      	ldr	r3, [pc, #620]	; (8010338 <_dtoa_r+0x618>)
 80100cc:	f006 020f 	and.w	r2, r6, #15
 80100d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80100d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100d8:	ec51 0b19 	vmov	r0, r1, d9
 80100dc:	f7f0 fa8c 	bl	80005f8 <__aeabi_dmul>
 80100e0:	1136      	asrs	r6, r6, #4
 80100e2:	4682      	mov	sl, r0
 80100e4:	468b      	mov	fp, r1
 80100e6:	2300      	movs	r3, #0
 80100e8:	2502      	movs	r5, #2
 80100ea:	2e00      	cmp	r6, #0
 80100ec:	d17a      	bne.n	80101e4 <_dtoa_r+0x4c4>
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d1d3      	bne.n	801009a <_dtoa_r+0x37a>
 80100f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	f000 8082 	beq.w	80101fe <_dtoa_r+0x4de>
 80100fa:	4b91      	ldr	r3, [pc, #580]	; (8010340 <_dtoa_r+0x620>)
 80100fc:	2200      	movs	r2, #0
 80100fe:	4650      	mov	r0, sl
 8010100:	4659      	mov	r1, fp
 8010102:	f7f0 fceb 	bl	8000adc <__aeabi_dcmplt>
 8010106:	2800      	cmp	r0, #0
 8010108:	d079      	beq.n	80101fe <_dtoa_r+0x4de>
 801010a:	9b03      	ldr	r3, [sp, #12]
 801010c:	2b00      	cmp	r3, #0
 801010e:	d076      	beq.n	80101fe <_dtoa_r+0x4de>
 8010110:	9b02      	ldr	r3, [sp, #8]
 8010112:	2b00      	cmp	r3, #0
 8010114:	dd36      	ble.n	8010184 <_dtoa_r+0x464>
 8010116:	9b00      	ldr	r3, [sp, #0]
 8010118:	4650      	mov	r0, sl
 801011a:	4659      	mov	r1, fp
 801011c:	1e5f      	subs	r7, r3, #1
 801011e:	2200      	movs	r2, #0
 8010120:	4b88      	ldr	r3, [pc, #544]	; (8010344 <_dtoa_r+0x624>)
 8010122:	f7f0 fa69 	bl	80005f8 <__aeabi_dmul>
 8010126:	9e02      	ldr	r6, [sp, #8]
 8010128:	4682      	mov	sl, r0
 801012a:	468b      	mov	fp, r1
 801012c:	3501      	adds	r5, #1
 801012e:	4628      	mov	r0, r5
 8010130:	f7f0 f9f8 	bl	8000524 <__aeabi_i2d>
 8010134:	4652      	mov	r2, sl
 8010136:	465b      	mov	r3, fp
 8010138:	f7f0 fa5e 	bl	80005f8 <__aeabi_dmul>
 801013c:	4b82      	ldr	r3, [pc, #520]	; (8010348 <_dtoa_r+0x628>)
 801013e:	2200      	movs	r2, #0
 8010140:	f7f0 f8a4 	bl	800028c <__adddf3>
 8010144:	46d0      	mov	r8, sl
 8010146:	46d9      	mov	r9, fp
 8010148:	4682      	mov	sl, r0
 801014a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 801014e:	2e00      	cmp	r6, #0
 8010150:	d158      	bne.n	8010204 <_dtoa_r+0x4e4>
 8010152:	4b7e      	ldr	r3, [pc, #504]	; (801034c <_dtoa_r+0x62c>)
 8010154:	2200      	movs	r2, #0
 8010156:	4640      	mov	r0, r8
 8010158:	4649      	mov	r1, r9
 801015a:	f7f0 f895 	bl	8000288 <__aeabi_dsub>
 801015e:	4652      	mov	r2, sl
 8010160:	465b      	mov	r3, fp
 8010162:	4680      	mov	r8, r0
 8010164:	4689      	mov	r9, r1
 8010166:	f7f0 fcd7 	bl	8000b18 <__aeabi_dcmpgt>
 801016a:	2800      	cmp	r0, #0
 801016c:	f040 8295 	bne.w	801069a <_dtoa_r+0x97a>
 8010170:	4652      	mov	r2, sl
 8010172:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010176:	4640      	mov	r0, r8
 8010178:	4649      	mov	r1, r9
 801017a:	f7f0 fcaf 	bl	8000adc <__aeabi_dcmplt>
 801017e:	2800      	cmp	r0, #0
 8010180:	f040 8289 	bne.w	8010696 <_dtoa_r+0x976>
 8010184:	ec5b ab19 	vmov	sl, fp, d9
 8010188:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801018a:	2b00      	cmp	r3, #0
 801018c:	f2c0 8148 	blt.w	8010420 <_dtoa_r+0x700>
 8010190:	9a00      	ldr	r2, [sp, #0]
 8010192:	2a0e      	cmp	r2, #14
 8010194:	f300 8144 	bgt.w	8010420 <_dtoa_r+0x700>
 8010198:	4b67      	ldr	r3, [pc, #412]	; (8010338 <_dtoa_r+0x618>)
 801019a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801019e:	e9d3 8900 	ldrd	r8, r9, [r3]
 80101a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	f280 80d5 	bge.w	8010354 <_dtoa_r+0x634>
 80101aa:	9b03      	ldr	r3, [sp, #12]
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	f300 80d1 	bgt.w	8010354 <_dtoa_r+0x634>
 80101b2:	f040 826f 	bne.w	8010694 <_dtoa_r+0x974>
 80101b6:	4b65      	ldr	r3, [pc, #404]	; (801034c <_dtoa_r+0x62c>)
 80101b8:	2200      	movs	r2, #0
 80101ba:	4640      	mov	r0, r8
 80101bc:	4649      	mov	r1, r9
 80101be:	f7f0 fa1b 	bl	80005f8 <__aeabi_dmul>
 80101c2:	4652      	mov	r2, sl
 80101c4:	465b      	mov	r3, fp
 80101c6:	f7f0 fc9d 	bl	8000b04 <__aeabi_dcmpge>
 80101ca:	9e03      	ldr	r6, [sp, #12]
 80101cc:	4637      	mov	r7, r6
 80101ce:	2800      	cmp	r0, #0
 80101d0:	f040 8245 	bne.w	801065e <_dtoa_r+0x93e>
 80101d4:	9d01      	ldr	r5, [sp, #4]
 80101d6:	2331      	movs	r3, #49	; 0x31
 80101d8:	f805 3b01 	strb.w	r3, [r5], #1
 80101dc:	9b00      	ldr	r3, [sp, #0]
 80101de:	3301      	adds	r3, #1
 80101e0:	9300      	str	r3, [sp, #0]
 80101e2:	e240      	b.n	8010666 <_dtoa_r+0x946>
 80101e4:	07f2      	lsls	r2, r6, #31
 80101e6:	d505      	bpl.n	80101f4 <_dtoa_r+0x4d4>
 80101e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80101ec:	f7f0 fa04 	bl	80005f8 <__aeabi_dmul>
 80101f0:	3501      	adds	r5, #1
 80101f2:	2301      	movs	r3, #1
 80101f4:	1076      	asrs	r6, r6, #1
 80101f6:	3708      	adds	r7, #8
 80101f8:	e777      	b.n	80100ea <_dtoa_r+0x3ca>
 80101fa:	2502      	movs	r5, #2
 80101fc:	e779      	b.n	80100f2 <_dtoa_r+0x3d2>
 80101fe:	9f00      	ldr	r7, [sp, #0]
 8010200:	9e03      	ldr	r6, [sp, #12]
 8010202:	e794      	b.n	801012e <_dtoa_r+0x40e>
 8010204:	9901      	ldr	r1, [sp, #4]
 8010206:	4b4c      	ldr	r3, [pc, #304]	; (8010338 <_dtoa_r+0x618>)
 8010208:	4431      	add	r1, r6
 801020a:	910d      	str	r1, [sp, #52]	; 0x34
 801020c:	9908      	ldr	r1, [sp, #32]
 801020e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010212:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010216:	2900      	cmp	r1, #0
 8010218:	d043      	beq.n	80102a2 <_dtoa_r+0x582>
 801021a:	494d      	ldr	r1, [pc, #308]	; (8010350 <_dtoa_r+0x630>)
 801021c:	2000      	movs	r0, #0
 801021e:	f7f0 fb15 	bl	800084c <__aeabi_ddiv>
 8010222:	4652      	mov	r2, sl
 8010224:	465b      	mov	r3, fp
 8010226:	f7f0 f82f 	bl	8000288 <__aeabi_dsub>
 801022a:	9d01      	ldr	r5, [sp, #4]
 801022c:	4682      	mov	sl, r0
 801022e:	468b      	mov	fp, r1
 8010230:	4649      	mov	r1, r9
 8010232:	4640      	mov	r0, r8
 8010234:	f7f0 fc90 	bl	8000b58 <__aeabi_d2iz>
 8010238:	4606      	mov	r6, r0
 801023a:	f7f0 f973 	bl	8000524 <__aeabi_i2d>
 801023e:	4602      	mov	r2, r0
 8010240:	460b      	mov	r3, r1
 8010242:	4640      	mov	r0, r8
 8010244:	4649      	mov	r1, r9
 8010246:	f7f0 f81f 	bl	8000288 <__aeabi_dsub>
 801024a:	3630      	adds	r6, #48	; 0x30
 801024c:	f805 6b01 	strb.w	r6, [r5], #1
 8010250:	4652      	mov	r2, sl
 8010252:	465b      	mov	r3, fp
 8010254:	4680      	mov	r8, r0
 8010256:	4689      	mov	r9, r1
 8010258:	f7f0 fc40 	bl	8000adc <__aeabi_dcmplt>
 801025c:	2800      	cmp	r0, #0
 801025e:	d163      	bne.n	8010328 <_dtoa_r+0x608>
 8010260:	4642      	mov	r2, r8
 8010262:	464b      	mov	r3, r9
 8010264:	4936      	ldr	r1, [pc, #216]	; (8010340 <_dtoa_r+0x620>)
 8010266:	2000      	movs	r0, #0
 8010268:	f7f0 f80e 	bl	8000288 <__aeabi_dsub>
 801026c:	4652      	mov	r2, sl
 801026e:	465b      	mov	r3, fp
 8010270:	f7f0 fc34 	bl	8000adc <__aeabi_dcmplt>
 8010274:	2800      	cmp	r0, #0
 8010276:	f040 80b5 	bne.w	80103e4 <_dtoa_r+0x6c4>
 801027a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801027c:	429d      	cmp	r5, r3
 801027e:	d081      	beq.n	8010184 <_dtoa_r+0x464>
 8010280:	4b30      	ldr	r3, [pc, #192]	; (8010344 <_dtoa_r+0x624>)
 8010282:	2200      	movs	r2, #0
 8010284:	4650      	mov	r0, sl
 8010286:	4659      	mov	r1, fp
 8010288:	f7f0 f9b6 	bl	80005f8 <__aeabi_dmul>
 801028c:	4b2d      	ldr	r3, [pc, #180]	; (8010344 <_dtoa_r+0x624>)
 801028e:	4682      	mov	sl, r0
 8010290:	468b      	mov	fp, r1
 8010292:	4640      	mov	r0, r8
 8010294:	4649      	mov	r1, r9
 8010296:	2200      	movs	r2, #0
 8010298:	f7f0 f9ae 	bl	80005f8 <__aeabi_dmul>
 801029c:	4680      	mov	r8, r0
 801029e:	4689      	mov	r9, r1
 80102a0:	e7c6      	b.n	8010230 <_dtoa_r+0x510>
 80102a2:	4650      	mov	r0, sl
 80102a4:	4659      	mov	r1, fp
 80102a6:	f7f0 f9a7 	bl	80005f8 <__aeabi_dmul>
 80102aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80102ac:	9d01      	ldr	r5, [sp, #4]
 80102ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80102b0:	4682      	mov	sl, r0
 80102b2:	468b      	mov	fp, r1
 80102b4:	4649      	mov	r1, r9
 80102b6:	4640      	mov	r0, r8
 80102b8:	f7f0 fc4e 	bl	8000b58 <__aeabi_d2iz>
 80102bc:	4606      	mov	r6, r0
 80102be:	f7f0 f931 	bl	8000524 <__aeabi_i2d>
 80102c2:	3630      	adds	r6, #48	; 0x30
 80102c4:	4602      	mov	r2, r0
 80102c6:	460b      	mov	r3, r1
 80102c8:	4640      	mov	r0, r8
 80102ca:	4649      	mov	r1, r9
 80102cc:	f7ef ffdc 	bl	8000288 <__aeabi_dsub>
 80102d0:	f805 6b01 	strb.w	r6, [r5], #1
 80102d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80102d6:	429d      	cmp	r5, r3
 80102d8:	4680      	mov	r8, r0
 80102da:	4689      	mov	r9, r1
 80102dc:	f04f 0200 	mov.w	r2, #0
 80102e0:	d124      	bne.n	801032c <_dtoa_r+0x60c>
 80102e2:	4b1b      	ldr	r3, [pc, #108]	; (8010350 <_dtoa_r+0x630>)
 80102e4:	4650      	mov	r0, sl
 80102e6:	4659      	mov	r1, fp
 80102e8:	f7ef ffd0 	bl	800028c <__adddf3>
 80102ec:	4602      	mov	r2, r0
 80102ee:	460b      	mov	r3, r1
 80102f0:	4640      	mov	r0, r8
 80102f2:	4649      	mov	r1, r9
 80102f4:	f7f0 fc10 	bl	8000b18 <__aeabi_dcmpgt>
 80102f8:	2800      	cmp	r0, #0
 80102fa:	d173      	bne.n	80103e4 <_dtoa_r+0x6c4>
 80102fc:	4652      	mov	r2, sl
 80102fe:	465b      	mov	r3, fp
 8010300:	4913      	ldr	r1, [pc, #76]	; (8010350 <_dtoa_r+0x630>)
 8010302:	2000      	movs	r0, #0
 8010304:	f7ef ffc0 	bl	8000288 <__aeabi_dsub>
 8010308:	4602      	mov	r2, r0
 801030a:	460b      	mov	r3, r1
 801030c:	4640      	mov	r0, r8
 801030e:	4649      	mov	r1, r9
 8010310:	f7f0 fbe4 	bl	8000adc <__aeabi_dcmplt>
 8010314:	2800      	cmp	r0, #0
 8010316:	f43f af35 	beq.w	8010184 <_dtoa_r+0x464>
 801031a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801031c:	1e6b      	subs	r3, r5, #1
 801031e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010320:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010324:	2b30      	cmp	r3, #48	; 0x30
 8010326:	d0f8      	beq.n	801031a <_dtoa_r+0x5fa>
 8010328:	9700      	str	r7, [sp, #0]
 801032a:	e049      	b.n	80103c0 <_dtoa_r+0x6a0>
 801032c:	4b05      	ldr	r3, [pc, #20]	; (8010344 <_dtoa_r+0x624>)
 801032e:	f7f0 f963 	bl	80005f8 <__aeabi_dmul>
 8010332:	4680      	mov	r8, r0
 8010334:	4689      	mov	r9, r1
 8010336:	e7bd      	b.n	80102b4 <_dtoa_r+0x594>
 8010338:	08012a30 	.word	0x08012a30
 801033c:	08012a08 	.word	0x08012a08
 8010340:	3ff00000 	.word	0x3ff00000
 8010344:	40240000 	.word	0x40240000
 8010348:	401c0000 	.word	0x401c0000
 801034c:	40140000 	.word	0x40140000
 8010350:	3fe00000 	.word	0x3fe00000
 8010354:	9d01      	ldr	r5, [sp, #4]
 8010356:	4656      	mov	r6, sl
 8010358:	465f      	mov	r7, fp
 801035a:	4642      	mov	r2, r8
 801035c:	464b      	mov	r3, r9
 801035e:	4630      	mov	r0, r6
 8010360:	4639      	mov	r1, r7
 8010362:	f7f0 fa73 	bl	800084c <__aeabi_ddiv>
 8010366:	f7f0 fbf7 	bl	8000b58 <__aeabi_d2iz>
 801036a:	4682      	mov	sl, r0
 801036c:	f7f0 f8da 	bl	8000524 <__aeabi_i2d>
 8010370:	4642      	mov	r2, r8
 8010372:	464b      	mov	r3, r9
 8010374:	f7f0 f940 	bl	80005f8 <__aeabi_dmul>
 8010378:	4602      	mov	r2, r0
 801037a:	460b      	mov	r3, r1
 801037c:	4630      	mov	r0, r6
 801037e:	4639      	mov	r1, r7
 8010380:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8010384:	f7ef ff80 	bl	8000288 <__aeabi_dsub>
 8010388:	f805 6b01 	strb.w	r6, [r5], #1
 801038c:	9e01      	ldr	r6, [sp, #4]
 801038e:	9f03      	ldr	r7, [sp, #12]
 8010390:	1bae      	subs	r6, r5, r6
 8010392:	42b7      	cmp	r7, r6
 8010394:	4602      	mov	r2, r0
 8010396:	460b      	mov	r3, r1
 8010398:	d135      	bne.n	8010406 <_dtoa_r+0x6e6>
 801039a:	f7ef ff77 	bl	800028c <__adddf3>
 801039e:	4642      	mov	r2, r8
 80103a0:	464b      	mov	r3, r9
 80103a2:	4606      	mov	r6, r0
 80103a4:	460f      	mov	r7, r1
 80103a6:	f7f0 fbb7 	bl	8000b18 <__aeabi_dcmpgt>
 80103aa:	b9d0      	cbnz	r0, 80103e2 <_dtoa_r+0x6c2>
 80103ac:	4642      	mov	r2, r8
 80103ae:	464b      	mov	r3, r9
 80103b0:	4630      	mov	r0, r6
 80103b2:	4639      	mov	r1, r7
 80103b4:	f7f0 fb88 	bl	8000ac8 <__aeabi_dcmpeq>
 80103b8:	b110      	cbz	r0, 80103c0 <_dtoa_r+0x6a0>
 80103ba:	f01a 0f01 	tst.w	sl, #1
 80103be:	d110      	bne.n	80103e2 <_dtoa_r+0x6c2>
 80103c0:	4620      	mov	r0, r4
 80103c2:	ee18 1a10 	vmov	r1, s16
 80103c6:	f000 fc23 	bl	8010c10 <_Bfree>
 80103ca:	2300      	movs	r3, #0
 80103cc:	9800      	ldr	r0, [sp, #0]
 80103ce:	702b      	strb	r3, [r5, #0]
 80103d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80103d2:	3001      	adds	r0, #1
 80103d4:	6018      	str	r0, [r3, #0]
 80103d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80103d8:	2b00      	cmp	r3, #0
 80103da:	f43f acf1 	beq.w	800fdc0 <_dtoa_r+0xa0>
 80103de:	601d      	str	r5, [r3, #0]
 80103e0:	e4ee      	b.n	800fdc0 <_dtoa_r+0xa0>
 80103e2:	9f00      	ldr	r7, [sp, #0]
 80103e4:	462b      	mov	r3, r5
 80103e6:	461d      	mov	r5, r3
 80103e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80103ec:	2a39      	cmp	r2, #57	; 0x39
 80103ee:	d106      	bne.n	80103fe <_dtoa_r+0x6de>
 80103f0:	9a01      	ldr	r2, [sp, #4]
 80103f2:	429a      	cmp	r2, r3
 80103f4:	d1f7      	bne.n	80103e6 <_dtoa_r+0x6c6>
 80103f6:	9901      	ldr	r1, [sp, #4]
 80103f8:	2230      	movs	r2, #48	; 0x30
 80103fa:	3701      	adds	r7, #1
 80103fc:	700a      	strb	r2, [r1, #0]
 80103fe:	781a      	ldrb	r2, [r3, #0]
 8010400:	3201      	adds	r2, #1
 8010402:	701a      	strb	r2, [r3, #0]
 8010404:	e790      	b.n	8010328 <_dtoa_r+0x608>
 8010406:	4ba6      	ldr	r3, [pc, #664]	; (80106a0 <_dtoa_r+0x980>)
 8010408:	2200      	movs	r2, #0
 801040a:	f7f0 f8f5 	bl	80005f8 <__aeabi_dmul>
 801040e:	2200      	movs	r2, #0
 8010410:	2300      	movs	r3, #0
 8010412:	4606      	mov	r6, r0
 8010414:	460f      	mov	r7, r1
 8010416:	f7f0 fb57 	bl	8000ac8 <__aeabi_dcmpeq>
 801041a:	2800      	cmp	r0, #0
 801041c:	d09d      	beq.n	801035a <_dtoa_r+0x63a>
 801041e:	e7cf      	b.n	80103c0 <_dtoa_r+0x6a0>
 8010420:	9a08      	ldr	r2, [sp, #32]
 8010422:	2a00      	cmp	r2, #0
 8010424:	f000 80d7 	beq.w	80105d6 <_dtoa_r+0x8b6>
 8010428:	9a06      	ldr	r2, [sp, #24]
 801042a:	2a01      	cmp	r2, #1
 801042c:	f300 80ba 	bgt.w	80105a4 <_dtoa_r+0x884>
 8010430:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010432:	2a00      	cmp	r2, #0
 8010434:	f000 80b2 	beq.w	801059c <_dtoa_r+0x87c>
 8010438:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801043c:	9e07      	ldr	r6, [sp, #28]
 801043e:	9d04      	ldr	r5, [sp, #16]
 8010440:	9a04      	ldr	r2, [sp, #16]
 8010442:	441a      	add	r2, r3
 8010444:	9204      	str	r2, [sp, #16]
 8010446:	9a05      	ldr	r2, [sp, #20]
 8010448:	2101      	movs	r1, #1
 801044a:	441a      	add	r2, r3
 801044c:	4620      	mov	r0, r4
 801044e:	9205      	str	r2, [sp, #20]
 8010450:	f000 fc96 	bl	8010d80 <__i2b>
 8010454:	4607      	mov	r7, r0
 8010456:	2d00      	cmp	r5, #0
 8010458:	dd0c      	ble.n	8010474 <_dtoa_r+0x754>
 801045a:	9b05      	ldr	r3, [sp, #20]
 801045c:	2b00      	cmp	r3, #0
 801045e:	dd09      	ble.n	8010474 <_dtoa_r+0x754>
 8010460:	42ab      	cmp	r3, r5
 8010462:	9a04      	ldr	r2, [sp, #16]
 8010464:	bfa8      	it	ge
 8010466:	462b      	movge	r3, r5
 8010468:	1ad2      	subs	r2, r2, r3
 801046a:	9204      	str	r2, [sp, #16]
 801046c:	9a05      	ldr	r2, [sp, #20]
 801046e:	1aed      	subs	r5, r5, r3
 8010470:	1ad3      	subs	r3, r2, r3
 8010472:	9305      	str	r3, [sp, #20]
 8010474:	9b07      	ldr	r3, [sp, #28]
 8010476:	b31b      	cbz	r3, 80104c0 <_dtoa_r+0x7a0>
 8010478:	9b08      	ldr	r3, [sp, #32]
 801047a:	2b00      	cmp	r3, #0
 801047c:	f000 80af 	beq.w	80105de <_dtoa_r+0x8be>
 8010480:	2e00      	cmp	r6, #0
 8010482:	dd13      	ble.n	80104ac <_dtoa_r+0x78c>
 8010484:	4639      	mov	r1, r7
 8010486:	4632      	mov	r2, r6
 8010488:	4620      	mov	r0, r4
 801048a:	f000 fd39 	bl	8010f00 <__pow5mult>
 801048e:	ee18 2a10 	vmov	r2, s16
 8010492:	4601      	mov	r1, r0
 8010494:	4607      	mov	r7, r0
 8010496:	4620      	mov	r0, r4
 8010498:	f000 fc88 	bl	8010dac <__multiply>
 801049c:	ee18 1a10 	vmov	r1, s16
 80104a0:	4680      	mov	r8, r0
 80104a2:	4620      	mov	r0, r4
 80104a4:	f000 fbb4 	bl	8010c10 <_Bfree>
 80104a8:	ee08 8a10 	vmov	s16, r8
 80104ac:	9b07      	ldr	r3, [sp, #28]
 80104ae:	1b9a      	subs	r2, r3, r6
 80104b0:	d006      	beq.n	80104c0 <_dtoa_r+0x7a0>
 80104b2:	ee18 1a10 	vmov	r1, s16
 80104b6:	4620      	mov	r0, r4
 80104b8:	f000 fd22 	bl	8010f00 <__pow5mult>
 80104bc:	ee08 0a10 	vmov	s16, r0
 80104c0:	2101      	movs	r1, #1
 80104c2:	4620      	mov	r0, r4
 80104c4:	f000 fc5c 	bl	8010d80 <__i2b>
 80104c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	4606      	mov	r6, r0
 80104ce:	f340 8088 	ble.w	80105e2 <_dtoa_r+0x8c2>
 80104d2:	461a      	mov	r2, r3
 80104d4:	4601      	mov	r1, r0
 80104d6:	4620      	mov	r0, r4
 80104d8:	f000 fd12 	bl	8010f00 <__pow5mult>
 80104dc:	9b06      	ldr	r3, [sp, #24]
 80104de:	2b01      	cmp	r3, #1
 80104e0:	4606      	mov	r6, r0
 80104e2:	f340 8081 	ble.w	80105e8 <_dtoa_r+0x8c8>
 80104e6:	f04f 0800 	mov.w	r8, #0
 80104ea:	6933      	ldr	r3, [r6, #16]
 80104ec:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80104f0:	6918      	ldr	r0, [r3, #16]
 80104f2:	f000 fbf5 	bl	8010ce0 <__hi0bits>
 80104f6:	f1c0 0020 	rsb	r0, r0, #32
 80104fa:	9b05      	ldr	r3, [sp, #20]
 80104fc:	4418      	add	r0, r3
 80104fe:	f010 001f 	ands.w	r0, r0, #31
 8010502:	f000 8092 	beq.w	801062a <_dtoa_r+0x90a>
 8010506:	f1c0 0320 	rsb	r3, r0, #32
 801050a:	2b04      	cmp	r3, #4
 801050c:	f340 808a 	ble.w	8010624 <_dtoa_r+0x904>
 8010510:	f1c0 001c 	rsb	r0, r0, #28
 8010514:	9b04      	ldr	r3, [sp, #16]
 8010516:	4403      	add	r3, r0
 8010518:	9304      	str	r3, [sp, #16]
 801051a:	9b05      	ldr	r3, [sp, #20]
 801051c:	4403      	add	r3, r0
 801051e:	4405      	add	r5, r0
 8010520:	9305      	str	r3, [sp, #20]
 8010522:	9b04      	ldr	r3, [sp, #16]
 8010524:	2b00      	cmp	r3, #0
 8010526:	dd07      	ble.n	8010538 <_dtoa_r+0x818>
 8010528:	ee18 1a10 	vmov	r1, s16
 801052c:	461a      	mov	r2, r3
 801052e:	4620      	mov	r0, r4
 8010530:	f000 fd40 	bl	8010fb4 <__lshift>
 8010534:	ee08 0a10 	vmov	s16, r0
 8010538:	9b05      	ldr	r3, [sp, #20]
 801053a:	2b00      	cmp	r3, #0
 801053c:	dd05      	ble.n	801054a <_dtoa_r+0x82a>
 801053e:	4631      	mov	r1, r6
 8010540:	461a      	mov	r2, r3
 8010542:	4620      	mov	r0, r4
 8010544:	f000 fd36 	bl	8010fb4 <__lshift>
 8010548:	4606      	mov	r6, r0
 801054a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801054c:	2b00      	cmp	r3, #0
 801054e:	d06e      	beq.n	801062e <_dtoa_r+0x90e>
 8010550:	ee18 0a10 	vmov	r0, s16
 8010554:	4631      	mov	r1, r6
 8010556:	f000 fd9d 	bl	8011094 <__mcmp>
 801055a:	2800      	cmp	r0, #0
 801055c:	da67      	bge.n	801062e <_dtoa_r+0x90e>
 801055e:	9b00      	ldr	r3, [sp, #0]
 8010560:	3b01      	subs	r3, #1
 8010562:	ee18 1a10 	vmov	r1, s16
 8010566:	9300      	str	r3, [sp, #0]
 8010568:	220a      	movs	r2, #10
 801056a:	2300      	movs	r3, #0
 801056c:	4620      	mov	r0, r4
 801056e:	f000 fb71 	bl	8010c54 <__multadd>
 8010572:	9b08      	ldr	r3, [sp, #32]
 8010574:	ee08 0a10 	vmov	s16, r0
 8010578:	2b00      	cmp	r3, #0
 801057a:	f000 81b1 	beq.w	80108e0 <_dtoa_r+0xbc0>
 801057e:	2300      	movs	r3, #0
 8010580:	4639      	mov	r1, r7
 8010582:	220a      	movs	r2, #10
 8010584:	4620      	mov	r0, r4
 8010586:	f000 fb65 	bl	8010c54 <__multadd>
 801058a:	9b02      	ldr	r3, [sp, #8]
 801058c:	2b00      	cmp	r3, #0
 801058e:	4607      	mov	r7, r0
 8010590:	f300 808e 	bgt.w	80106b0 <_dtoa_r+0x990>
 8010594:	9b06      	ldr	r3, [sp, #24]
 8010596:	2b02      	cmp	r3, #2
 8010598:	dc51      	bgt.n	801063e <_dtoa_r+0x91e>
 801059a:	e089      	b.n	80106b0 <_dtoa_r+0x990>
 801059c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801059e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80105a2:	e74b      	b.n	801043c <_dtoa_r+0x71c>
 80105a4:	9b03      	ldr	r3, [sp, #12]
 80105a6:	1e5e      	subs	r6, r3, #1
 80105a8:	9b07      	ldr	r3, [sp, #28]
 80105aa:	42b3      	cmp	r3, r6
 80105ac:	bfbf      	itttt	lt
 80105ae:	9b07      	ldrlt	r3, [sp, #28]
 80105b0:	9607      	strlt	r6, [sp, #28]
 80105b2:	1af2      	sublt	r2, r6, r3
 80105b4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80105b6:	bfb6      	itet	lt
 80105b8:	189b      	addlt	r3, r3, r2
 80105ba:	1b9e      	subge	r6, r3, r6
 80105bc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80105be:	9b03      	ldr	r3, [sp, #12]
 80105c0:	bfb8      	it	lt
 80105c2:	2600      	movlt	r6, #0
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	bfb7      	itett	lt
 80105c8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80105cc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80105d0:	1a9d      	sublt	r5, r3, r2
 80105d2:	2300      	movlt	r3, #0
 80105d4:	e734      	b.n	8010440 <_dtoa_r+0x720>
 80105d6:	9e07      	ldr	r6, [sp, #28]
 80105d8:	9d04      	ldr	r5, [sp, #16]
 80105da:	9f08      	ldr	r7, [sp, #32]
 80105dc:	e73b      	b.n	8010456 <_dtoa_r+0x736>
 80105de:	9a07      	ldr	r2, [sp, #28]
 80105e0:	e767      	b.n	80104b2 <_dtoa_r+0x792>
 80105e2:	9b06      	ldr	r3, [sp, #24]
 80105e4:	2b01      	cmp	r3, #1
 80105e6:	dc18      	bgt.n	801061a <_dtoa_r+0x8fa>
 80105e8:	f1ba 0f00 	cmp.w	sl, #0
 80105ec:	d115      	bne.n	801061a <_dtoa_r+0x8fa>
 80105ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80105f2:	b993      	cbnz	r3, 801061a <_dtoa_r+0x8fa>
 80105f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80105f8:	0d1b      	lsrs	r3, r3, #20
 80105fa:	051b      	lsls	r3, r3, #20
 80105fc:	b183      	cbz	r3, 8010620 <_dtoa_r+0x900>
 80105fe:	9b04      	ldr	r3, [sp, #16]
 8010600:	3301      	adds	r3, #1
 8010602:	9304      	str	r3, [sp, #16]
 8010604:	9b05      	ldr	r3, [sp, #20]
 8010606:	3301      	adds	r3, #1
 8010608:	9305      	str	r3, [sp, #20]
 801060a:	f04f 0801 	mov.w	r8, #1
 801060e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010610:	2b00      	cmp	r3, #0
 8010612:	f47f af6a 	bne.w	80104ea <_dtoa_r+0x7ca>
 8010616:	2001      	movs	r0, #1
 8010618:	e76f      	b.n	80104fa <_dtoa_r+0x7da>
 801061a:	f04f 0800 	mov.w	r8, #0
 801061e:	e7f6      	b.n	801060e <_dtoa_r+0x8ee>
 8010620:	4698      	mov	r8, r3
 8010622:	e7f4      	b.n	801060e <_dtoa_r+0x8ee>
 8010624:	f43f af7d 	beq.w	8010522 <_dtoa_r+0x802>
 8010628:	4618      	mov	r0, r3
 801062a:	301c      	adds	r0, #28
 801062c:	e772      	b.n	8010514 <_dtoa_r+0x7f4>
 801062e:	9b03      	ldr	r3, [sp, #12]
 8010630:	2b00      	cmp	r3, #0
 8010632:	dc37      	bgt.n	80106a4 <_dtoa_r+0x984>
 8010634:	9b06      	ldr	r3, [sp, #24]
 8010636:	2b02      	cmp	r3, #2
 8010638:	dd34      	ble.n	80106a4 <_dtoa_r+0x984>
 801063a:	9b03      	ldr	r3, [sp, #12]
 801063c:	9302      	str	r3, [sp, #8]
 801063e:	9b02      	ldr	r3, [sp, #8]
 8010640:	b96b      	cbnz	r3, 801065e <_dtoa_r+0x93e>
 8010642:	4631      	mov	r1, r6
 8010644:	2205      	movs	r2, #5
 8010646:	4620      	mov	r0, r4
 8010648:	f000 fb04 	bl	8010c54 <__multadd>
 801064c:	4601      	mov	r1, r0
 801064e:	4606      	mov	r6, r0
 8010650:	ee18 0a10 	vmov	r0, s16
 8010654:	f000 fd1e 	bl	8011094 <__mcmp>
 8010658:	2800      	cmp	r0, #0
 801065a:	f73f adbb 	bgt.w	80101d4 <_dtoa_r+0x4b4>
 801065e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010660:	9d01      	ldr	r5, [sp, #4]
 8010662:	43db      	mvns	r3, r3
 8010664:	9300      	str	r3, [sp, #0]
 8010666:	f04f 0800 	mov.w	r8, #0
 801066a:	4631      	mov	r1, r6
 801066c:	4620      	mov	r0, r4
 801066e:	f000 facf 	bl	8010c10 <_Bfree>
 8010672:	2f00      	cmp	r7, #0
 8010674:	f43f aea4 	beq.w	80103c0 <_dtoa_r+0x6a0>
 8010678:	f1b8 0f00 	cmp.w	r8, #0
 801067c:	d005      	beq.n	801068a <_dtoa_r+0x96a>
 801067e:	45b8      	cmp	r8, r7
 8010680:	d003      	beq.n	801068a <_dtoa_r+0x96a>
 8010682:	4641      	mov	r1, r8
 8010684:	4620      	mov	r0, r4
 8010686:	f000 fac3 	bl	8010c10 <_Bfree>
 801068a:	4639      	mov	r1, r7
 801068c:	4620      	mov	r0, r4
 801068e:	f000 fabf 	bl	8010c10 <_Bfree>
 8010692:	e695      	b.n	80103c0 <_dtoa_r+0x6a0>
 8010694:	2600      	movs	r6, #0
 8010696:	4637      	mov	r7, r6
 8010698:	e7e1      	b.n	801065e <_dtoa_r+0x93e>
 801069a:	9700      	str	r7, [sp, #0]
 801069c:	4637      	mov	r7, r6
 801069e:	e599      	b.n	80101d4 <_dtoa_r+0x4b4>
 80106a0:	40240000 	.word	0x40240000
 80106a4:	9b08      	ldr	r3, [sp, #32]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	f000 80ca 	beq.w	8010840 <_dtoa_r+0xb20>
 80106ac:	9b03      	ldr	r3, [sp, #12]
 80106ae:	9302      	str	r3, [sp, #8]
 80106b0:	2d00      	cmp	r5, #0
 80106b2:	dd05      	ble.n	80106c0 <_dtoa_r+0x9a0>
 80106b4:	4639      	mov	r1, r7
 80106b6:	462a      	mov	r2, r5
 80106b8:	4620      	mov	r0, r4
 80106ba:	f000 fc7b 	bl	8010fb4 <__lshift>
 80106be:	4607      	mov	r7, r0
 80106c0:	f1b8 0f00 	cmp.w	r8, #0
 80106c4:	d05b      	beq.n	801077e <_dtoa_r+0xa5e>
 80106c6:	6879      	ldr	r1, [r7, #4]
 80106c8:	4620      	mov	r0, r4
 80106ca:	f000 fa61 	bl	8010b90 <_Balloc>
 80106ce:	4605      	mov	r5, r0
 80106d0:	b928      	cbnz	r0, 80106de <_dtoa_r+0x9be>
 80106d2:	4b87      	ldr	r3, [pc, #540]	; (80108f0 <_dtoa_r+0xbd0>)
 80106d4:	4602      	mov	r2, r0
 80106d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80106da:	f7ff bb3b 	b.w	800fd54 <_dtoa_r+0x34>
 80106de:	693a      	ldr	r2, [r7, #16]
 80106e0:	3202      	adds	r2, #2
 80106e2:	0092      	lsls	r2, r2, #2
 80106e4:	f107 010c 	add.w	r1, r7, #12
 80106e8:	300c      	adds	r0, #12
 80106ea:	f7fe f9c3 	bl	800ea74 <memcpy>
 80106ee:	2201      	movs	r2, #1
 80106f0:	4629      	mov	r1, r5
 80106f2:	4620      	mov	r0, r4
 80106f4:	f000 fc5e 	bl	8010fb4 <__lshift>
 80106f8:	9b01      	ldr	r3, [sp, #4]
 80106fa:	f103 0901 	add.w	r9, r3, #1
 80106fe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8010702:	4413      	add	r3, r2
 8010704:	9305      	str	r3, [sp, #20]
 8010706:	f00a 0301 	and.w	r3, sl, #1
 801070a:	46b8      	mov	r8, r7
 801070c:	9304      	str	r3, [sp, #16]
 801070e:	4607      	mov	r7, r0
 8010710:	4631      	mov	r1, r6
 8010712:	ee18 0a10 	vmov	r0, s16
 8010716:	f7ff fa75 	bl	800fc04 <quorem>
 801071a:	4641      	mov	r1, r8
 801071c:	9002      	str	r0, [sp, #8]
 801071e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8010722:	ee18 0a10 	vmov	r0, s16
 8010726:	f000 fcb5 	bl	8011094 <__mcmp>
 801072a:	463a      	mov	r2, r7
 801072c:	9003      	str	r0, [sp, #12]
 801072e:	4631      	mov	r1, r6
 8010730:	4620      	mov	r0, r4
 8010732:	f000 fccb 	bl	80110cc <__mdiff>
 8010736:	68c2      	ldr	r2, [r0, #12]
 8010738:	f109 3bff 	add.w	fp, r9, #4294967295
 801073c:	4605      	mov	r5, r0
 801073e:	bb02      	cbnz	r2, 8010782 <_dtoa_r+0xa62>
 8010740:	4601      	mov	r1, r0
 8010742:	ee18 0a10 	vmov	r0, s16
 8010746:	f000 fca5 	bl	8011094 <__mcmp>
 801074a:	4602      	mov	r2, r0
 801074c:	4629      	mov	r1, r5
 801074e:	4620      	mov	r0, r4
 8010750:	9207      	str	r2, [sp, #28]
 8010752:	f000 fa5d 	bl	8010c10 <_Bfree>
 8010756:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801075a:	ea43 0102 	orr.w	r1, r3, r2
 801075e:	9b04      	ldr	r3, [sp, #16]
 8010760:	430b      	orrs	r3, r1
 8010762:	464d      	mov	r5, r9
 8010764:	d10f      	bne.n	8010786 <_dtoa_r+0xa66>
 8010766:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801076a:	d02a      	beq.n	80107c2 <_dtoa_r+0xaa2>
 801076c:	9b03      	ldr	r3, [sp, #12]
 801076e:	2b00      	cmp	r3, #0
 8010770:	dd02      	ble.n	8010778 <_dtoa_r+0xa58>
 8010772:	9b02      	ldr	r3, [sp, #8]
 8010774:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8010778:	f88b a000 	strb.w	sl, [fp]
 801077c:	e775      	b.n	801066a <_dtoa_r+0x94a>
 801077e:	4638      	mov	r0, r7
 8010780:	e7ba      	b.n	80106f8 <_dtoa_r+0x9d8>
 8010782:	2201      	movs	r2, #1
 8010784:	e7e2      	b.n	801074c <_dtoa_r+0xa2c>
 8010786:	9b03      	ldr	r3, [sp, #12]
 8010788:	2b00      	cmp	r3, #0
 801078a:	db04      	blt.n	8010796 <_dtoa_r+0xa76>
 801078c:	9906      	ldr	r1, [sp, #24]
 801078e:	430b      	orrs	r3, r1
 8010790:	9904      	ldr	r1, [sp, #16]
 8010792:	430b      	orrs	r3, r1
 8010794:	d122      	bne.n	80107dc <_dtoa_r+0xabc>
 8010796:	2a00      	cmp	r2, #0
 8010798:	ddee      	ble.n	8010778 <_dtoa_r+0xa58>
 801079a:	ee18 1a10 	vmov	r1, s16
 801079e:	2201      	movs	r2, #1
 80107a0:	4620      	mov	r0, r4
 80107a2:	f000 fc07 	bl	8010fb4 <__lshift>
 80107a6:	4631      	mov	r1, r6
 80107a8:	ee08 0a10 	vmov	s16, r0
 80107ac:	f000 fc72 	bl	8011094 <__mcmp>
 80107b0:	2800      	cmp	r0, #0
 80107b2:	dc03      	bgt.n	80107bc <_dtoa_r+0xa9c>
 80107b4:	d1e0      	bne.n	8010778 <_dtoa_r+0xa58>
 80107b6:	f01a 0f01 	tst.w	sl, #1
 80107ba:	d0dd      	beq.n	8010778 <_dtoa_r+0xa58>
 80107bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80107c0:	d1d7      	bne.n	8010772 <_dtoa_r+0xa52>
 80107c2:	2339      	movs	r3, #57	; 0x39
 80107c4:	f88b 3000 	strb.w	r3, [fp]
 80107c8:	462b      	mov	r3, r5
 80107ca:	461d      	mov	r5, r3
 80107cc:	3b01      	subs	r3, #1
 80107ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80107d2:	2a39      	cmp	r2, #57	; 0x39
 80107d4:	d071      	beq.n	80108ba <_dtoa_r+0xb9a>
 80107d6:	3201      	adds	r2, #1
 80107d8:	701a      	strb	r2, [r3, #0]
 80107da:	e746      	b.n	801066a <_dtoa_r+0x94a>
 80107dc:	2a00      	cmp	r2, #0
 80107de:	dd07      	ble.n	80107f0 <_dtoa_r+0xad0>
 80107e0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80107e4:	d0ed      	beq.n	80107c2 <_dtoa_r+0xaa2>
 80107e6:	f10a 0301 	add.w	r3, sl, #1
 80107ea:	f88b 3000 	strb.w	r3, [fp]
 80107ee:	e73c      	b.n	801066a <_dtoa_r+0x94a>
 80107f0:	9b05      	ldr	r3, [sp, #20]
 80107f2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80107f6:	4599      	cmp	r9, r3
 80107f8:	d047      	beq.n	801088a <_dtoa_r+0xb6a>
 80107fa:	ee18 1a10 	vmov	r1, s16
 80107fe:	2300      	movs	r3, #0
 8010800:	220a      	movs	r2, #10
 8010802:	4620      	mov	r0, r4
 8010804:	f000 fa26 	bl	8010c54 <__multadd>
 8010808:	45b8      	cmp	r8, r7
 801080a:	ee08 0a10 	vmov	s16, r0
 801080e:	f04f 0300 	mov.w	r3, #0
 8010812:	f04f 020a 	mov.w	r2, #10
 8010816:	4641      	mov	r1, r8
 8010818:	4620      	mov	r0, r4
 801081a:	d106      	bne.n	801082a <_dtoa_r+0xb0a>
 801081c:	f000 fa1a 	bl	8010c54 <__multadd>
 8010820:	4680      	mov	r8, r0
 8010822:	4607      	mov	r7, r0
 8010824:	f109 0901 	add.w	r9, r9, #1
 8010828:	e772      	b.n	8010710 <_dtoa_r+0x9f0>
 801082a:	f000 fa13 	bl	8010c54 <__multadd>
 801082e:	4639      	mov	r1, r7
 8010830:	4680      	mov	r8, r0
 8010832:	2300      	movs	r3, #0
 8010834:	220a      	movs	r2, #10
 8010836:	4620      	mov	r0, r4
 8010838:	f000 fa0c 	bl	8010c54 <__multadd>
 801083c:	4607      	mov	r7, r0
 801083e:	e7f1      	b.n	8010824 <_dtoa_r+0xb04>
 8010840:	9b03      	ldr	r3, [sp, #12]
 8010842:	9302      	str	r3, [sp, #8]
 8010844:	9d01      	ldr	r5, [sp, #4]
 8010846:	ee18 0a10 	vmov	r0, s16
 801084a:	4631      	mov	r1, r6
 801084c:	f7ff f9da 	bl	800fc04 <quorem>
 8010850:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8010854:	9b01      	ldr	r3, [sp, #4]
 8010856:	f805 ab01 	strb.w	sl, [r5], #1
 801085a:	1aea      	subs	r2, r5, r3
 801085c:	9b02      	ldr	r3, [sp, #8]
 801085e:	4293      	cmp	r3, r2
 8010860:	dd09      	ble.n	8010876 <_dtoa_r+0xb56>
 8010862:	ee18 1a10 	vmov	r1, s16
 8010866:	2300      	movs	r3, #0
 8010868:	220a      	movs	r2, #10
 801086a:	4620      	mov	r0, r4
 801086c:	f000 f9f2 	bl	8010c54 <__multadd>
 8010870:	ee08 0a10 	vmov	s16, r0
 8010874:	e7e7      	b.n	8010846 <_dtoa_r+0xb26>
 8010876:	9b02      	ldr	r3, [sp, #8]
 8010878:	2b00      	cmp	r3, #0
 801087a:	bfc8      	it	gt
 801087c:	461d      	movgt	r5, r3
 801087e:	9b01      	ldr	r3, [sp, #4]
 8010880:	bfd8      	it	le
 8010882:	2501      	movle	r5, #1
 8010884:	441d      	add	r5, r3
 8010886:	f04f 0800 	mov.w	r8, #0
 801088a:	ee18 1a10 	vmov	r1, s16
 801088e:	2201      	movs	r2, #1
 8010890:	4620      	mov	r0, r4
 8010892:	f000 fb8f 	bl	8010fb4 <__lshift>
 8010896:	4631      	mov	r1, r6
 8010898:	ee08 0a10 	vmov	s16, r0
 801089c:	f000 fbfa 	bl	8011094 <__mcmp>
 80108a0:	2800      	cmp	r0, #0
 80108a2:	dc91      	bgt.n	80107c8 <_dtoa_r+0xaa8>
 80108a4:	d102      	bne.n	80108ac <_dtoa_r+0xb8c>
 80108a6:	f01a 0f01 	tst.w	sl, #1
 80108aa:	d18d      	bne.n	80107c8 <_dtoa_r+0xaa8>
 80108ac:	462b      	mov	r3, r5
 80108ae:	461d      	mov	r5, r3
 80108b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80108b4:	2a30      	cmp	r2, #48	; 0x30
 80108b6:	d0fa      	beq.n	80108ae <_dtoa_r+0xb8e>
 80108b8:	e6d7      	b.n	801066a <_dtoa_r+0x94a>
 80108ba:	9a01      	ldr	r2, [sp, #4]
 80108bc:	429a      	cmp	r2, r3
 80108be:	d184      	bne.n	80107ca <_dtoa_r+0xaaa>
 80108c0:	9b00      	ldr	r3, [sp, #0]
 80108c2:	3301      	adds	r3, #1
 80108c4:	9300      	str	r3, [sp, #0]
 80108c6:	2331      	movs	r3, #49	; 0x31
 80108c8:	7013      	strb	r3, [r2, #0]
 80108ca:	e6ce      	b.n	801066a <_dtoa_r+0x94a>
 80108cc:	4b09      	ldr	r3, [pc, #36]	; (80108f4 <_dtoa_r+0xbd4>)
 80108ce:	f7ff ba95 	b.w	800fdfc <_dtoa_r+0xdc>
 80108d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	f47f aa6e 	bne.w	800fdb6 <_dtoa_r+0x96>
 80108da:	4b07      	ldr	r3, [pc, #28]	; (80108f8 <_dtoa_r+0xbd8>)
 80108dc:	f7ff ba8e 	b.w	800fdfc <_dtoa_r+0xdc>
 80108e0:	9b02      	ldr	r3, [sp, #8]
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	dcae      	bgt.n	8010844 <_dtoa_r+0xb24>
 80108e6:	9b06      	ldr	r3, [sp, #24]
 80108e8:	2b02      	cmp	r3, #2
 80108ea:	f73f aea8 	bgt.w	801063e <_dtoa_r+0x91e>
 80108ee:	e7a9      	b.n	8010844 <_dtoa_r+0xb24>
 80108f0:	08012998 	.word	0x08012998
 80108f4:	080127f4 	.word	0x080127f4
 80108f8:	08012919 	.word	0x08012919

080108fc <__sflush_r>:
 80108fc:	898a      	ldrh	r2, [r1, #12]
 80108fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010902:	4605      	mov	r5, r0
 8010904:	0710      	lsls	r0, r2, #28
 8010906:	460c      	mov	r4, r1
 8010908:	d458      	bmi.n	80109bc <__sflush_r+0xc0>
 801090a:	684b      	ldr	r3, [r1, #4]
 801090c:	2b00      	cmp	r3, #0
 801090e:	dc05      	bgt.n	801091c <__sflush_r+0x20>
 8010910:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010912:	2b00      	cmp	r3, #0
 8010914:	dc02      	bgt.n	801091c <__sflush_r+0x20>
 8010916:	2000      	movs	r0, #0
 8010918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801091c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801091e:	2e00      	cmp	r6, #0
 8010920:	d0f9      	beq.n	8010916 <__sflush_r+0x1a>
 8010922:	2300      	movs	r3, #0
 8010924:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010928:	682f      	ldr	r7, [r5, #0]
 801092a:	602b      	str	r3, [r5, #0]
 801092c:	d032      	beq.n	8010994 <__sflush_r+0x98>
 801092e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010930:	89a3      	ldrh	r3, [r4, #12]
 8010932:	075a      	lsls	r2, r3, #29
 8010934:	d505      	bpl.n	8010942 <__sflush_r+0x46>
 8010936:	6863      	ldr	r3, [r4, #4]
 8010938:	1ac0      	subs	r0, r0, r3
 801093a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801093c:	b10b      	cbz	r3, 8010942 <__sflush_r+0x46>
 801093e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010940:	1ac0      	subs	r0, r0, r3
 8010942:	2300      	movs	r3, #0
 8010944:	4602      	mov	r2, r0
 8010946:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010948:	6a21      	ldr	r1, [r4, #32]
 801094a:	4628      	mov	r0, r5
 801094c:	47b0      	blx	r6
 801094e:	1c43      	adds	r3, r0, #1
 8010950:	89a3      	ldrh	r3, [r4, #12]
 8010952:	d106      	bne.n	8010962 <__sflush_r+0x66>
 8010954:	6829      	ldr	r1, [r5, #0]
 8010956:	291d      	cmp	r1, #29
 8010958:	d82c      	bhi.n	80109b4 <__sflush_r+0xb8>
 801095a:	4a2a      	ldr	r2, [pc, #168]	; (8010a04 <__sflush_r+0x108>)
 801095c:	40ca      	lsrs	r2, r1
 801095e:	07d6      	lsls	r6, r2, #31
 8010960:	d528      	bpl.n	80109b4 <__sflush_r+0xb8>
 8010962:	2200      	movs	r2, #0
 8010964:	6062      	str	r2, [r4, #4]
 8010966:	04d9      	lsls	r1, r3, #19
 8010968:	6922      	ldr	r2, [r4, #16]
 801096a:	6022      	str	r2, [r4, #0]
 801096c:	d504      	bpl.n	8010978 <__sflush_r+0x7c>
 801096e:	1c42      	adds	r2, r0, #1
 8010970:	d101      	bne.n	8010976 <__sflush_r+0x7a>
 8010972:	682b      	ldr	r3, [r5, #0]
 8010974:	b903      	cbnz	r3, 8010978 <__sflush_r+0x7c>
 8010976:	6560      	str	r0, [r4, #84]	; 0x54
 8010978:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801097a:	602f      	str	r7, [r5, #0]
 801097c:	2900      	cmp	r1, #0
 801097e:	d0ca      	beq.n	8010916 <__sflush_r+0x1a>
 8010980:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010984:	4299      	cmp	r1, r3
 8010986:	d002      	beq.n	801098e <__sflush_r+0x92>
 8010988:	4628      	mov	r0, r5
 801098a:	f7fe f889 	bl	800eaa0 <_free_r>
 801098e:	2000      	movs	r0, #0
 8010990:	6360      	str	r0, [r4, #52]	; 0x34
 8010992:	e7c1      	b.n	8010918 <__sflush_r+0x1c>
 8010994:	6a21      	ldr	r1, [r4, #32]
 8010996:	2301      	movs	r3, #1
 8010998:	4628      	mov	r0, r5
 801099a:	47b0      	blx	r6
 801099c:	1c41      	adds	r1, r0, #1
 801099e:	d1c7      	bne.n	8010930 <__sflush_r+0x34>
 80109a0:	682b      	ldr	r3, [r5, #0]
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d0c4      	beq.n	8010930 <__sflush_r+0x34>
 80109a6:	2b1d      	cmp	r3, #29
 80109a8:	d001      	beq.n	80109ae <__sflush_r+0xb2>
 80109aa:	2b16      	cmp	r3, #22
 80109ac:	d101      	bne.n	80109b2 <__sflush_r+0xb6>
 80109ae:	602f      	str	r7, [r5, #0]
 80109b0:	e7b1      	b.n	8010916 <__sflush_r+0x1a>
 80109b2:	89a3      	ldrh	r3, [r4, #12]
 80109b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80109b8:	81a3      	strh	r3, [r4, #12]
 80109ba:	e7ad      	b.n	8010918 <__sflush_r+0x1c>
 80109bc:	690f      	ldr	r7, [r1, #16]
 80109be:	2f00      	cmp	r7, #0
 80109c0:	d0a9      	beq.n	8010916 <__sflush_r+0x1a>
 80109c2:	0793      	lsls	r3, r2, #30
 80109c4:	680e      	ldr	r6, [r1, #0]
 80109c6:	bf08      	it	eq
 80109c8:	694b      	ldreq	r3, [r1, #20]
 80109ca:	600f      	str	r7, [r1, #0]
 80109cc:	bf18      	it	ne
 80109ce:	2300      	movne	r3, #0
 80109d0:	eba6 0807 	sub.w	r8, r6, r7
 80109d4:	608b      	str	r3, [r1, #8]
 80109d6:	f1b8 0f00 	cmp.w	r8, #0
 80109da:	dd9c      	ble.n	8010916 <__sflush_r+0x1a>
 80109dc:	6a21      	ldr	r1, [r4, #32]
 80109de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80109e0:	4643      	mov	r3, r8
 80109e2:	463a      	mov	r2, r7
 80109e4:	4628      	mov	r0, r5
 80109e6:	47b0      	blx	r6
 80109e8:	2800      	cmp	r0, #0
 80109ea:	dc06      	bgt.n	80109fa <__sflush_r+0xfe>
 80109ec:	89a3      	ldrh	r3, [r4, #12]
 80109ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80109f2:	81a3      	strh	r3, [r4, #12]
 80109f4:	f04f 30ff 	mov.w	r0, #4294967295
 80109f8:	e78e      	b.n	8010918 <__sflush_r+0x1c>
 80109fa:	4407      	add	r7, r0
 80109fc:	eba8 0800 	sub.w	r8, r8, r0
 8010a00:	e7e9      	b.n	80109d6 <__sflush_r+0xda>
 8010a02:	bf00      	nop
 8010a04:	20400001 	.word	0x20400001

08010a08 <_fflush_r>:
 8010a08:	b538      	push	{r3, r4, r5, lr}
 8010a0a:	690b      	ldr	r3, [r1, #16]
 8010a0c:	4605      	mov	r5, r0
 8010a0e:	460c      	mov	r4, r1
 8010a10:	b913      	cbnz	r3, 8010a18 <_fflush_r+0x10>
 8010a12:	2500      	movs	r5, #0
 8010a14:	4628      	mov	r0, r5
 8010a16:	bd38      	pop	{r3, r4, r5, pc}
 8010a18:	b118      	cbz	r0, 8010a22 <_fflush_r+0x1a>
 8010a1a:	6983      	ldr	r3, [r0, #24]
 8010a1c:	b90b      	cbnz	r3, 8010a22 <_fflush_r+0x1a>
 8010a1e:	f7fd ff5f 	bl	800e8e0 <__sinit>
 8010a22:	4b14      	ldr	r3, [pc, #80]	; (8010a74 <_fflush_r+0x6c>)
 8010a24:	429c      	cmp	r4, r3
 8010a26:	d11b      	bne.n	8010a60 <_fflush_r+0x58>
 8010a28:	686c      	ldr	r4, [r5, #4]
 8010a2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d0ef      	beq.n	8010a12 <_fflush_r+0xa>
 8010a32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010a34:	07d0      	lsls	r0, r2, #31
 8010a36:	d404      	bmi.n	8010a42 <_fflush_r+0x3a>
 8010a38:	0599      	lsls	r1, r3, #22
 8010a3a:	d402      	bmi.n	8010a42 <_fflush_r+0x3a>
 8010a3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010a3e:	f7f3 ffe1 	bl	8004a04 <__retarget_lock_acquire_recursive>
 8010a42:	4628      	mov	r0, r5
 8010a44:	4621      	mov	r1, r4
 8010a46:	f7ff ff59 	bl	80108fc <__sflush_r>
 8010a4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010a4c:	07da      	lsls	r2, r3, #31
 8010a4e:	4605      	mov	r5, r0
 8010a50:	d4e0      	bmi.n	8010a14 <_fflush_r+0xc>
 8010a52:	89a3      	ldrh	r3, [r4, #12]
 8010a54:	059b      	lsls	r3, r3, #22
 8010a56:	d4dd      	bmi.n	8010a14 <_fflush_r+0xc>
 8010a58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010a5a:	f7f3 ffe7 	bl	8004a2c <__retarget_lock_release_recursive>
 8010a5e:	e7d9      	b.n	8010a14 <_fflush_r+0xc>
 8010a60:	4b05      	ldr	r3, [pc, #20]	; (8010a78 <_fflush_r+0x70>)
 8010a62:	429c      	cmp	r4, r3
 8010a64:	d101      	bne.n	8010a6a <_fflush_r+0x62>
 8010a66:	68ac      	ldr	r4, [r5, #8]
 8010a68:	e7df      	b.n	8010a2a <_fflush_r+0x22>
 8010a6a:	4b04      	ldr	r3, [pc, #16]	; (8010a7c <_fflush_r+0x74>)
 8010a6c:	429c      	cmp	r4, r3
 8010a6e:	bf08      	it	eq
 8010a70:	68ec      	ldreq	r4, [r5, #12]
 8010a72:	e7da      	b.n	8010a2a <_fflush_r+0x22>
 8010a74:	080127a0 	.word	0x080127a0
 8010a78:	080127c0 	.word	0x080127c0
 8010a7c:	08012780 	.word	0x08012780

08010a80 <_localeconv_r>:
 8010a80:	4800      	ldr	r0, [pc, #0]	; (8010a84 <_localeconv_r+0x4>)
 8010a82:	4770      	bx	lr
 8010a84:	200001c0 	.word	0x200001c0

08010a88 <_lseek_r>:
 8010a88:	b538      	push	{r3, r4, r5, lr}
 8010a8a:	4d07      	ldr	r5, [pc, #28]	; (8010aa8 <_lseek_r+0x20>)
 8010a8c:	4604      	mov	r4, r0
 8010a8e:	4608      	mov	r0, r1
 8010a90:	4611      	mov	r1, r2
 8010a92:	2200      	movs	r2, #0
 8010a94:	602a      	str	r2, [r5, #0]
 8010a96:	461a      	mov	r2, r3
 8010a98:	f7f3 fe94 	bl	80047c4 <_lseek>
 8010a9c:	1c43      	adds	r3, r0, #1
 8010a9e:	d102      	bne.n	8010aa6 <_lseek_r+0x1e>
 8010aa0:	682b      	ldr	r3, [r5, #0]
 8010aa2:	b103      	cbz	r3, 8010aa6 <_lseek_r+0x1e>
 8010aa4:	6023      	str	r3, [r4, #0]
 8010aa6:	bd38      	pop	{r3, r4, r5, pc}
 8010aa8:	20005ab8 	.word	0x20005ab8

08010aac <__swhatbuf_r>:
 8010aac:	b570      	push	{r4, r5, r6, lr}
 8010aae:	460e      	mov	r6, r1
 8010ab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010ab4:	2900      	cmp	r1, #0
 8010ab6:	b096      	sub	sp, #88	; 0x58
 8010ab8:	4614      	mov	r4, r2
 8010aba:	461d      	mov	r5, r3
 8010abc:	da08      	bge.n	8010ad0 <__swhatbuf_r+0x24>
 8010abe:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8010ac2:	2200      	movs	r2, #0
 8010ac4:	602a      	str	r2, [r5, #0]
 8010ac6:	061a      	lsls	r2, r3, #24
 8010ac8:	d410      	bmi.n	8010aec <__swhatbuf_r+0x40>
 8010aca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010ace:	e00e      	b.n	8010aee <__swhatbuf_r+0x42>
 8010ad0:	466a      	mov	r2, sp
 8010ad2:	f000 ff37 	bl	8011944 <_fstat_r>
 8010ad6:	2800      	cmp	r0, #0
 8010ad8:	dbf1      	blt.n	8010abe <__swhatbuf_r+0x12>
 8010ada:	9a01      	ldr	r2, [sp, #4]
 8010adc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010ae0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010ae4:	425a      	negs	r2, r3
 8010ae6:	415a      	adcs	r2, r3
 8010ae8:	602a      	str	r2, [r5, #0]
 8010aea:	e7ee      	b.n	8010aca <__swhatbuf_r+0x1e>
 8010aec:	2340      	movs	r3, #64	; 0x40
 8010aee:	2000      	movs	r0, #0
 8010af0:	6023      	str	r3, [r4, #0]
 8010af2:	b016      	add	sp, #88	; 0x58
 8010af4:	bd70      	pop	{r4, r5, r6, pc}
	...

08010af8 <__smakebuf_r>:
 8010af8:	898b      	ldrh	r3, [r1, #12]
 8010afa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010afc:	079d      	lsls	r5, r3, #30
 8010afe:	4606      	mov	r6, r0
 8010b00:	460c      	mov	r4, r1
 8010b02:	d507      	bpl.n	8010b14 <__smakebuf_r+0x1c>
 8010b04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010b08:	6023      	str	r3, [r4, #0]
 8010b0a:	6123      	str	r3, [r4, #16]
 8010b0c:	2301      	movs	r3, #1
 8010b0e:	6163      	str	r3, [r4, #20]
 8010b10:	b002      	add	sp, #8
 8010b12:	bd70      	pop	{r4, r5, r6, pc}
 8010b14:	ab01      	add	r3, sp, #4
 8010b16:	466a      	mov	r2, sp
 8010b18:	f7ff ffc8 	bl	8010aac <__swhatbuf_r>
 8010b1c:	9900      	ldr	r1, [sp, #0]
 8010b1e:	4605      	mov	r5, r0
 8010b20:	4630      	mov	r0, r6
 8010b22:	f7fe f829 	bl	800eb78 <_malloc_r>
 8010b26:	b948      	cbnz	r0, 8010b3c <__smakebuf_r+0x44>
 8010b28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b2c:	059a      	lsls	r2, r3, #22
 8010b2e:	d4ef      	bmi.n	8010b10 <__smakebuf_r+0x18>
 8010b30:	f023 0303 	bic.w	r3, r3, #3
 8010b34:	f043 0302 	orr.w	r3, r3, #2
 8010b38:	81a3      	strh	r3, [r4, #12]
 8010b3a:	e7e3      	b.n	8010b04 <__smakebuf_r+0xc>
 8010b3c:	4b0d      	ldr	r3, [pc, #52]	; (8010b74 <__smakebuf_r+0x7c>)
 8010b3e:	62b3      	str	r3, [r6, #40]	; 0x28
 8010b40:	89a3      	ldrh	r3, [r4, #12]
 8010b42:	6020      	str	r0, [r4, #0]
 8010b44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010b48:	81a3      	strh	r3, [r4, #12]
 8010b4a:	9b00      	ldr	r3, [sp, #0]
 8010b4c:	6163      	str	r3, [r4, #20]
 8010b4e:	9b01      	ldr	r3, [sp, #4]
 8010b50:	6120      	str	r0, [r4, #16]
 8010b52:	b15b      	cbz	r3, 8010b6c <__smakebuf_r+0x74>
 8010b54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010b58:	4630      	mov	r0, r6
 8010b5a:	f000 ff05 	bl	8011968 <_isatty_r>
 8010b5e:	b128      	cbz	r0, 8010b6c <__smakebuf_r+0x74>
 8010b60:	89a3      	ldrh	r3, [r4, #12]
 8010b62:	f023 0303 	bic.w	r3, r3, #3
 8010b66:	f043 0301 	orr.w	r3, r3, #1
 8010b6a:	81a3      	strh	r3, [r4, #12]
 8010b6c:	89a0      	ldrh	r0, [r4, #12]
 8010b6e:	4305      	orrs	r5, r0
 8010b70:	81a5      	strh	r5, [r4, #12]
 8010b72:	e7cd      	b.n	8010b10 <__smakebuf_r+0x18>
 8010b74:	0800e879 	.word	0x0800e879

08010b78 <__malloc_lock>:
 8010b78:	4801      	ldr	r0, [pc, #4]	; (8010b80 <__malloc_lock+0x8>)
 8010b7a:	f7f3 bf43 	b.w	8004a04 <__retarget_lock_acquire_recursive>
 8010b7e:	bf00      	nop
 8010b80:	20000a8c 	.word	0x20000a8c

08010b84 <__malloc_unlock>:
 8010b84:	4801      	ldr	r0, [pc, #4]	; (8010b8c <__malloc_unlock+0x8>)
 8010b86:	f7f3 bf51 	b.w	8004a2c <__retarget_lock_release_recursive>
 8010b8a:	bf00      	nop
 8010b8c:	20000a8c 	.word	0x20000a8c

08010b90 <_Balloc>:
 8010b90:	b570      	push	{r4, r5, r6, lr}
 8010b92:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010b94:	4604      	mov	r4, r0
 8010b96:	460d      	mov	r5, r1
 8010b98:	b976      	cbnz	r6, 8010bb8 <_Balloc+0x28>
 8010b9a:	2010      	movs	r0, #16
 8010b9c:	f7fd ff62 	bl	800ea64 <malloc>
 8010ba0:	4602      	mov	r2, r0
 8010ba2:	6260      	str	r0, [r4, #36]	; 0x24
 8010ba4:	b920      	cbnz	r0, 8010bb0 <_Balloc+0x20>
 8010ba6:	4b18      	ldr	r3, [pc, #96]	; (8010c08 <_Balloc+0x78>)
 8010ba8:	4818      	ldr	r0, [pc, #96]	; (8010c0c <_Balloc+0x7c>)
 8010baa:	2166      	movs	r1, #102	; 0x66
 8010bac:	f000 fe9a 	bl	80118e4 <__assert_func>
 8010bb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010bb4:	6006      	str	r6, [r0, #0]
 8010bb6:	60c6      	str	r6, [r0, #12]
 8010bb8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010bba:	68f3      	ldr	r3, [r6, #12]
 8010bbc:	b183      	cbz	r3, 8010be0 <_Balloc+0x50>
 8010bbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010bc0:	68db      	ldr	r3, [r3, #12]
 8010bc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010bc6:	b9b8      	cbnz	r0, 8010bf8 <_Balloc+0x68>
 8010bc8:	2101      	movs	r1, #1
 8010bca:	fa01 f605 	lsl.w	r6, r1, r5
 8010bce:	1d72      	adds	r2, r6, #5
 8010bd0:	0092      	lsls	r2, r2, #2
 8010bd2:	4620      	mov	r0, r4
 8010bd4:	f000 fb60 	bl	8011298 <_calloc_r>
 8010bd8:	b160      	cbz	r0, 8010bf4 <_Balloc+0x64>
 8010bda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010bde:	e00e      	b.n	8010bfe <_Balloc+0x6e>
 8010be0:	2221      	movs	r2, #33	; 0x21
 8010be2:	2104      	movs	r1, #4
 8010be4:	4620      	mov	r0, r4
 8010be6:	f000 fb57 	bl	8011298 <_calloc_r>
 8010bea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010bec:	60f0      	str	r0, [r6, #12]
 8010bee:	68db      	ldr	r3, [r3, #12]
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d1e4      	bne.n	8010bbe <_Balloc+0x2e>
 8010bf4:	2000      	movs	r0, #0
 8010bf6:	bd70      	pop	{r4, r5, r6, pc}
 8010bf8:	6802      	ldr	r2, [r0, #0]
 8010bfa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010bfe:	2300      	movs	r3, #0
 8010c00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010c04:	e7f7      	b.n	8010bf6 <_Balloc+0x66>
 8010c06:	bf00      	nop
 8010c08:	08012926 	.word	0x08012926
 8010c0c:	080129a9 	.word	0x080129a9

08010c10 <_Bfree>:
 8010c10:	b570      	push	{r4, r5, r6, lr}
 8010c12:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010c14:	4605      	mov	r5, r0
 8010c16:	460c      	mov	r4, r1
 8010c18:	b976      	cbnz	r6, 8010c38 <_Bfree+0x28>
 8010c1a:	2010      	movs	r0, #16
 8010c1c:	f7fd ff22 	bl	800ea64 <malloc>
 8010c20:	4602      	mov	r2, r0
 8010c22:	6268      	str	r0, [r5, #36]	; 0x24
 8010c24:	b920      	cbnz	r0, 8010c30 <_Bfree+0x20>
 8010c26:	4b09      	ldr	r3, [pc, #36]	; (8010c4c <_Bfree+0x3c>)
 8010c28:	4809      	ldr	r0, [pc, #36]	; (8010c50 <_Bfree+0x40>)
 8010c2a:	218a      	movs	r1, #138	; 0x8a
 8010c2c:	f000 fe5a 	bl	80118e4 <__assert_func>
 8010c30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010c34:	6006      	str	r6, [r0, #0]
 8010c36:	60c6      	str	r6, [r0, #12]
 8010c38:	b13c      	cbz	r4, 8010c4a <_Bfree+0x3a>
 8010c3a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010c3c:	6862      	ldr	r2, [r4, #4]
 8010c3e:	68db      	ldr	r3, [r3, #12]
 8010c40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010c44:	6021      	str	r1, [r4, #0]
 8010c46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010c4a:	bd70      	pop	{r4, r5, r6, pc}
 8010c4c:	08012926 	.word	0x08012926
 8010c50:	080129a9 	.word	0x080129a9

08010c54 <__multadd>:
 8010c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c58:	690d      	ldr	r5, [r1, #16]
 8010c5a:	4607      	mov	r7, r0
 8010c5c:	460c      	mov	r4, r1
 8010c5e:	461e      	mov	r6, r3
 8010c60:	f101 0c14 	add.w	ip, r1, #20
 8010c64:	2000      	movs	r0, #0
 8010c66:	f8dc 3000 	ldr.w	r3, [ip]
 8010c6a:	b299      	uxth	r1, r3
 8010c6c:	fb02 6101 	mla	r1, r2, r1, r6
 8010c70:	0c1e      	lsrs	r6, r3, #16
 8010c72:	0c0b      	lsrs	r3, r1, #16
 8010c74:	fb02 3306 	mla	r3, r2, r6, r3
 8010c78:	b289      	uxth	r1, r1
 8010c7a:	3001      	adds	r0, #1
 8010c7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010c80:	4285      	cmp	r5, r0
 8010c82:	f84c 1b04 	str.w	r1, [ip], #4
 8010c86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010c8a:	dcec      	bgt.n	8010c66 <__multadd+0x12>
 8010c8c:	b30e      	cbz	r6, 8010cd2 <__multadd+0x7e>
 8010c8e:	68a3      	ldr	r3, [r4, #8]
 8010c90:	42ab      	cmp	r3, r5
 8010c92:	dc19      	bgt.n	8010cc8 <__multadd+0x74>
 8010c94:	6861      	ldr	r1, [r4, #4]
 8010c96:	4638      	mov	r0, r7
 8010c98:	3101      	adds	r1, #1
 8010c9a:	f7ff ff79 	bl	8010b90 <_Balloc>
 8010c9e:	4680      	mov	r8, r0
 8010ca0:	b928      	cbnz	r0, 8010cae <__multadd+0x5a>
 8010ca2:	4602      	mov	r2, r0
 8010ca4:	4b0c      	ldr	r3, [pc, #48]	; (8010cd8 <__multadd+0x84>)
 8010ca6:	480d      	ldr	r0, [pc, #52]	; (8010cdc <__multadd+0x88>)
 8010ca8:	21b5      	movs	r1, #181	; 0xb5
 8010caa:	f000 fe1b 	bl	80118e4 <__assert_func>
 8010cae:	6922      	ldr	r2, [r4, #16]
 8010cb0:	3202      	adds	r2, #2
 8010cb2:	f104 010c 	add.w	r1, r4, #12
 8010cb6:	0092      	lsls	r2, r2, #2
 8010cb8:	300c      	adds	r0, #12
 8010cba:	f7fd fedb 	bl	800ea74 <memcpy>
 8010cbe:	4621      	mov	r1, r4
 8010cc0:	4638      	mov	r0, r7
 8010cc2:	f7ff ffa5 	bl	8010c10 <_Bfree>
 8010cc6:	4644      	mov	r4, r8
 8010cc8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010ccc:	3501      	adds	r5, #1
 8010cce:	615e      	str	r6, [r3, #20]
 8010cd0:	6125      	str	r5, [r4, #16]
 8010cd2:	4620      	mov	r0, r4
 8010cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010cd8:	08012998 	.word	0x08012998
 8010cdc:	080129a9 	.word	0x080129a9

08010ce0 <__hi0bits>:
 8010ce0:	0c03      	lsrs	r3, r0, #16
 8010ce2:	041b      	lsls	r3, r3, #16
 8010ce4:	b9d3      	cbnz	r3, 8010d1c <__hi0bits+0x3c>
 8010ce6:	0400      	lsls	r0, r0, #16
 8010ce8:	2310      	movs	r3, #16
 8010cea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010cee:	bf04      	itt	eq
 8010cf0:	0200      	lsleq	r0, r0, #8
 8010cf2:	3308      	addeq	r3, #8
 8010cf4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010cf8:	bf04      	itt	eq
 8010cfa:	0100      	lsleq	r0, r0, #4
 8010cfc:	3304      	addeq	r3, #4
 8010cfe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010d02:	bf04      	itt	eq
 8010d04:	0080      	lsleq	r0, r0, #2
 8010d06:	3302      	addeq	r3, #2
 8010d08:	2800      	cmp	r0, #0
 8010d0a:	db05      	blt.n	8010d18 <__hi0bits+0x38>
 8010d0c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010d10:	f103 0301 	add.w	r3, r3, #1
 8010d14:	bf08      	it	eq
 8010d16:	2320      	moveq	r3, #32
 8010d18:	4618      	mov	r0, r3
 8010d1a:	4770      	bx	lr
 8010d1c:	2300      	movs	r3, #0
 8010d1e:	e7e4      	b.n	8010cea <__hi0bits+0xa>

08010d20 <__lo0bits>:
 8010d20:	6803      	ldr	r3, [r0, #0]
 8010d22:	f013 0207 	ands.w	r2, r3, #7
 8010d26:	4601      	mov	r1, r0
 8010d28:	d00b      	beq.n	8010d42 <__lo0bits+0x22>
 8010d2a:	07da      	lsls	r2, r3, #31
 8010d2c:	d423      	bmi.n	8010d76 <__lo0bits+0x56>
 8010d2e:	0798      	lsls	r0, r3, #30
 8010d30:	bf49      	itett	mi
 8010d32:	085b      	lsrmi	r3, r3, #1
 8010d34:	089b      	lsrpl	r3, r3, #2
 8010d36:	2001      	movmi	r0, #1
 8010d38:	600b      	strmi	r3, [r1, #0]
 8010d3a:	bf5c      	itt	pl
 8010d3c:	600b      	strpl	r3, [r1, #0]
 8010d3e:	2002      	movpl	r0, #2
 8010d40:	4770      	bx	lr
 8010d42:	b298      	uxth	r0, r3
 8010d44:	b9a8      	cbnz	r0, 8010d72 <__lo0bits+0x52>
 8010d46:	0c1b      	lsrs	r3, r3, #16
 8010d48:	2010      	movs	r0, #16
 8010d4a:	b2da      	uxtb	r2, r3
 8010d4c:	b90a      	cbnz	r2, 8010d52 <__lo0bits+0x32>
 8010d4e:	3008      	adds	r0, #8
 8010d50:	0a1b      	lsrs	r3, r3, #8
 8010d52:	071a      	lsls	r2, r3, #28
 8010d54:	bf04      	itt	eq
 8010d56:	091b      	lsreq	r3, r3, #4
 8010d58:	3004      	addeq	r0, #4
 8010d5a:	079a      	lsls	r2, r3, #30
 8010d5c:	bf04      	itt	eq
 8010d5e:	089b      	lsreq	r3, r3, #2
 8010d60:	3002      	addeq	r0, #2
 8010d62:	07da      	lsls	r2, r3, #31
 8010d64:	d403      	bmi.n	8010d6e <__lo0bits+0x4e>
 8010d66:	085b      	lsrs	r3, r3, #1
 8010d68:	f100 0001 	add.w	r0, r0, #1
 8010d6c:	d005      	beq.n	8010d7a <__lo0bits+0x5a>
 8010d6e:	600b      	str	r3, [r1, #0]
 8010d70:	4770      	bx	lr
 8010d72:	4610      	mov	r0, r2
 8010d74:	e7e9      	b.n	8010d4a <__lo0bits+0x2a>
 8010d76:	2000      	movs	r0, #0
 8010d78:	4770      	bx	lr
 8010d7a:	2020      	movs	r0, #32
 8010d7c:	4770      	bx	lr
	...

08010d80 <__i2b>:
 8010d80:	b510      	push	{r4, lr}
 8010d82:	460c      	mov	r4, r1
 8010d84:	2101      	movs	r1, #1
 8010d86:	f7ff ff03 	bl	8010b90 <_Balloc>
 8010d8a:	4602      	mov	r2, r0
 8010d8c:	b928      	cbnz	r0, 8010d9a <__i2b+0x1a>
 8010d8e:	4b05      	ldr	r3, [pc, #20]	; (8010da4 <__i2b+0x24>)
 8010d90:	4805      	ldr	r0, [pc, #20]	; (8010da8 <__i2b+0x28>)
 8010d92:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010d96:	f000 fda5 	bl	80118e4 <__assert_func>
 8010d9a:	2301      	movs	r3, #1
 8010d9c:	6144      	str	r4, [r0, #20]
 8010d9e:	6103      	str	r3, [r0, #16]
 8010da0:	bd10      	pop	{r4, pc}
 8010da2:	bf00      	nop
 8010da4:	08012998 	.word	0x08012998
 8010da8:	080129a9 	.word	0x080129a9

08010dac <__multiply>:
 8010dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010db0:	4691      	mov	r9, r2
 8010db2:	690a      	ldr	r2, [r1, #16]
 8010db4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010db8:	429a      	cmp	r2, r3
 8010dba:	bfb8      	it	lt
 8010dbc:	460b      	movlt	r3, r1
 8010dbe:	460c      	mov	r4, r1
 8010dc0:	bfbc      	itt	lt
 8010dc2:	464c      	movlt	r4, r9
 8010dc4:	4699      	movlt	r9, r3
 8010dc6:	6927      	ldr	r7, [r4, #16]
 8010dc8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010dcc:	68a3      	ldr	r3, [r4, #8]
 8010dce:	6861      	ldr	r1, [r4, #4]
 8010dd0:	eb07 060a 	add.w	r6, r7, sl
 8010dd4:	42b3      	cmp	r3, r6
 8010dd6:	b085      	sub	sp, #20
 8010dd8:	bfb8      	it	lt
 8010dda:	3101      	addlt	r1, #1
 8010ddc:	f7ff fed8 	bl	8010b90 <_Balloc>
 8010de0:	b930      	cbnz	r0, 8010df0 <__multiply+0x44>
 8010de2:	4602      	mov	r2, r0
 8010de4:	4b44      	ldr	r3, [pc, #272]	; (8010ef8 <__multiply+0x14c>)
 8010de6:	4845      	ldr	r0, [pc, #276]	; (8010efc <__multiply+0x150>)
 8010de8:	f240 115d 	movw	r1, #349	; 0x15d
 8010dec:	f000 fd7a 	bl	80118e4 <__assert_func>
 8010df0:	f100 0514 	add.w	r5, r0, #20
 8010df4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010df8:	462b      	mov	r3, r5
 8010dfa:	2200      	movs	r2, #0
 8010dfc:	4543      	cmp	r3, r8
 8010dfe:	d321      	bcc.n	8010e44 <__multiply+0x98>
 8010e00:	f104 0314 	add.w	r3, r4, #20
 8010e04:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010e08:	f109 0314 	add.w	r3, r9, #20
 8010e0c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010e10:	9202      	str	r2, [sp, #8]
 8010e12:	1b3a      	subs	r2, r7, r4
 8010e14:	3a15      	subs	r2, #21
 8010e16:	f022 0203 	bic.w	r2, r2, #3
 8010e1a:	3204      	adds	r2, #4
 8010e1c:	f104 0115 	add.w	r1, r4, #21
 8010e20:	428f      	cmp	r7, r1
 8010e22:	bf38      	it	cc
 8010e24:	2204      	movcc	r2, #4
 8010e26:	9201      	str	r2, [sp, #4]
 8010e28:	9a02      	ldr	r2, [sp, #8]
 8010e2a:	9303      	str	r3, [sp, #12]
 8010e2c:	429a      	cmp	r2, r3
 8010e2e:	d80c      	bhi.n	8010e4a <__multiply+0x9e>
 8010e30:	2e00      	cmp	r6, #0
 8010e32:	dd03      	ble.n	8010e3c <__multiply+0x90>
 8010e34:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d05a      	beq.n	8010ef2 <__multiply+0x146>
 8010e3c:	6106      	str	r6, [r0, #16]
 8010e3e:	b005      	add	sp, #20
 8010e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e44:	f843 2b04 	str.w	r2, [r3], #4
 8010e48:	e7d8      	b.n	8010dfc <__multiply+0x50>
 8010e4a:	f8b3 a000 	ldrh.w	sl, [r3]
 8010e4e:	f1ba 0f00 	cmp.w	sl, #0
 8010e52:	d024      	beq.n	8010e9e <__multiply+0xf2>
 8010e54:	f104 0e14 	add.w	lr, r4, #20
 8010e58:	46a9      	mov	r9, r5
 8010e5a:	f04f 0c00 	mov.w	ip, #0
 8010e5e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010e62:	f8d9 1000 	ldr.w	r1, [r9]
 8010e66:	fa1f fb82 	uxth.w	fp, r2
 8010e6a:	b289      	uxth	r1, r1
 8010e6c:	fb0a 110b 	mla	r1, sl, fp, r1
 8010e70:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010e74:	f8d9 2000 	ldr.w	r2, [r9]
 8010e78:	4461      	add	r1, ip
 8010e7a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010e7e:	fb0a c20b 	mla	r2, sl, fp, ip
 8010e82:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010e86:	b289      	uxth	r1, r1
 8010e88:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010e8c:	4577      	cmp	r7, lr
 8010e8e:	f849 1b04 	str.w	r1, [r9], #4
 8010e92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010e96:	d8e2      	bhi.n	8010e5e <__multiply+0xb2>
 8010e98:	9a01      	ldr	r2, [sp, #4]
 8010e9a:	f845 c002 	str.w	ip, [r5, r2]
 8010e9e:	9a03      	ldr	r2, [sp, #12]
 8010ea0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010ea4:	3304      	adds	r3, #4
 8010ea6:	f1b9 0f00 	cmp.w	r9, #0
 8010eaa:	d020      	beq.n	8010eee <__multiply+0x142>
 8010eac:	6829      	ldr	r1, [r5, #0]
 8010eae:	f104 0c14 	add.w	ip, r4, #20
 8010eb2:	46ae      	mov	lr, r5
 8010eb4:	f04f 0a00 	mov.w	sl, #0
 8010eb8:	f8bc b000 	ldrh.w	fp, [ip]
 8010ebc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010ec0:	fb09 220b 	mla	r2, r9, fp, r2
 8010ec4:	4492      	add	sl, r2
 8010ec6:	b289      	uxth	r1, r1
 8010ec8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8010ecc:	f84e 1b04 	str.w	r1, [lr], #4
 8010ed0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010ed4:	f8be 1000 	ldrh.w	r1, [lr]
 8010ed8:	0c12      	lsrs	r2, r2, #16
 8010eda:	fb09 1102 	mla	r1, r9, r2, r1
 8010ede:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8010ee2:	4567      	cmp	r7, ip
 8010ee4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010ee8:	d8e6      	bhi.n	8010eb8 <__multiply+0x10c>
 8010eea:	9a01      	ldr	r2, [sp, #4]
 8010eec:	50a9      	str	r1, [r5, r2]
 8010eee:	3504      	adds	r5, #4
 8010ef0:	e79a      	b.n	8010e28 <__multiply+0x7c>
 8010ef2:	3e01      	subs	r6, #1
 8010ef4:	e79c      	b.n	8010e30 <__multiply+0x84>
 8010ef6:	bf00      	nop
 8010ef8:	08012998 	.word	0x08012998
 8010efc:	080129a9 	.word	0x080129a9

08010f00 <__pow5mult>:
 8010f00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f04:	4615      	mov	r5, r2
 8010f06:	f012 0203 	ands.w	r2, r2, #3
 8010f0a:	4606      	mov	r6, r0
 8010f0c:	460f      	mov	r7, r1
 8010f0e:	d007      	beq.n	8010f20 <__pow5mult+0x20>
 8010f10:	4c25      	ldr	r4, [pc, #148]	; (8010fa8 <__pow5mult+0xa8>)
 8010f12:	3a01      	subs	r2, #1
 8010f14:	2300      	movs	r3, #0
 8010f16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010f1a:	f7ff fe9b 	bl	8010c54 <__multadd>
 8010f1e:	4607      	mov	r7, r0
 8010f20:	10ad      	asrs	r5, r5, #2
 8010f22:	d03d      	beq.n	8010fa0 <__pow5mult+0xa0>
 8010f24:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010f26:	b97c      	cbnz	r4, 8010f48 <__pow5mult+0x48>
 8010f28:	2010      	movs	r0, #16
 8010f2a:	f7fd fd9b 	bl	800ea64 <malloc>
 8010f2e:	4602      	mov	r2, r0
 8010f30:	6270      	str	r0, [r6, #36]	; 0x24
 8010f32:	b928      	cbnz	r0, 8010f40 <__pow5mult+0x40>
 8010f34:	4b1d      	ldr	r3, [pc, #116]	; (8010fac <__pow5mult+0xac>)
 8010f36:	481e      	ldr	r0, [pc, #120]	; (8010fb0 <__pow5mult+0xb0>)
 8010f38:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010f3c:	f000 fcd2 	bl	80118e4 <__assert_func>
 8010f40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010f44:	6004      	str	r4, [r0, #0]
 8010f46:	60c4      	str	r4, [r0, #12]
 8010f48:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010f4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010f50:	b94c      	cbnz	r4, 8010f66 <__pow5mult+0x66>
 8010f52:	f240 2171 	movw	r1, #625	; 0x271
 8010f56:	4630      	mov	r0, r6
 8010f58:	f7ff ff12 	bl	8010d80 <__i2b>
 8010f5c:	2300      	movs	r3, #0
 8010f5e:	f8c8 0008 	str.w	r0, [r8, #8]
 8010f62:	4604      	mov	r4, r0
 8010f64:	6003      	str	r3, [r0, #0]
 8010f66:	f04f 0900 	mov.w	r9, #0
 8010f6a:	07eb      	lsls	r3, r5, #31
 8010f6c:	d50a      	bpl.n	8010f84 <__pow5mult+0x84>
 8010f6e:	4639      	mov	r1, r7
 8010f70:	4622      	mov	r2, r4
 8010f72:	4630      	mov	r0, r6
 8010f74:	f7ff ff1a 	bl	8010dac <__multiply>
 8010f78:	4639      	mov	r1, r7
 8010f7a:	4680      	mov	r8, r0
 8010f7c:	4630      	mov	r0, r6
 8010f7e:	f7ff fe47 	bl	8010c10 <_Bfree>
 8010f82:	4647      	mov	r7, r8
 8010f84:	106d      	asrs	r5, r5, #1
 8010f86:	d00b      	beq.n	8010fa0 <__pow5mult+0xa0>
 8010f88:	6820      	ldr	r0, [r4, #0]
 8010f8a:	b938      	cbnz	r0, 8010f9c <__pow5mult+0x9c>
 8010f8c:	4622      	mov	r2, r4
 8010f8e:	4621      	mov	r1, r4
 8010f90:	4630      	mov	r0, r6
 8010f92:	f7ff ff0b 	bl	8010dac <__multiply>
 8010f96:	6020      	str	r0, [r4, #0]
 8010f98:	f8c0 9000 	str.w	r9, [r0]
 8010f9c:	4604      	mov	r4, r0
 8010f9e:	e7e4      	b.n	8010f6a <__pow5mult+0x6a>
 8010fa0:	4638      	mov	r0, r7
 8010fa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010fa6:	bf00      	nop
 8010fa8:	08012af8 	.word	0x08012af8
 8010fac:	08012926 	.word	0x08012926
 8010fb0:	080129a9 	.word	0x080129a9

08010fb4 <__lshift>:
 8010fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010fb8:	460c      	mov	r4, r1
 8010fba:	6849      	ldr	r1, [r1, #4]
 8010fbc:	6923      	ldr	r3, [r4, #16]
 8010fbe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010fc2:	68a3      	ldr	r3, [r4, #8]
 8010fc4:	4607      	mov	r7, r0
 8010fc6:	4691      	mov	r9, r2
 8010fc8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010fcc:	f108 0601 	add.w	r6, r8, #1
 8010fd0:	42b3      	cmp	r3, r6
 8010fd2:	db0b      	blt.n	8010fec <__lshift+0x38>
 8010fd4:	4638      	mov	r0, r7
 8010fd6:	f7ff fddb 	bl	8010b90 <_Balloc>
 8010fda:	4605      	mov	r5, r0
 8010fdc:	b948      	cbnz	r0, 8010ff2 <__lshift+0x3e>
 8010fde:	4602      	mov	r2, r0
 8010fe0:	4b2a      	ldr	r3, [pc, #168]	; (801108c <__lshift+0xd8>)
 8010fe2:	482b      	ldr	r0, [pc, #172]	; (8011090 <__lshift+0xdc>)
 8010fe4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010fe8:	f000 fc7c 	bl	80118e4 <__assert_func>
 8010fec:	3101      	adds	r1, #1
 8010fee:	005b      	lsls	r3, r3, #1
 8010ff0:	e7ee      	b.n	8010fd0 <__lshift+0x1c>
 8010ff2:	2300      	movs	r3, #0
 8010ff4:	f100 0114 	add.w	r1, r0, #20
 8010ff8:	f100 0210 	add.w	r2, r0, #16
 8010ffc:	4618      	mov	r0, r3
 8010ffe:	4553      	cmp	r3, sl
 8011000:	db37      	blt.n	8011072 <__lshift+0xbe>
 8011002:	6920      	ldr	r0, [r4, #16]
 8011004:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011008:	f104 0314 	add.w	r3, r4, #20
 801100c:	f019 091f 	ands.w	r9, r9, #31
 8011010:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011014:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011018:	d02f      	beq.n	801107a <__lshift+0xc6>
 801101a:	f1c9 0e20 	rsb	lr, r9, #32
 801101e:	468a      	mov	sl, r1
 8011020:	f04f 0c00 	mov.w	ip, #0
 8011024:	681a      	ldr	r2, [r3, #0]
 8011026:	fa02 f209 	lsl.w	r2, r2, r9
 801102a:	ea42 020c 	orr.w	r2, r2, ip
 801102e:	f84a 2b04 	str.w	r2, [sl], #4
 8011032:	f853 2b04 	ldr.w	r2, [r3], #4
 8011036:	4298      	cmp	r0, r3
 8011038:	fa22 fc0e 	lsr.w	ip, r2, lr
 801103c:	d8f2      	bhi.n	8011024 <__lshift+0x70>
 801103e:	1b03      	subs	r3, r0, r4
 8011040:	3b15      	subs	r3, #21
 8011042:	f023 0303 	bic.w	r3, r3, #3
 8011046:	3304      	adds	r3, #4
 8011048:	f104 0215 	add.w	r2, r4, #21
 801104c:	4290      	cmp	r0, r2
 801104e:	bf38      	it	cc
 8011050:	2304      	movcc	r3, #4
 8011052:	f841 c003 	str.w	ip, [r1, r3]
 8011056:	f1bc 0f00 	cmp.w	ip, #0
 801105a:	d001      	beq.n	8011060 <__lshift+0xac>
 801105c:	f108 0602 	add.w	r6, r8, #2
 8011060:	3e01      	subs	r6, #1
 8011062:	4638      	mov	r0, r7
 8011064:	612e      	str	r6, [r5, #16]
 8011066:	4621      	mov	r1, r4
 8011068:	f7ff fdd2 	bl	8010c10 <_Bfree>
 801106c:	4628      	mov	r0, r5
 801106e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011072:	f842 0f04 	str.w	r0, [r2, #4]!
 8011076:	3301      	adds	r3, #1
 8011078:	e7c1      	b.n	8010ffe <__lshift+0x4a>
 801107a:	3904      	subs	r1, #4
 801107c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011080:	f841 2f04 	str.w	r2, [r1, #4]!
 8011084:	4298      	cmp	r0, r3
 8011086:	d8f9      	bhi.n	801107c <__lshift+0xc8>
 8011088:	e7ea      	b.n	8011060 <__lshift+0xac>
 801108a:	bf00      	nop
 801108c:	08012998 	.word	0x08012998
 8011090:	080129a9 	.word	0x080129a9

08011094 <__mcmp>:
 8011094:	b530      	push	{r4, r5, lr}
 8011096:	6902      	ldr	r2, [r0, #16]
 8011098:	690c      	ldr	r4, [r1, #16]
 801109a:	1b12      	subs	r2, r2, r4
 801109c:	d10e      	bne.n	80110bc <__mcmp+0x28>
 801109e:	f100 0314 	add.w	r3, r0, #20
 80110a2:	3114      	adds	r1, #20
 80110a4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80110a8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80110ac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80110b0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80110b4:	42a5      	cmp	r5, r4
 80110b6:	d003      	beq.n	80110c0 <__mcmp+0x2c>
 80110b8:	d305      	bcc.n	80110c6 <__mcmp+0x32>
 80110ba:	2201      	movs	r2, #1
 80110bc:	4610      	mov	r0, r2
 80110be:	bd30      	pop	{r4, r5, pc}
 80110c0:	4283      	cmp	r3, r0
 80110c2:	d3f3      	bcc.n	80110ac <__mcmp+0x18>
 80110c4:	e7fa      	b.n	80110bc <__mcmp+0x28>
 80110c6:	f04f 32ff 	mov.w	r2, #4294967295
 80110ca:	e7f7      	b.n	80110bc <__mcmp+0x28>

080110cc <__mdiff>:
 80110cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110d0:	460c      	mov	r4, r1
 80110d2:	4606      	mov	r6, r0
 80110d4:	4611      	mov	r1, r2
 80110d6:	4620      	mov	r0, r4
 80110d8:	4690      	mov	r8, r2
 80110da:	f7ff ffdb 	bl	8011094 <__mcmp>
 80110de:	1e05      	subs	r5, r0, #0
 80110e0:	d110      	bne.n	8011104 <__mdiff+0x38>
 80110e2:	4629      	mov	r1, r5
 80110e4:	4630      	mov	r0, r6
 80110e6:	f7ff fd53 	bl	8010b90 <_Balloc>
 80110ea:	b930      	cbnz	r0, 80110fa <__mdiff+0x2e>
 80110ec:	4b3a      	ldr	r3, [pc, #232]	; (80111d8 <__mdiff+0x10c>)
 80110ee:	4602      	mov	r2, r0
 80110f0:	f240 2132 	movw	r1, #562	; 0x232
 80110f4:	4839      	ldr	r0, [pc, #228]	; (80111dc <__mdiff+0x110>)
 80110f6:	f000 fbf5 	bl	80118e4 <__assert_func>
 80110fa:	2301      	movs	r3, #1
 80110fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011100:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011104:	bfa4      	itt	ge
 8011106:	4643      	movge	r3, r8
 8011108:	46a0      	movge	r8, r4
 801110a:	4630      	mov	r0, r6
 801110c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011110:	bfa6      	itte	ge
 8011112:	461c      	movge	r4, r3
 8011114:	2500      	movge	r5, #0
 8011116:	2501      	movlt	r5, #1
 8011118:	f7ff fd3a 	bl	8010b90 <_Balloc>
 801111c:	b920      	cbnz	r0, 8011128 <__mdiff+0x5c>
 801111e:	4b2e      	ldr	r3, [pc, #184]	; (80111d8 <__mdiff+0x10c>)
 8011120:	4602      	mov	r2, r0
 8011122:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011126:	e7e5      	b.n	80110f4 <__mdiff+0x28>
 8011128:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801112c:	6926      	ldr	r6, [r4, #16]
 801112e:	60c5      	str	r5, [r0, #12]
 8011130:	f104 0914 	add.w	r9, r4, #20
 8011134:	f108 0514 	add.w	r5, r8, #20
 8011138:	f100 0e14 	add.w	lr, r0, #20
 801113c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011140:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011144:	f108 0210 	add.w	r2, r8, #16
 8011148:	46f2      	mov	sl, lr
 801114a:	2100      	movs	r1, #0
 801114c:	f859 3b04 	ldr.w	r3, [r9], #4
 8011150:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011154:	fa1f f883 	uxth.w	r8, r3
 8011158:	fa11 f18b 	uxtah	r1, r1, fp
 801115c:	0c1b      	lsrs	r3, r3, #16
 801115e:	eba1 0808 	sub.w	r8, r1, r8
 8011162:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011166:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801116a:	fa1f f888 	uxth.w	r8, r8
 801116e:	1419      	asrs	r1, r3, #16
 8011170:	454e      	cmp	r6, r9
 8011172:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011176:	f84a 3b04 	str.w	r3, [sl], #4
 801117a:	d8e7      	bhi.n	801114c <__mdiff+0x80>
 801117c:	1b33      	subs	r3, r6, r4
 801117e:	3b15      	subs	r3, #21
 8011180:	f023 0303 	bic.w	r3, r3, #3
 8011184:	3304      	adds	r3, #4
 8011186:	3415      	adds	r4, #21
 8011188:	42a6      	cmp	r6, r4
 801118a:	bf38      	it	cc
 801118c:	2304      	movcc	r3, #4
 801118e:	441d      	add	r5, r3
 8011190:	4473      	add	r3, lr
 8011192:	469e      	mov	lr, r3
 8011194:	462e      	mov	r6, r5
 8011196:	4566      	cmp	r6, ip
 8011198:	d30e      	bcc.n	80111b8 <__mdiff+0xec>
 801119a:	f10c 0203 	add.w	r2, ip, #3
 801119e:	1b52      	subs	r2, r2, r5
 80111a0:	f022 0203 	bic.w	r2, r2, #3
 80111a4:	3d03      	subs	r5, #3
 80111a6:	45ac      	cmp	ip, r5
 80111a8:	bf38      	it	cc
 80111aa:	2200      	movcc	r2, #0
 80111ac:	441a      	add	r2, r3
 80111ae:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80111b2:	b17b      	cbz	r3, 80111d4 <__mdiff+0x108>
 80111b4:	6107      	str	r7, [r0, #16]
 80111b6:	e7a3      	b.n	8011100 <__mdiff+0x34>
 80111b8:	f856 8b04 	ldr.w	r8, [r6], #4
 80111bc:	fa11 f288 	uxtah	r2, r1, r8
 80111c0:	1414      	asrs	r4, r2, #16
 80111c2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80111c6:	b292      	uxth	r2, r2
 80111c8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80111cc:	f84e 2b04 	str.w	r2, [lr], #4
 80111d0:	1421      	asrs	r1, r4, #16
 80111d2:	e7e0      	b.n	8011196 <__mdiff+0xca>
 80111d4:	3f01      	subs	r7, #1
 80111d6:	e7ea      	b.n	80111ae <__mdiff+0xe2>
 80111d8:	08012998 	.word	0x08012998
 80111dc:	080129a9 	.word	0x080129a9

080111e0 <__d2b>:
 80111e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80111e4:	4689      	mov	r9, r1
 80111e6:	2101      	movs	r1, #1
 80111e8:	ec57 6b10 	vmov	r6, r7, d0
 80111ec:	4690      	mov	r8, r2
 80111ee:	f7ff fccf 	bl	8010b90 <_Balloc>
 80111f2:	4604      	mov	r4, r0
 80111f4:	b930      	cbnz	r0, 8011204 <__d2b+0x24>
 80111f6:	4602      	mov	r2, r0
 80111f8:	4b25      	ldr	r3, [pc, #148]	; (8011290 <__d2b+0xb0>)
 80111fa:	4826      	ldr	r0, [pc, #152]	; (8011294 <__d2b+0xb4>)
 80111fc:	f240 310a 	movw	r1, #778	; 0x30a
 8011200:	f000 fb70 	bl	80118e4 <__assert_func>
 8011204:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011208:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801120c:	bb35      	cbnz	r5, 801125c <__d2b+0x7c>
 801120e:	2e00      	cmp	r6, #0
 8011210:	9301      	str	r3, [sp, #4]
 8011212:	d028      	beq.n	8011266 <__d2b+0x86>
 8011214:	4668      	mov	r0, sp
 8011216:	9600      	str	r6, [sp, #0]
 8011218:	f7ff fd82 	bl	8010d20 <__lo0bits>
 801121c:	9900      	ldr	r1, [sp, #0]
 801121e:	b300      	cbz	r0, 8011262 <__d2b+0x82>
 8011220:	9a01      	ldr	r2, [sp, #4]
 8011222:	f1c0 0320 	rsb	r3, r0, #32
 8011226:	fa02 f303 	lsl.w	r3, r2, r3
 801122a:	430b      	orrs	r3, r1
 801122c:	40c2      	lsrs	r2, r0
 801122e:	6163      	str	r3, [r4, #20]
 8011230:	9201      	str	r2, [sp, #4]
 8011232:	9b01      	ldr	r3, [sp, #4]
 8011234:	61a3      	str	r3, [r4, #24]
 8011236:	2b00      	cmp	r3, #0
 8011238:	bf14      	ite	ne
 801123a:	2202      	movne	r2, #2
 801123c:	2201      	moveq	r2, #1
 801123e:	6122      	str	r2, [r4, #16]
 8011240:	b1d5      	cbz	r5, 8011278 <__d2b+0x98>
 8011242:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011246:	4405      	add	r5, r0
 8011248:	f8c9 5000 	str.w	r5, [r9]
 801124c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011250:	f8c8 0000 	str.w	r0, [r8]
 8011254:	4620      	mov	r0, r4
 8011256:	b003      	add	sp, #12
 8011258:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801125c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011260:	e7d5      	b.n	801120e <__d2b+0x2e>
 8011262:	6161      	str	r1, [r4, #20]
 8011264:	e7e5      	b.n	8011232 <__d2b+0x52>
 8011266:	a801      	add	r0, sp, #4
 8011268:	f7ff fd5a 	bl	8010d20 <__lo0bits>
 801126c:	9b01      	ldr	r3, [sp, #4]
 801126e:	6163      	str	r3, [r4, #20]
 8011270:	2201      	movs	r2, #1
 8011272:	6122      	str	r2, [r4, #16]
 8011274:	3020      	adds	r0, #32
 8011276:	e7e3      	b.n	8011240 <__d2b+0x60>
 8011278:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801127c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011280:	f8c9 0000 	str.w	r0, [r9]
 8011284:	6918      	ldr	r0, [r3, #16]
 8011286:	f7ff fd2b 	bl	8010ce0 <__hi0bits>
 801128a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801128e:	e7df      	b.n	8011250 <__d2b+0x70>
 8011290:	08012998 	.word	0x08012998
 8011294:	080129a9 	.word	0x080129a9

08011298 <_calloc_r>:
 8011298:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801129a:	fba1 2402 	umull	r2, r4, r1, r2
 801129e:	b94c      	cbnz	r4, 80112b4 <_calloc_r+0x1c>
 80112a0:	4611      	mov	r1, r2
 80112a2:	9201      	str	r2, [sp, #4]
 80112a4:	f7fd fc68 	bl	800eb78 <_malloc_r>
 80112a8:	9a01      	ldr	r2, [sp, #4]
 80112aa:	4605      	mov	r5, r0
 80112ac:	b930      	cbnz	r0, 80112bc <_calloc_r+0x24>
 80112ae:	4628      	mov	r0, r5
 80112b0:	b003      	add	sp, #12
 80112b2:	bd30      	pop	{r4, r5, pc}
 80112b4:	220c      	movs	r2, #12
 80112b6:	6002      	str	r2, [r0, #0]
 80112b8:	2500      	movs	r5, #0
 80112ba:	e7f8      	b.n	80112ae <_calloc_r+0x16>
 80112bc:	4621      	mov	r1, r4
 80112be:	f7fd fbe7 	bl	800ea90 <memset>
 80112c2:	e7f4      	b.n	80112ae <_calloc_r+0x16>

080112c4 <__ssputs_r>:
 80112c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80112c8:	688e      	ldr	r6, [r1, #8]
 80112ca:	429e      	cmp	r6, r3
 80112cc:	4682      	mov	sl, r0
 80112ce:	460c      	mov	r4, r1
 80112d0:	4690      	mov	r8, r2
 80112d2:	461f      	mov	r7, r3
 80112d4:	d838      	bhi.n	8011348 <__ssputs_r+0x84>
 80112d6:	898a      	ldrh	r2, [r1, #12]
 80112d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80112dc:	d032      	beq.n	8011344 <__ssputs_r+0x80>
 80112de:	6825      	ldr	r5, [r4, #0]
 80112e0:	6909      	ldr	r1, [r1, #16]
 80112e2:	eba5 0901 	sub.w	r9, r5, r1
 80112e6:	6965      	ldr	r5, [r4, #20]
 80112e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80112ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80112f0:	3301      	adds	r3, #1
 80112f2:	444b      	add	r3, r9
 80112f4:	106d      	asrs	r5, r5, #1
 80112f6:	429d      	cmp	r5, r3
 80112f8:	bf38      	it	cc
 80112fa:	461d      	movcc	r5, r3
 80112fc:	0553      	lsls	r3, r2, #21
 80112fe:	d531      	bpl.n	8011364 <__ssputs_r+0xa0>
 8011300:	4629      	mov	r1, r5
 8011302:	f7fd fc39 	bl	800eb78 <_malloc_r>
 8011306:	4606      	mov	r6, r0
 8011308:	b950      	cbnz	r0, 8011320 <__ssputs_r+0x5c>
 801130a:	230c      	movs	r3, #12
 801130c:	f8ca 3000 	str.w	r3, [sl]
 8011310:	89a3      	ldrh	r3, [r4, #12]
 8011312:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011316:	81a3      	strh	r3, [r4, #12]
 8011318:	f04f 30ff 	mov.w	r0, #4294967295
 801131c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011320:	6921      	ldr	r1, [r4, #16]
 8011322:	464a      	mov	r2, r9
 8011324:	f7fd fba6 	bl	800ea74 <memcpy>
 8011328:	89a3      	ldrh	r3, [r4, #12]
 801132a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801132e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011332:	81a3      	strh	r3, [r4, #12]
 8011334:	6126      	str	r6, [r4, #16]
 8011336:	6165      	str	r5, [r4, #20]
 8011338:	444e      	add	r6, r9
 801133a:	eba5 0509 	sub.w	r5, r5, r9
 801133e:	6026      	str	r6, [r4, #0]
 8011340:	60a5      	str	r5, [r4, #8]
 8011342:	463e      	mov	r6, r7
 8011344:	42be      	cmp	r6, r7
 8011346:	d900      	bls.n	801134a <__ssputs_r+0x86>
 8011348:	463e      	mov	r6, r7
 801134a:	6820      	ldr	r0, [r4, #0]
 801134c:	4632      	mov	r2, r6
 801134e:	4641      	mov	r1, r8
 8011350:	f000 fb2c 	bl	80119ac <memmove>
 8011354:	68a3      	ldr	r3, [r4, #8]
 8011356:	1b9b      	subs	r3, r3, r6
 8011358:	60a3      	str	r3, [r4, #8]
 801135a:	6823      	ldr	r3, [r4, #0]
 801135c:	4433      	add	r3, r6
 801135e:	6023      	str	r3, [r4, #0]
 8011360:	2000      	movs	r0, #0
 8011362:	e7db      	b.n	801131c <__ssputs_r+0x58>
 8011364:	462a      	mov	r2, r5
 8011366:	f000 fb3b 	bl	80119e0 <_realloc_r>
 801136a:	4606      	mov	r6, r0
 801136c:	2800      	cmp	r0, #0
 801136e:	d1e1      	bne.n	8011334 <__ssputs_r+0x70>
 8011370:	6921      	ldr	r1, [r4, #16]
 8011372:	4650      	mov	r0, sl
 8011374:	f7fd fb94 	bl	800eaa0 <_free_r>
 8011378:	e7c7      	b.n	801130a <__ssputs_r+0x46>
	...

0801137c <_svfiprintf_r>:
 801137c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011380:	4698      	mov	r8, r3
 8011382:	898b      	ldrh	r3, [r1, #12]
 8011384:	061b      	lsls	r3, r3, #24
 8011386:	b09d      	sub	sp, #116	; 0x74
 8011388:	4607      	mov	r7, r0
 801138a:	460d      	mov	r5, r1
 801138c:	4614      	mov	r4, r2
 801138e:	d50e      	bpl.n	80113ae <_svfiprintf_r+0x32>
 8011390:	690b      	ldr	r3, [r1, #16]
 8011392:	b963      	cbnz	r3, 80113ae <_svfiprintf_r+0x32>
 8011394:	2140      	movs	r1, #64	; 0x40
 8011396:	f7fd fbef 	bl	800eb78 <_malloc_r>
 801139a:	6028      	str	r0, [r5, #0]
 801139c:	6128      	str	r0, [r5, #16]
 801139e:	b920      	cbnz	r0, 80113aa <_svfiprintf_r+0x2e>
 80113a0:	230c      	movs	r3, #12
 80113a2:	603b      	str	r3, [r7, #0]
 80113a4:	f04f 30ff 	mov.w	r0, #4294967295
 80113a8:	e0d1      	b.n	801154e <_svfiprintf_r+0x1d2>
 80113aa:	2340      	movs	r3, #64	; 0x40
 80113ac:	616b      	str	r3, [r5, #20]
 80113ae:	2300      	movs	r3, #0
 80113b0:	9309      	str	r3, [sp, #36]	; 0x24
 80113b2:	2320      	movs	r3, #32
 80113b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80113b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80113bc:	2330      	movs	r3, #48	; 0x30
 80113be:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8011568 <_svfiprintf_r+0x1ec>
 80113c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80113c6:	f04f 0901 	mov.w	r9, #1
 80113ca:	4623      	mov	r3, r4
 80113cc:	469a      	mov	sl, r3
 80113ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80113d2:	b10a      	cbz	r2, 80113d8 <_svfiprintf_r+0x5c>
 80113d4:	2a25      	cmp	r2, #37	; 0x25
 80113d6:	d1f9      	bne.n	80113cc <_svfiprintf_r+0x50>
 80113d8:	ebba 0b04 	subs.w	fp, sl, r4
 80113dc:	d00b      	beq.n	80113f6 <_svfiprintf_r+0x7a>
 80113de:	465b      	mov	r3, fp
 80113e0:	4622      	mov	r2, r4
 80113e2:	4629      	mov	r1, r5
 80113e4:	4638      	mov	r0, r7
 80113e6:	f7ff ff6d 	bl	80112c4 <__ssputs_r>
 80113ea:	3001      	adds	r0, #1
 80113ec:	f000 80aa 	beq.w	8011544 <_svfiprintf_r+0x1c8>
 80113f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80113f2:	445a      	add	r2, fp
 80113f4:	9209      	str	r2, [sp, #36]	; 0x24
 80113f6:	f89a 3000 	ldrb.w	r3, [sl]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	f000 80a2 	beq.w	8011544 <_svfiprintf_r+0x1c8>
 8011400:	2300      	movs	r3, #0
 8011402:	f04f 32ff 	mov.w	r2, #4294967295
 8011406:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801140a:	f10a 0a01 	add.w	sl, sl, #1
 801140e:	9304      	str	r3, [sp, #16]
 8011410:	9307      	str	r3, [sp, #28]
 8011412:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011416:	931a      	str	r3, [sp, #104]	; 0x68
 8011418:	4654      	mov	r4, sl
 801141a:	2205      	movs	r2, #5
 801141c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011420:	4851      	ldr	r0, [pc, #324]	; (8011568 <_svfiprintf_r+0x1ec>)
 8011422:	f7ee fedd 	bl	80001e0 <memchr>
 8011426:	9a04      	ldr	r2, [sp, #16]
 8011428:	b9d8      	cbnz	r0, 8011462 <_svfiprintf_r+0xe6>
 801142a:	06d0      	lsls	r0, r2, #27
 801142c:	bf44      	itt	mi
 801142e:	2320      	movmi	r3, #32
 8011430:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011434:	0711      	lsls	r1, r2, #28
 8011436:	bf44      	itt	mi
 8011438:	232b      	movmi	r3, #43	; 0x2b
 801143a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801143e:	f89a 3000 	ldrb.w	r3, [sl]
 8011442:	2b2a      	cmp	r3, #42	; 0x2a
 8011444:	d015      	beq.n	8011472 <_svfiprintf_r+0xf6>
 8011446:	9a07      	ldr	r2, [sp, #28]
 8011448:	4654      	mov	r4, sl
 801144a:	2000      	movs	r0, #0
 801144c:	f04f 0c0a 	mov.w	ip, #10
 8011450:	4621      	mov	r1, r4
 8011452:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011456:	3b30      	subs	r3, #48	; 0x30
 8011458:	2b09      	cmp	r3, #9
 801145a:	d94e      	bls.n	80114fa <_svfiprintf_r+0x17e>
 801145c:	b1b0      	cbz	r0, 801148c <_svfiprintf_r+0x110>
 801145e:	9207      	str	r2, [sp, #28]
 8011460:	e014      	b.n	801148c <_svfiprintf_r+0x110>
 8011462:	eba0 0308 	sub.w	r3, r0, r8
 8011466:	fa09 f303 	lsl.w	r3, r9, r3
 801146a:	4313      	orrs	r3, r2
 801146c:	9304      	str	r3, [sp, #16]
 801146e:	46a2      	mov	sl, r4
 8011470:	e7d2      	b.n	8011418 <_svfiprintf_r+0x9c>
 8011472:	9b03      	ldr	r3, [sp, #12]
 8011474:	1d19      	adds	r1, r3, #4
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	9103      	str	r1, [sp, #12]
 801147a:	2b00      	cmp	r3, #0
 801147c:	bfbb      	ittet	lt
 801147e:	425b      	neglt	r3, r3
 8011480:	f042 0202 	orrlt.w	r2, r2, #2
 8011484:	9307      	strge	r3, [sp, #28]
 8011486:	9307      	strlt	r3, [sp, #28]
 8011488:	bfb8      	it	lt
 801148a:	9204      	strlt	r2, [sp, #16]
 801148c:	7823      	ldrb	r3, [r4, #0]
 801148e:	2b2e      	cmp	r3, #46	; 0x2e
 8011490:	d10c      	bne.n	80114ac <_svfiprintf_r+0x130>
 8011492:	7863      	ldrb	r3, [r4, #1]
 8011494:	2b2a      	cmp	r3, #42	; 0x2a
 8011496:	d135      	bne.n	8011504 <_svfiprintf_r+0x188>
 8011498:	9b03      	ldr	r3, [sp, #12]
 801149a:	1d1a      	adds	r2, r3, #4
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	9203      	str	r2, [sp, #12]
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	bfb8      	it	lt
 80114a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80114a8:	3402      	adds	r4, #2
 80114aa:	9305      	str	r3, [sp, #20]
 80114ac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8011578 <_svfiprintf_r+0x1fc>
 80114b0:	7821      	ldrb	r1, [r4, #0]
 80114b2:	2203      	movs	r2, #3
 80114b4:	4650      	mov	r0, sl
 80114b6:	f7ee fe93 	bl	80001e0 <memchr>
 80114ba:	b140      	cbz	r0, 80114ce <_svfiprintf_r+0x152>
 80114bc:	2340      	movs	r3, #64	; 0x40
 80114be:	eba0 000a 	sub.w	r0, r0, sl
 80114c2:	fa03 f000 	lsl.w	r0, r3, r0
 80114c6:	9b04      	ldr	r3, [sp, #16]
 80114c8:	4303      	orrs	r3, r0
 80114ca:	3401      	adds	r4, #1
 80114cc:	9304      	str	r3, [sp, #16]
 80114ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80114d2:	4826      	ldr	r0, [pc, #152]	; (801156c <_svfiprintf_r+0x1f0>)
 80114d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80114d8:	2206      	movs	r2, #6
 80114da:	f7ee fe81 	bl	80001e0 <memchr>
 80114de:	2800      	cmp	r0, #0
 80114e0:	d038      	beq.n	8011554 <_svfiprintf_r+0x1d8>
 80114e2:	4b23      	ldr	r3, [pc, #140]	; (8011570 <_svfiprintf_r+0x1f4>)
 80114e4:	bb1b      	cbnz	r3, 801152e <_svfiprintf_r+0x1b2>
 80114e6:	9b03      	ldr	r3, [sp, #12]
 80114e8:	3307      	adds	r3, #7
 80114ea:	f023 0307 	bic.w	r3, r3, #7
 80114ee:	3308      	adds	r3, #8
 80114f0:	9303      	str	r3, [sp, #12]
 80114f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80114f4:	4433      	add	r3, r6
 80114f6:	9309      	str	r3, [sp, #36]	; 0x24
 80114f8:	e767      	b.n	80113ca <_svfiprintf_r+0x4e>
 80114fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80114fe:	460c      	mov	r4, r1
 8011500:	2001      	movs	r0, #1
 8011502:	e7a5      	b.n	8011450 <_svfiprintf_r+0xd4>
 8011504:	2300      	movs	r3, #0
 8011506:	3401      	adds	r4, #1
 8011508:	9305      	str	r3, [sp, #20]
 801150a:	4619      	mov	r1, r3
 801150c:	f04f 0c0a 	mov.w	ip, #10
 8011510:	4620      	mov	r0, r4
 8011512:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011516:	3a30      	subs	r2, #48	; 0x30
 8011518:	2a09      	cmp	r2, #9
 801151a:	d903      	bls.n	8011524 <_svfiprintf_r+0x1a8>
 801151c:	2b00      	cmp	r3, #0
 801151e:	d0c5      	beq.n	80114ac <_svfiprintf_r+0x130>
 8011520:	9105      	str	r1, [sp, #20]
 8011522:	e7c3      	b.n	80114ac <_svfiprintf_r+0x130>
 8011524:	fb0c 2101 	mla	r1, ip, r1, r2
 8011528:	4604      	mov	r4, r0
 801152a:	2301      	movs	r3, #1
 801152c:	e7f0      	b.n	8011510 <_svfiprintf_r+0x194>
 801152e:	ab03      	add	r3, sp, #12
 8011530:	9300      	str	r3, [sp, #0]
 8011532:	462a      	mov	r2, r5
 8011534:	4b0f      	ldr	r3, [pc, #60]	; (8011574 <_svfiprintf_r+0x1f8>)
 8011536:	a904      	add	r1, sp, #16
 8011538:	4638      	mov	r0, r7
 801153a:	f7fd fc31 	bl	800eda0 <_printf_float>
 801153e:	1c42      	adds	r2, r0, #1
 8011540:	4606      	mov	r6, r0
 8011542:	d1d6      	bne.n	80114f2 <_svfiprintf_r+0x176>
 8011544:	89ab      	ldrh	r3, [r5, #12]
 8011546:	065b      	lsls	r3, r3, #25
 8011548:	f53f af2c 	bmi.w	80113a4 <_svfiprintf_r+0x28>
 801154c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801154e:	b01d      	add	sp, #116	; 0x74
 8011550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011554:	ab03      	add	r3, sp, #12
 8011556:	9300      	str	r3, [sp, #0]
 8011558:	462a      	mov	r2, r5
 801155a:	4b06      	ldr	r3, [pc, #24]	; (8011574 <_svfiprintf_r+0x1f8>)
 801155c:	a904      	add	r1, sp, #16
 801155e:	4638      	mov	r0, r7
 8011560:	f7fd fec2 	bl	800f2e8 <_printf_i>
 8011564:	e7eb      	b.n	801153e <_svfiprintf_r+0x1c2>
 8011566:	bf00      	nop
 8011568:	08012b04 	.word	0x08012b04
 801156c:	08012b0e 	.word	0x08012b0e
 8011570:	0800eda1 	.word	0x0800eda1
 8011574:	080112c5 	.word	0x080112c5
 8011578:	08012b0a 	.word	0x08012b0a

0801157c <__sfputc_r>:
 801157c:	6893      	ldr	r3, [r2, #8]
 801157e:	3b01      	subs	r3, #1
 8011580:	2b00      	cmp	r3, #0
 8011582:	b410      	push	{r4}
 8011584:	6093      	str	r3, [r2, #8]
 8011586:	da08      	bge.n	801159a <__sfputc_r+0x1e>
 8011588:	6994      	ldr	r4, [r2, #24]
 801158a:	42a3      	cmp	r3, r4
 801158c:	db01      	blt.n	8011592 <__sfputc_r+0x16>
 801158e:	290a      	cmp	r1, #10
 8011590:	d103      	bne.n	801159a <__sfputc_r+0x1e>
 8011592:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011596:	f7fe ba53 	b.w	800fa40 <__swbuf_r>
 801159a:	6813      	ldr	r3, [r2, #0]
 801159c:	1c58      	adds	r0, r3, #1
 801159e:	6010      	str	r0, [r2, #0]
 80115a0:	7019      	strb	r1, [r3, #0]
 80115a2:	4608      	mov	r0, r1
 80115a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80115a8:	4770      	bx	lr

080115aa <__sfputs_r>:
 80115aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115ac:	4606      	mov	r6, r0
 80115ae:	460f      	mov	r7, r1
 80115b0:	4614      	mov	r4, r2
 80115b2:	18d5      	adds	r5, r2, r3
 80115b4:	42ac      	cmp	r4, r5
 80115b6:	d101      	bne.n	80115bc <__sfputs_r+0x12>
 80115b8:	2000      	movs	r0, #0
 80115ba:	e007      	b.n	80115cc <__sfputs_r+0x22>
 80115bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115c0:	463a      	mov	r2, r7
 80115c2:	4630      	mov	r0, r6
 80115c4:	f7ff ffda 	bl	801157c <__sfputc_r>
 80115c8:	1c43      	adds	r3, r0, #1
 80115ca:	d1f3      	bne.n	80115b4 <__sfputs_r+0xa>
 80115cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080115d0 <_vfiprintf_r>:
 80115d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115d4:	460d      	mov	r5, r1
 80115d6:	b09d      	sub	sp, #116	; 0x74
 80115d8:	4614      	mov	r4, r2
 80115da:	4698      	mov	r8, r3
 80115dc:	4606      	mov	r6, r0
 80115de:	b118      	cbz	r0, 80115e8 <_vfiprintf_r+0x18>
 80115e0:	6983      	ldr	r3, [r0, #24]
 80115e2:	b90b      	cbnz	r3, 80115e8 <_vfiprintf_r+0x18>
 80115e4:	f7fd f97c 	bl	800e8e0 <__sinit>
 80115e8:	4b89      	ldr	r3, [pc, #548]	; (8011810 <_vfiprintf_r+0x240>)
 80115ea:	429d      	cmp	r5, r3
 80115ec:	d11b      	bne.n	8011626 <_vfiprintf_r+0x56>
 80115ee:	6875      	ldr	r5, [r6, #4]
 80115f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80115f2:	07d9      	lsls	r1, r3, #31
 80115f4:	d405      	bmi.n	8011602 <_vfiprintf_r+0x32>
 80115f6:	89ab      	ldrh	r3, [r5, #12]
 80115f8:	059a      	lsls	r2, r3, #22
 80115fa:	d402      	bmi.n	8011602 <_vfiprintf_r+0x32>
 80115fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80115fe:	f7f3 fa01 	bl	8004a04 <__retarget_lock_acquire_recursive>
 8011602:	89ab      	ldrh	r3, [r5, #12]
 8011604:	071b      	lsls	r3, r3, #28
 8011606:	d501      	bpl.n	801160c <_vfiprintf_r+0x3c>
 8011608:	692b      	ldr	r3, [r5, #16]
 801160a:	b9eb      	cbnz	r3, 8011648 <_vfiprintf_r+0x78>
 801160c:	4629      	mov	r1, r5
 801160e:	4630      	mov	r0, r6
 8011610:	f7fe fa7a 	bl	800fb08 <__swsetup_r>
 8011614:	b1c0      	cbz	r0, 8011648 <_vfiprintf_r+0x78>
 8011616:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011618:	07dc      	lsls	r4, r3, #31
 801161a:	d50e      	bpl.n	801163a <_vfiprintf_r+0x6a>
 801161c:	f04f 30ff 	mov.w	r0, #4294967295
 8011620:	b01d      	add	sp, #116	; 0x74
 8011622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011626:	4b7b      	ldr	r3, [pc, #492]	; (8011814 <_vfiprintf_r+0x244>)
 8011628:	429d      	cmp	r5, r3
 801162a:	d101      	bne.n	8011630 <_vfiprintf_r+0x60>
 801162c:	68b5      	ldr	r5, [r6, #8]
 801162e:	e7df      	b.n	80115f0 <_vfiprintf_r+0x20>
 8011630:	4b79      	ldr	r3, [pc, #484]	; (8011818 <_vfiprintf_r+0x248>)
 8011632:	429d      	cmp	r5, r3
 8011634:	bf08      	it	eq
 8011636:	68f5      	ldreq	r5, [r6, #12]
 8011638:	e7da      	b.n	80115f0 <_vfiprintf_r+0x20>
 801163a:	89ab      	ldrh	r3, [r5, #12]
 801163c:	0598      	lsls	r0, r3, #22
 801163e:	d4ed      	bmi.n	801161c <_vfiprintf_r+0x4c>
 8011640:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011642:	f7f3 f9f3 	bl	8004a2c <__retarget_lock_release_recursive>
 8011646:	e7e9      	b.n	801161c <_vfiprintf_r+0x4c>
 8011648:	2300      	movs	r3, #0
 801164a:	9309      	str	r3, [sp, #36]	; 0x24
 801164c:	2320      	movs	r3, #32
 801164e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011652:	f8cd 800c 	str.w	r8, [sp, #12]
 8011656:	2330      	movs	r3, #48	; 0x30
 8011658:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801181c <_vfiprintf_r+0x24c>
 801165c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011660:	f04f 0901 	mov.w	r9, #1
 8011664:	4623      	mov	r3, r4
 8011666:	469a      	mov	sl, r3
 8011668:	f813 2b01 	ldrb.w	r2, [r3], #1
 801166c:	b10a      	cbz	r2, 8011672 <_vfiprintf_r+0xa2>
 801166e:	2a25      	cmp	r2, #37	; 0x25
 8011670:	d1f9      	bne.n	8011666 <_vfiprintf_r+0x96>
 8011672:	ebba 0b04 	subs.w	fp, sl, r4
 8011676:	d00b      	beq.n	8011690 <_vfiprintf_r+0xc0>
 8011678:	465b      	mov	r3, fp
 801167a:	4622      	mov	r2, r4
 801167c:	4629      	mov	r1, r5
 801167e:	4630      	mov	r0, r6
 8011680:	f7ff ff93 	bl	80115aa <__sfputs_r>
 8011684:	3001      	adds	r0, #1
 8011686:	f000 80aa 	beq.w	80117de <_vfiprintf_r+0x20e>
 801168a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801168c:	445a      	add	r2, fp
 801168e:	9209      	str	r2, [sp, #36]	; 0x24
 8011690:	f89a 3000 	ldrb.w	r3, [sl]
 8011694:	2b00      	cmp	r3, #0
 8011696:	f000 80a2 	beq.w	80117de <_vfiprintf_r+0x20e>
 801169a:	2300      	movs	r3, #0
 801169c:	f04f 32ff 	mov.w	r2, #4294967295
 80116a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80116a4:	f10a 0a01 	add.w	sl, sl, #1
 80116a8:	9304      	str	r3, [sp, #16]
 80116aa:	9307      	str	r3, [sp, #28]
 80116ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80116b0:	931a      	str	r3, [sp, #104]	; 0x68
 80116b2:	4654      	mov	r4, sl
 80116b4:	2205      	movs	r2, #5
 80116b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80116ba:	4858      	ldr	r0, [pc, #352]	; (801181c <_vfiprintf_r+0x24c>)
 80116bc:	f7ee fd90 	bl	80001e0 <memchr>
 80116c0:	9a04      	ldr	r2, [sp, #16]
 80116c2:	b9d8      	cbnz	r0, 80116fc <_vfiprintf_r+0x12c>
 80116c4:	06d1      	lsls	r1, r2, #27
 80116c6:	bf44      	itt	mi
 80116c8:	2320      	movmi	r3, #32
 80116ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80116ce:	0713      	lsls	r3, r2, #28
 80116d0:	bf44      	itt	mi
 80116d2:	232b      	movmi	r3, #43	; 0x2b
 80116d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80116d8:	f89a 3000 	ldrb.w	r3, [sl]
 80116dc:	2b2a      	cmp	r3, #42	; 0x2a
 80116de:	d015      	beq.n	801170c <_vfiprintf_r+0x13c>
 80116e0:	9a07      	ldr	r2, [sp, #28]
 80116e2:	4654      	mov	r4, sl
 80116e4:	2000      	movs	r0, #0
 80116e6:	f04f 0c0a 	mov.w	ip, #10
 80116ea:	4621      	mov	r1, r4
 80116ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80116f0:	3b30      	subs	r3, #48	; 0x30
 80116f2:	2b09      	cmp	r3, #9
 80116f4:	d94e      	bls.n	8011794 <_vfiprintf_r+0x1c4>
 80116f6:	b1b0      	cbz	r0, 8011726 <_vfiprintf_r+0x156>
 80116f8:	9207      	str	r2, [sp, #28]
 80116fa:	e014      	b.n	8011726 <_vfiprintf_r+0x156>
 80116fc:	eba0 0308 	sub.w	r3, r0, r8
 8011700:	fa09 f303 	lsl.w	r3, r9, r3
 8011704:	4313      	orrs	r3, r2
 8011706:	9304      	str	r3, [sp, #16]
 8011708:	46a2      	mov	sl, r4
 801170a:	e7d2      	b.n	80116b2 <_vfiprintf_r+0xe2>
 801170c:	9b03      	ldr	r3, [sp, #12]
 801170e:	1d19      	adds	r1, r3, #4
 8011710:	681b      	ldr	r3, [r3, #0]
 8011712:	9103      	str	r1, [sp, #12]
 8011714:	2b00      	cmp	r3, #0
 8011716:	bfbb      	ittet	lt
 8011718:	425b      	neglt	r3, r3
 801171a:	f042 0202 	orrlt.w	r2, r2, #2
 801171e:	9307      	strge	r3, [sp, #28]
 8011720:	9307      	strlt	r3, [sp, #28]
 8011722:	bfb8      	it	lt
 8011724:	9204      	strlt	r2, [sp, #16]
 8011726:	7823      	ldrb	r3, [r4, #0]
 8011728:	2b2e      	cmp	r3, #46	; 0x2e
 801172a:	d10c      	bne.n	8011746 <_vfiprintf_r+0x176>
 801172c:	7863      	ldrb	r3, [r4, #1]
 801172e:	2b2a      	cmp	r3, #42	; 0x2a
 8011730:	d135      	bne.n	801179e <_vfiprintf_r+0x1ce>
 8011732:	9b03      	ldr	r3, [sp, #12]
 8011734:	1d1a      	adds	r2, r3, #4
 8011736:	681b      	ldr	r3, [r3, #0]
 8011738:	9203      	str	r2, [sp, #12]
 801173a:	2b00      	cmp	r3, #0
 801173c:	bfb8      	it	lt
 801173e:	f04f 33ff 	movlt.w	r3, #4294967295
 8011742:	3402      	adds	r4, #2
 8011744:	9305      	str	r3, [sp, #20]
 8011746:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801182c <_vfiprintf_r+0x25c>
 801174a:	7821      	ldrb	r1, [r4, #0]
 801174c:	2203      	movs	r2, #3
 801174e:	4650      	mov	r0, sl
 8011750:	f7ee fd46 	bl	80001e0 <memchr>
 8011754:	b140      	cbz	r0, 8011768 <_vfiprintf_r+0x198>
 8011756:	2340      	movs	r3, #64	; 0x40
 8011758:	eba0 000a 	sub.w	r0, r0, sl
 801175c:	fa03 f000 	lsl.w	r0, r3, r0
 8011760:	9b04      	ldr	r3, [sp, #16]
 8011762:	4303      	orrs	r3, r0
 8011764:	3401      	adds	r4, #1
 8011766:	9304      	str	r3, [sp, #16]
 8011768:	f814 1b01 	ldrb.w	r1, [r4], #1
 801176c:	482c      	ldr	r0, [pc, #176]	; (8011820 <_vfiprintf_r+0x250>)
 801176e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011772:	2206      	movs	r2, #6
 8011774:	f7ee fd34 	bl	80001e0 <memchr>
 8011778:	2800      	cmp	r0, #0
 801177a:	d03f      	beq.n	80117fc <_vfiprintf_r+0x22c>
 801177c:	4b29      	ldr	r3, [pc, #164]	; (8011824 <_vfiprintf_r+0x254>)
 801177e:	bb1b      	cbnz	r3, 80117c8 <_vfiprintf_r+0x1f8>
 8011780:	9b03      	ldr	r3, [sp, #12]
 8011782:	3307      	adds	r3, #7
 8011784:	f023 0307 	bic.w	r3, r3, #7
 8011788:	3308      	adds	r3, #8
 801178a:	9303      	str	r3, [sp, #12]
 801178c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801178e:	443b      	add	r3, r7
 8011790:	9309      	str	r3, [sp, #36]	; 0x24
 8011792:	e767      	b.n	8011664 <_vfiprintf_r+0x94>
 8011794:	fb0c 3202 	mla	r2, ip, r2, r3
 8011798:	460c      	mov	r4, r1
 801179a:	2001      	movs	r0, #1
 801179c:	e7a5      	b.n	80116ea <_vfiprintf_r+0x11a>
 801179e:	2300      	movs	r3, #0
 80117a0:	3401      	adds	r4, #1
 80117a2:	9305      	str	r3, [sp, #20]
 80117a4:	4619      	mov	r1, r3
 80117a6:	f04f 0c0a 	mov.w	ip, #10
 80117aa:	4620      	mov	r0, r4
 80117ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80117b0:	3a30      	subs	r2, #48	; 0x30
 80117b2:	2a09      	cmp	r2, #9
 80117b4:	d903      	bls.n	80117be <_vfiprintf_r+0x1ee>
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d0c5      	beq.n	8011746 <_vfiprintf_r+0x176>
 80117ba:	9105      	str	r1, [sp, #20]
 80117bc:	e7c3      	b.n	8011746 <_vfiprintf_r+0x176>
 80117be:	fb0c 2101 	mla	r1, ip, r1, r2
 80117c2:	4604      	mov	r4, r0
 80117c4:	2301      	movs	r3, #1
 80117c6:	e7f0      	b.n	80117aa <_vfiprintf_r+0x1da>
 80117c8:	ab03      	add	r3, sp, #12
 80117ca:	9300      	str	r3, [sp, #0]
 80117cc:	462a      	mov	r2, r5
 80117ce:	4b16      	ldr	r3, [pc, #88]	; (8011828 <_vfiprintf_r+0x258>)
 80117d0:	a904      	add	r1, sp, #16
 80117d2:	4630      	mov	r0, r6
 80117d4:	f7fd fae4 	bl	800eda0 <_printf_float>
 80117d8:	4607      	mov	r7, r0
 80117da:	1c78      	adds	r0, r7, #1
 80117dc:	d1d6      	bne.n	801178c <_vfiprintf_r+0x1bc>
 80117de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80117e0:	07d9      	lsls	r1, r3, #31
 80117e2:	d405      	bmi.n	80117f0 <_vfiprintf_r+0x220>
 80117e4:	89ab      	ldrh	r3, [r5, #12]
 80117e6:	059a      	lsls	r2, r3, #22
 80117e8:	d402      	bmi.n	80117f0 <_vfiprintf_r+0x220>
 80117ea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80117ec:	f7f3 f91e 	bl	8004a2c <__retarget_lock_release_recursive>
 80117f0:	89ab      	ldrh	r3, [r5, #12]
 80117f2:	065b      	lsls	r3, r3, #25
 80117f4:	f53f af12 	bmi.w	801161c <_vfiprintf_r+0x4c>
 80117f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80117fa:	e711      	b.n	8011620 <_vfiprintf_r+0x50>
 80117fc:	ab03      	add	r3, sp, #12
 80117fe:	9300      	str	r3, [sp, #0]
 8011800:	462a      	mov	r2, r5
 8011802:	4b09      	ldr	r3, [pc, #36]	; (8011828 <_vfiprintf_r+0x258>)
 8011804:	a904      	add	r1, sp, #16
 8011806:	4630      	mov	r0, r6
 8011808:	f7fd fd6e 	bl	800f2e8 <_printf_i>
 801180c:	e7e4      	b.n	80117d8 <_vfiprintf_r+0x208>
 801180e:	bf00      	nop
 8011810:	080127a0 	.word	0x080127a0
 8011814:	080127c0 	.word	0x080127c0
 8011818:	08012780 	.word	0x08012780
 801181c:	08012b04 	.word	0x08012b04
 8011820:	08012b0e 	.word	0x08012b0e
 8011824:	0800eda1 	.word	0x0800eda1
 8011828:	080115ab 	.word	0x080115ab
 801182c:	08012b0a 	.word	0x08012b0a

08011830 <_putc_r>:
 8011830:	b570      	push	{r4, r5, r6, lr}
 8011832:	460d      	mov	r5, r1
 8011834:	4614      	mov	r4, r2
 8011836:	4606      	mov	r6, r0
 8011838:	b118      	cbz	r0, 8011842 <_putc_r+0x12>
 801183a:	6983      	ldr	r3, [r0, #24]
 801183c:	b90b      	cbnz	r3, 8011842 <_putc_r+0x12>
 801183e:	f7fd f84f 	bl	800e8e0 <__sinit>
 8011842:	4b1c      	ldr	r3, [pc, #112]	; (80118b4 <_putc_r+0x84>)
 8011844:	429c      	cmp	r4, r3
 8011846:	d124      	bne.n	8011892 <_putc_r+0x62>
 8011848:	6874      	ldr	r4, [r6, #4]
 801184a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801184c:	07d8      	lsls	r0, r3, #31
 801184e:	d405      	bmi.n	801185c <_putc_r+0x2c>
 8011850:	89a3      	ldrh	r3, [r4, #12]
 8011852:	0599      	lsls	r1, r3, #22
 8011854:	d402      	bmi.n	801185c <_putc_r+0x2c>
 8011856:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011858:	f7f3 f8d4 	bl	8004a04 <__retarget_lock_acquire_recursive>
 801185c:	68a3      	ldr	r3, [r4, #8]
 801185e:	3b01      	subs	r3, #1
 8011860:	2b00      	cmp	r3, #0
 8011862:	60a3      	str	r3, [r4, #8]
 8011864:	da05      	bge.n	8011872 <_putc_r+0x42>
 8011866:	69a2      	ldr	r2, [r4, #24]
 8011868:	4293      	cmp	r3, r2
 801186a:	db1c      	blt.n	80118a6 <_putc_r+0x76>
 801186c:	b2eb      	uxtb	r3, r5
 801186e:	2b0a      	cmp	r3, #10
 8011870:	d019      	beq.n	80118a6 <_putc_r+0x76>
 8011872:	6823      	ldr	r3, [r4, #0]
 8011874:	1c5a      	adds	r2, r3, #1
 8011876:	6022      	str	r2, [r4, #0]
 8011878:	701d      	strb	r5, [r3, #0]
 801187a:	b2ed      	uxtb	r5, r5
 801187c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801187e:	07da      	lsls	r2, r3, #31
 8011880:	d405      	bmi.n	801188e <_putc_r+0x5e>
 8011882:	89a3      	ldrh	r3, [r4, #12]
 8011884:	059b      	lsls	r3, r3, #22
 8011886:	d402      	bmi.n	801188e <_putc_r+0x5e>
 8011888:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801188a:	f7f3 f8cf 	bl	8004a2c <__retarget_lock_release_recursive>
 801188e:	4628      	mov	r0, r5
 8011890:	bd70      	pop	{r4, r5, r6, pc}
 8011892:	4b09      	ldr	r3, [pc, #36]	; (80118b8 <_putc_r+0x88>)
 8011894:	429c      	cmp	r4, r3
 8011896:	d101      	bne.n	801189c <_putc_r+0x6c>
 8011898:	68b4      	ldr	r4, [r6, #8]
 801189a:	e7d6      	b.n	801184a <_putc_r+0x1a>
 801189c:	4b07      	ldr	r3, [pc, #28]	; (80118bc <_putc_r+0x8c>)
 801189e:	429c      	cmp	r4, r3
 80118a0:	bf08      	it	eq
 80118a2:	68f4      	ldreq	r4, [r6, #12]
 80118a4:	e7d1      	b.n	801184a <_putc_r+0x1a>
 80118a6:	4629      	mov	r1, r5
 80118a8:	4622      	mov	r2, r4
 80118aa:	4630      	mov	r0, r6
 80118ac:	f7fe f8c8 	bl	800fa40 <__swbuf_r>
 80118b0:	4605      	mov	r5, r0
 80118b2:	e7e3      	b.n	801187c <_putc_r+0x4c>
 80118b4:	080127a0 	.word	0x080127a0
 80118b8:	080127c0 	.word	0x080127c0
 80118bc:	08012780 	.word	0x08012780

080118c0 <_read_r>:
 80118c0:	b538      	push	{r3, r4, r5, lr}
 80118c2:	4d07      	ldr	r5, [pc, #28]	; (80118e0 <_read_r+0x20>)
 80118c4:	4604      	mov	r4, r0
 80118c6:	4608      	mov	r0, r1
 80118c8:	4611      	mov	r1, r2
 80118ca:	2200      	movs	r2, #0
 80118cc:	602a      	str	r2, [r5, #0]
 80118ce:	461a      	mov	r2, r3
 80118d0:	f7f2 ff18 	bl	8004704 <_read>
 80118d4:	1c43      	adds	r3, r0, #1
 80118d6:	d102      	bne.n	80118de <_read_r+0x1e>
 80118d8:	682b      	ldr	r3, [r5, #0]
 80118da:	b103      	cbz	r3, 80118de <_read_r+0x1e>
 80118dc:	6023      	str	r3, [r4, #0]
 80118de:	bd38      	pop	{r3, r4, r5, pc}
 80118e0:	20005ab8 	.word	0x20005ab8

080118e4 <__assert_func>:
 80118e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80118e6:	4614      	mov	r4, r2
 80118e8:	461a      	mov	r2, r3
 80118ea:	4b09      	ldr	r3, [pc, #36]	; (8011910 <__assert_func+0x2c>)
 80118ec:	681b      	ldr	r3, [r3, #0]
 80118ee:	4605      	mov	r5, r0
 80118f0:	68d8      	ldr	r0, [r3, #12]
 80118f2:	b14c      	cbz	r4, 8011908 <__assert_func+0x24>
 80118f4:	4b07      	ldr	r3, [pc, #28]	; (8011914 <__assert_func+0x30>)
 80118f6:	9100      	str	r1, [sp, #0]
 80118f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80118fc:	4906      	ldr	r1, [pc, #24]	; (8011918 <__assert_func+0x34>)
 80118fe:	462b      	mov	r3, r5
 8011900:	f000 f80e 	bl	8011920 <fiprintf>
 8011904:	f7fc ff86 	bl	800e814 <abort>
 8011908:	4b04      	ldr	r3, [pc, #16]	; (801191c <__assert_func+0x38>)
 801190a:	461c      	mov	r4, r3
 801190c:	e7f3      	b.n	80118f6 <__assert_func+0x12>
 801190e:	bf00      	nop
 8011910:	2000006c 	.word	0x2000006c
 8011914:	08012b15 	.word	0x08012b15
 8011918:	08012b22 	.word	0x08012b22
 801191c:	08012b50 	.word	0x08012b50

08011920 <fiprintf>:
 8011920:	b40e      	push	{r1, r2, r3}
 8011922:	b503      	push	{r0, r1, lr}
 8011924:	4601      	mov	r1, r0
 8011926:	ab03      	add	r3, sp, #12
 8011928:	4805      	ldr	r0, [pc, #20]	; (8011940 <fiprintf+0x20>)
 801192a:	f853 2b04 	ldr.w	r2, [r3], #4
 801192e:	6800      	ldr	r0, [r0, #0]
 8011930:	9301      	str	r3, [sp, #4]
 8011932:	f7ff fe4d 	bl	80115d0 <_vfiprintf_r>
 8011936:	b002      	add	sp, #8
 8011938:	f85d eb04 	ldr.w	lr, [sp], #4
 801193c:	b003      	add	sp, #12
 801193e:	4770      	bx	lr
 8011940:	2000006c 	.word	0x2000006c

08011944 <_fstat_r>:
 8011944:	b538      	push	{r3, r4, r5, lr}
 8011946:	4d07      	ldr	r5, [pc, #28]	; (8011964 <_fstat_r+0x20>)
 8011948:	2300      	movs	r3, #0
 801194a:	4604      	mov	r4, r0
 801194c:	4608      	mov	r0, r1
 801194e:	4611      	mov	r1, r2
 8011950:	602b      	str	r3, [r5, #0]
 8011952:	f7f2 ff1c 	bl	800478e <_fstat>
 8011956:	1c43      	adds	r3, r0, #1
 8011958:	d102      	bne.n	8011960 <_fstat_r+0x1c>
 801195a:	682b      	ldr	r3, [r5, #0]
 801195c:	b103      	cbz	r3, 8011960 <_fstat_r+0x1c>
 801195e:	6023      	str	r3, [r4, #0]
 8011960:	bd38      	pop	{r3, r4, r5, pc}
 8011962:	bf00      	nop
 8011964:	20005ab8 	.word	0x20005ab8

08011968 <_isatty_r>:
 8011968:	b538      	push	{r3, r4, r5, lr}
 801196a:	4d06      	ldr	r5, [pc, #24]	; (8011984 <_isatty_r+0x1c>)
 801196c:	2300      	movs	r3, #0
 801196e:	4604      	mov	r4, r0
 8011970:	4608      	mov	r0, r1
 8011972:	602b      	str	r3, [r5, #0]
 8011974:	f7f2 ff1b 	bl	80047ae <_isatty>
 8011978:	1c43      	adds	r3, r0, #1
 801197a:	d102      	bne.n	8011982 <_isatty_r+0x1a>
 801197c:	682b      	ldr	r3, [r5, #0]
 801197e:	b103      	cbz	r3, 8011982 <_isatty_r+0x1a>
 8011980:	6023      	str	r3, [r4, #0]
 8011982:	bd38      	pop	{r3, r4, r5, pc}
 8011984:	20005ab8 	.word	0x20005ab8

08011988 <__ascii_mbtowc>:
 8011988:	b082      	sub	sp, #8
 801198a:	b901      	cbnz	r1, 801198e <__ascii_mbtowc+0x6>
 801198c:	a901      	add	r1, sp, #4
 801198e:	b142      	cbz	r2, 80119a2 <__ascii_mbtowc+0x1a>
 8011990:	b14b      	cbz	r3, 80119a6 <__ascii_mbtowc+0x1e>
 8011992:	7813      	ldrb	r3, [r2, #0]
 8011994:	600b      	str	r3, [r1, #0]
 8011996:	7812      	ldrb	r2, [r2, #0]
 8011998:	1e10      	subs	r0, r2, #0
 801199a:	bf18      	it	ne
 801199c:	2001      	movne	r0, #1
 801199e:	b002      	add	sp, #8
 80119a0:	4770      	bx	lr
 80119a2:	4610      	mov	r0, r2
 80119a4:	e7fb      	b.n	801199e <__ascii_mbtowc+0x16>
 80119a6:	f06f 0001 	mvn.w	r0, #1
 80119aa:	e7f8      	b.n	801199e <__ascii_mbtowc+0x16>

080119ac <memmove>:
 80119ac:	4288      	cmp	r0, r1
 80119ae:	b510      	push	{r4, lr}
 80119b0:	eb01 0402 	add.w	r4, r1, r2
 80119b4:	d902      	bls.n	80119bc <memmove+0x10>
 80119b6:	4284      	cmp	r4, r0
 80119b8:	4623      	mov	r3, r4
 80119ba:	d807      	bhi.n	80119cc <memmove+0x20>
 80119bc:	1e43      	subs	r3, r0, #1
 80119be:	42a1      	cmp	r1, r4
 80119c0:	d008      	beq.n	80119d4 <memmove+0x28>
 80119c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80119c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80119ca:	e7f8      	b.n	80119be <memmove+0x12>
 80119cc:	4402      	add	r2, r0
 80119ce:	4601      	mov	r1, r0
 80119d0:	428a      	cmp	r2, r1
 80119d2:	d100      	bne.n	80119d6 <memmove+0x2a>
 80119d4:	bd10      	pop	{r4, pc}
 80119d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80119da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80119de:	e7f7      	b.n	80119d0 <memmove+0x24>

080119e0 <_realloc_r>:
 80119e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119e4:	4680      	mov	r8, r0
 80119e6:	4614      	mov	r4, r2
 80119e8:	460e      	mov	r6, r1
 80119ea:	b921      	cbnz	r1, 80119f6 <_realloc_r+0x16>
 80119ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80119f0:	4611      	mov	r1, r2
 80119f2:	f7fd b8c1 	b.w	800eb78 <_malloc_r>
 80119f6:	b92a      	cbnz	r2, 8011a04 <_realloc_r+0x24>
 80119f8:	f7fd f852 	bl	800eaa0 <_free_r>
 80119fc:	4625      	mov	r5, r4
 80119fe:	4628      	mov	r0, r5
 8011a00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011a04:	f000 f828 	bl	8011a58 <_malloc_usable_size_r>
 8011a08:	4284      	cmp	r4, r0
 8011a0a:	4607      	mov	r7, r0
 8011a0c:	d802      	bhi.n	8011a14 <_realloc_r+0x34>
 8011a0e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011a12:	d812      	bhi.n	8011a3a <_realloc_r+0x5a>
 8011a14:	4621      	mov	r1, r4
 8011a16:	4640      	mov	r0, r8
 8011a18:	f7fd f8ae 	bl	800eb78 <_malloc_r>
 8011a1c:	4605      	mov	r5, r0
 8011a1e:	2800      	cmp	r0, #0
 8011a20:	d0ed      	beq.n	80119fe <_realloc_r+0x1e>
 8011a22:	42bc      	cmp	r4, r7
 8011a24:	4622      	mov	r2, r4
 8011a26:	4631      	mov	r1, r6
 8011a28:	bf28      	it	cs
 8011a2a:	463a      	movcs	r2, r7
 8011a2c:	f7fd f822 	bl	800ea74 <memcpy>
 8011a30:	4631      	mov	r1, r6
 8011a32:	4640      	mov	r0, r8
 8011a34:	f7fd f834 	bl	800eaa0 <_free_r>
 8011a38:	e7e1      	b.n	80119fe <_realloc_r+0x1e>
 8011a3a:	4635      	mov	r5, r6
 8011a3c:	e7df      	b.n	80119fe <_realloc_r+0x1e>

08011a3e <__ascii_wctomb>:
 8011a3e:	b149      	cbz	r1, 8011a54 <__ascii_wctomb+0x16>
 8011a40:	2aff      	cmp	r2, #255	; 0xff
 8011a42:	bf85      	ittet	hi
 8011a44:	238a      	movhi	r3, #138	; 0x8a
 8011a46:	6003      	strhi	r3, [r0, #0]
 8011a48:	700a      	strbls	r2, [r1, #0]
 8011a4a:	f04f 30ff 	movhi.w	r0, #4294967295
 8011a4e:	bf98      	it	ls
 8011a50:	2001      	movls	r0, #1
 8011a52:	4770      	bx	lr
 8011a54:	4608      	mov	r0, r1
 8011a56:	4770      	bx	lr

08011a58 <_malloc_usable_size_r>:
 8011a58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011a5c:	1f18      	subs	r0, r3, #4
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	bfbc      	itt	lt
 8011a62:	580b      	ldrlt	r3, [r1, r0]
 8011a64:	18c0      	addlt	r0, r0, r3
 8011a66:	4770      	bx	lr

08011a68 <_init>:
 8011a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a6a:	bf00      	nop
 8011a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011a6e:	bc08      	pop	{r3}
 8011a70:	469e      	mov	lr, r3
 8011a72:	4770      	bx	lr

08011a74 <_fini>:
 8011a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a76:	bf00      	nop
 8011a78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011a7a:	bc08      	pop	{r3}
 8011a7c:	469e      	mov	lr, r3
 8011a7e:	4770      	bx	lr
