#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1885230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1898a70 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x18856c0 .functor NOT 1, L_0x19000a0, C4<0>, C4<0>, C4<0>;
L_0x18fff20 .functor XOR 12, L_0x18ffde0, L_0x18ffe80, C4<000000000000>, C4<000000000000>;
L_0x1900030 .functor XOR 12, L_0x18fff20, L_0x18fff90, C4<000000000000>, C4<000000000000>;
v0x18f93b0_0 .net *"_ivl_10", 11 0, L_0x18fff90;  1 drivers
v0x18f94b0_0 .net *"_ivl_12", 11 0, L_0x1900030;  1 drivers
v0x18f9590_0 .net *"_ivl_2", 11 0, L_0x18ffd40;  1 drivers
v0x18f9650_0 .net *"_ivl_4", 11 0, L_0x18ffde0;  1 drivers
v0x18f9730_0 .net *"_ivl_6", 11 0, L_0x18ffe80;  1 drivers
v0x18f9860_0 .net *"_ivl_8", 11 0, L_0x18fff20;  1 drivers
v0x18f9940_0 .var "clk", 0 0;
v0x18f99e0_0 .net "in", 0 0, v0x18f5d70_0;  1 drivers
v0x18f9a80_0 .net "next_state_dut", 9 0, L_0x18ff600;  1 drivers
v0x18f9b20_0 .net "next_state_ref", 9 0, L_0x18fc9c0;  1 drivers
v0x18f9c30_0 .net "out1_dut", 0 0, L_0x18fd280;  1 drivers
v0x18f9cd0_0 .net "out1_ref", 0 0, L_0x1888510;  1 drivers
v0x18f9d70_0 .net "out2_dut", 0 0, L_0x18fd520;  1 drivers
v0x18f9e10_0 .net "out2_ref", 0 0, L_0x18893b0;  1 drivers
v0x18f9ee0_0 .net "state", 9 0, v0x18f60a0_0;  1 drivers
v0x18f9f80_0 .var/2u "stats1", 287 0;
v0x18fa020_0 .var/2u "strobe", 0 0;
v0x18fa0c0_0 .net "tb_match", 0 0, L_0x19000a0;  1 drivers
v0x18fa190_0 .net "tb_mismatch", 0 0, L_0x18856c0;  1 drivers
v0x18fa230_0 .net "wavedrom_enable", 0 0, v0x18f62e0_0;  1 drivers
v0x18fa300_0 .net "wavedrom_title", 511 0, v0x18f63a0_0;  1 drivers
L_0x18ffd40 .concat [ 1 1 10 0], L_0x18893b0, L_0x1888510, L_0x18fc9c0;
L_0x18ffde0 .concat [ 1 1 10 0], L_0x18893b0, L_0x1888510, L_0x18fc9c0;
L_0x18ffe80 .concat [ 1 1 10 0], L_0x18fd520, L_0x18fd280, L_0x18ff600;
L_0x18fff90 .concat [ 1 1 10 0], L_0x18893b0, L_0x1888510, L_0x18fc9c0;
L_0x19000a0 .cmp/eeq 12, L_0x18ffd40, L_0x1900030;
S_0x1898c00 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x1898a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x1888510 .functor OR 1, L_0x18fa450, L_0x18fa4f0, C4<0>, C4<0>;
L_0x18893b0 .functor OR 1, L_0x18fa680, L_0x18fa720, C4<0>, C4<0>;
L_0x1889b00 .functor OR 1, L_0x18fac00, L_0x18faca0, C4<0>, C4<0>;
L_0x1886510 .functor OR 1, L_0x1889b00, L_0x18fae30, C4<0>, C4<0>;
L_0x18a65a0 .functor OR 1, L_0x1886510, L_0x18fafa0, C4<0>, C4<0>;
L_0x18cc6e0 .functor AND 1, L_0x18fa8e0, L_0x18a65a0, C4<1>, C4<1>;
L_0x18fb380 .functor OR 1, L_0x18fb1d0, L_0x18fb270, C4<0>, C4<0>;
L_0x18fb530 .functor OR 1, L_0x18fb380, L_0x18fb490, C4<0>, C4<0>;
L_0x18fb690 .functor AND 1, v0x18f5d70_0, L_0x18fb530, C4<1>, C4<1>;
L_0x18fb310 .functor AND 1, v0x18f5d70_0, L_0x18fb750, C4<1>, C4<1>;
L_0x18fbbd0 .functor AND 1, v0x18f5d70_0, L_0x18fb920, C4<1>, C4<1>;
L_0x18fbd70 .functor AND 1, v0x18f5d70_0, L_0x18fbc40, C4<1>, C4<1>;
L_0x18fbf40 .functor AND 1, v0x18f5d70_0, L_0x18fbea0, C4<1>, C4<1>;
L_0x18fc170 .functor AND 1, v0x18f5d70_0, L_0x18fc030, C4<1>, C4<1>;
L_0x18fbe30 .functor OR 1, L_0x18fc2e0, L_0x18fc380, C4<0>, C4<0>;
L_0x18fc5d0 .functor AND 1, v0x18f5d70_0, L_0x18fbe30, C4<1>, C4<1>;
L_0x18fc880 .functor AND 1, L_0x18fc0d0, L_0x18fc720, C4<1>, C4<1>;
L_0x18fcf40 .functor AND 1, L_0x18fcd30, L_0x18fcea0, C4<1>, C4<1>;
v0x18886c0_0 .net *"_ivl_1", 0 0, L_0x18fa450;  1 drivers
v0x18894c0_0 .net *"_ivl_100", 0 0, L_0x18fcd30;  1 drivers
v0x1889560_0 .net *"_ivl_102", 0 0, L_0x18fcea0;  1 drivers
v0x1889d70_0 .net *"_ivl_104", 0 0, L_0x18fcf40;  1 drivers
v0x1889e10_0 .net *"_ivl_15", 0 0, L_0x18fa8e0;  1 drivers
v0x1886660_0 .net *"_ivl_17", 4 0, L_0x18faa10;  1 drivers
v0x1886700_0 .net *"_ivl_19", 0 0, L_0x18fac00;  1 drivers
v0x18f2870_0 .net *"_ivl_21", 0 0, L_0x18faca0;  1 drivers
v0x18f2950_0 .net *"_ivl_22", 0 0, L_0x1889b00;  1 drivers
v0x18f2a30_0 .net *"_ivl_25", 0 0, L_0x18fae30;  1 drivers
v0x18f2b10_0 .net *"_ivl_26", 0 0, L_0x1886510;  1 drivers
v0x18f2bf0_0 .net *"_ivl_29", 0 0, L_0x18fafa0;  1 drivers
v0x18f2cd0_0 .net *"_ivl_3", 0 0, L_0x18fa4f0;  1 drivers
v0x18f2db0_0 .net *"_ivl_30", 0 0, L_0x18a65a0;  1 drivers
v0x18f2e90_0 .net *"_ivl_33", 0 0, L_0x18cc6e0;  1 drivers
v0x18f2f50_0 .net *"_ivl_37", 0 0, L_0x18fb1d0;  1 drivers
v0x18f3030_0 .net *"_ivl_39", 0 0, L_0x18fb270;  1 drivers
v0x18f3110_0 .net *"_ivl_40", 0 0, L_0x18fb380;  1 drivers
v0x18f31f0_0 .net *"_ivl_43", 0 0, L_0x18fb490;  1 drivers
v0x18f32d0_0 .net *"_ivl_44", 0 0, L_0x18fb530;  1 drivers
v0x18f33b0_0 .net *"_ivl_47", 0 0, L_0x18fb690;  1 drivers
v0x18f3470_0 .net *"_ivl_51", 0 0, L_0x18fb750;  1 drivers
v0x18f3550_0 .net *"_ivl_53", 0 0, L_0x18fb310;  1 drivers
v0x18f3610_0 .net *"_ivl_57", 0 0, L_0x18fb920;  1 drivers
v0x18f36f0_0 .net *"_ivl_59", 0 0, L_0x18fbbd0;  1 drivers
v0x18f37b0_0 .net *"_ivl_63", 0 0, L_0x18fbc40;  1 drivers
v0x18f3890_0 .net *"_ivl_65", 0 0, L_0x18fbd70;  1 drivers
v0x18f3950_0 .net *"_ivl_69", 0 0, L_0x18fbea0;  1 drivers
v0x18f3a30_0 .net *"_ivl_7", 0 0, L_0x18fa680;  1 drivers
v0x18f3b10_0 .net *"_ivl_71", 0 0, L_0x18fbf40;  1 drivers
v0x18f3bd0_0 .net *"_ivl_75", 0 0, L_0x18fc030;  1 drivers
v0x18f3cb0_0 .net *"_ivl_77", 0 0, L_0x18fc170;  1 drivers
v0x18f3d70_0 .net *"_ivl_81", 0 0, L_0x18fc2e0;  1 drivers
v0x18f4060_0 .net *"_ivl_83", 0 0, L_0x18fc380;  1 drivers
v0x18f4140_0 .net *"_ivl_84", 0 0, L_0x18fbe30;  1 drivers
v0x18f4220_0 .net *"_ivl_87", 0 0, L_0x18fc5d0;  1 drivers
v0x18f42e0_0 .net *"_ivl_9", 0 0, L_0x18fa720;  1 drivers
v0x18f43c0_0 .net *"_ivl_91", 0 0, L_0x18fc0d0;  1 drivers
v0x18f4480_0 .net *"_ivl_93", 0 0, L_0x18fc720;  1 drivers
v0x18f4560_0 .net *"_ivl_95", 0 0, L_0x18fc880;  1 drivers
v0x18f4620_0 .net "in", 0 0, v0x18f5d70_0;  alias, 1 drivers
v0x18f46e0_0 .net "next_state", 9 0, L_0x18fc9c0;  alias, 1 drivers
v0x18f47c0_0 .net "out1", 0 0, L_0x1888510;  alias, 1 drivers
v0x18f4880_0 .net "out2", 0 0, L_0x18893b0;  alias, 1 drivers
v0x18f4940_0 .net "state", 9 0, v0x18f60a0_0;  alias, 1 drivers
L_0x18fa450 .part v0x18f60a0_0, 8, 1;
L_0x18fa4f0 .part v0x18f60a0_0, 9, 1;
L_0x18fa680 .part v0x18f60a0_0, 7, 1;
L_0x18fa720 .part v0x18f60a0_0, 9, 1;
L_0x18fa8e0 .reduce/nor v0x18f5d70_0;
L_0x18faa10 .part v0x18f60a0_0, 0, 5;
L_0x18fac00 .reduce/or L_0x18faa10;
L_0x18faca0 .part v0x18f60a0_0, 7, 1;
L_0x18fae30 .part v0x18f60a0_0, 8, 1;
L_0x18fafa0 .part v0x18f60a0_0, 9, 1;
L_0x18fb1d0 .part v0x18f60a0_0, 0, 1;
L_0x18fb270 .part v0x18f60a0_0, 8, 1;
L_0x18fb490 .part v0x18f60a0_0, 9, 1;
L_0x18fb750 .part v0x18f60a0_0, 1, 1;
L_0x18fb920 .part v0x18f60a0_0, 2, 1;
L_0x18fbc40 .part v0x18f60a0_0, 3, 1;
L_0x18fbea0 .part v0x18f60a0_0, 4, 1;
L_0x18fc030 .part v0x18f60a0_0, 5, 1;
L_0x18fc2e0 .part v0x18f60a0_0, 6, 1;
L_0x18fc380 .part v0x18f60a0_0, 7, 1;
L_0x18fc0d0 .reduce/nor v0x18f5d70_0;
L_0x18fc720 .part v0x18f60a0_0, 5, 1;
LS_0x18fc9c0_0_0 .concat8 [ 1 1 1 1], L_0x18cc6e0, L_0x18fb690, L_0x18fb310, L_0x18fbbd0;
LS_0x18fc9c0_0_4 .concat8 [ 1 1 1 1], L_0x18fbd70, L_0x18fbf40, L_0x18fc170, L_0x18fc5d0;
LS_0x18fc9c0_0_8 .concat8 [ 1 1 0 0], L_0x18fc880, L_0x18fcf40;
L_0x18fc9c0 .concat8 [ 4 4 2 0], LS_0x18fc9c0_0_0, LS_0x18fc9c0_0_4, LS_0x18fc9c0_0_8;
L_0x18fcd30 .reduce/nor v0x18f5d70_0;
L_0x18fcea0 .part v0x18f60a0_0, 6, 1;
S_0x18f4ac0 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x1898a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x18f5af0_0 .net "clk", 0 0, v0x18f9940_0;  1 drivers
v0x18f5bd0_0 .var/2s "errored1", 31 0;
v0x18f5cb0_0 .var/2s "errored2", 31 0;
v0x18f5d70_0 .var "in", 0 0;
v0x18f5e10_0 .net "next_state_dut", 9 0, L_0x18ff600;  alias, 1 drivers
v0x18f5f20_0 .net "next_state_ref", 9 0, L_0x18fc9c0;  alias, 1 drivers
v0x18f5fe0_0 .var/2s "onehot_error", 31 0;
v0x18f60a0_0 .var "state", 9 0;
v0x18f6160_0 .var "state_error", 9 0;
v0x18f6220_0 .net "tb_match", 0 0, L_0x19000a0;  alias, 1 drivers
v0x18f62e0_0 .var "wavedrom_enable", 0 0;
v0x18f63a0_0 .var "wavedrom_title", 511 0;
E_0x18944f0 .event negedge, v0x18f5af0_0;
E_0x1894740 .event posedge, v0x18f5af0_0;
S_0x18f4d00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x18f4ac0;
 .timescale -12 -12;
v0x18f4f40_0 .var/2s "i", 31 0;
E_0x1893dc0/0 .event negedge, v0x18f5af0_0;
E_0x1893dc0/1 .event posedge, v0x18f5af0_0;
E_0x1893dc0 .event/or E_0x1893dc0/0, E_0x1893dc0/1;
S_0x18f5040 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x18f4ac0;
 .timescale -12 -12;
v0x18f5240_0 .var/2s "i", 31 0;
S_0x18f5320 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x18f4ac0;
 .timescale -12 -12;
v0x18f5500_0 .var/2s "i", 31 0;
S_0x18f55e0 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x18f4ac0;
 .timescale -12 -12;
v0x18f57c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18f58c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x18f4ac0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18f6580 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x1898a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x18fd280 .functor OR 1, L_0x18fd140, L_0x18fd1e0, C4<0>, C4<0>;
L_0x18fd520 .functor OR 1, L_0x18fd3e0, L_0x18fd480, C4<0>, C4<0>;
L_0x18fd680 .functor NOT 1, v0x18f5d70_0, C4<0>, C4<0>, C4<0>;
L_0x18fdd30 .functor AND 1, L_0x18fd680, L_0x18fdbe0, C4<1>, C4<1>;
L_0x18fe3b0 .functor OR 1, L_0x18fddf0, L_0x18fe2a0, C4<0>, C4<0>;
L_0x18fe560 .functor OR 1, L_0x18fe3b0, L_0x18fe4c0, C4<0>, C4<0>;
L_0x18fe670 .functor AND 1, v0x18f5d70_0, L_0x18fe560, C4<1>, C4<1>;
L_0x18fe340 .functor AND 1, v0x18f5d70_0, L_0x18fe730, C4<1>, C4<1>;
L_0x18fe990 .functor AND 1, v0x18f5d70_0, L_0x18fe8f0, C4<1>, C4<1>;
L_0x18feb80 .functor AND 1, v0x18f5d70_0, L_0x18fea50, C4<1>, C4<1>;
L_0x18fed40 .functor AND 1, v0x18f5d70_0, L_0x18feca0, C4<1>, C4<1>;
L_0x18feef0 .functor AND 1, v0x18f5d70_0, L_0x18fedb0, C4<1>, C4<1>;
L_0x18ff210 .functor OR 1, L_0x18ff020, L_0x18ff0c0, C4<0>, C4<0>;
L_0x18ff320 .functor AND 1, v0x18f5d70_0, L_0x18ff210, C4<1>, C4<1>;
L_0x18fefb0 .functor NOT 1, v0x18f5d70_0, C4<0>, C4<0>, C4<0>;
L_0x18ff460 .functor AND 1, L_0x18fefb0, L_0x18fee50, C4<1>, C4<1>;
L_0x18ffa30 .functor NOT 1, v0x18f5d70_0, C4<0>, C4<0>, C4<0>;
L_0x18ffb40 .functor AND 1, L_0x18ffa30, L_0x18ffaa0, C4<1>, C4<1>;
v0x18f67f0_0 .net *"_ivl_1", 0 0, L_0x18fd140;  1 drivers
v0x18f68d0_0 .net *"_ivl_14", 0 0, L_0x18fd680;  1 drivers
v0x18f69b0_0 .net *"_ivl_17", 4 0, L_0x18fd6f0;  1 drivers
v0x18f6aa0_0 .net *"_ivl_19", 0 0, L_0x18fd790;  1 drivers
v0x18f6b80_0 .net *"_ivl_21", 0 0, L_0x18fd870;  1 drivers
v0x18f6cb0_0 .net *"_ivl_23", 0 0, L_0x18fd910;  1 drivers
v0x18f6d90_0 .net *"_ivl_24", 7 0, L_0x18fda00;  1 drivers
v0x18f6e70_0 .net *"_ivl_27", 0 0, L_0x18fdbe0;  1 drivers
v0x18f6f30_0 .net *"_ivl_28", 0 0, L_0x18fdd30;  1 drivers
v0x18f70a0_0 .net *"_ivl_3", 0 0, L_0x18fd1e0;  1 drivers
v0x18f7180_0 .net *"_ivl_33", 0 0, L_0x18fddf0;  1 drivers
v0x18f7260_0 .net *"_ivl_35", 0 0, L_0x18fe2a0;  1 drivers
v0x18f7340_0 .net *"_ivl_36", 0 0, L_0x18fe3b0;  1 drivers
v0x18f7420_0 .net *"_ivl_39", 0 0, L_0x18fe4c0;  1 drivers
v0x18f7500_0 .net *"_ivl_40", 0 0, L_0x18fe560;  1 drivers
v0x18f75e0_0 .net *"_ivl_42", 0 0, L_0x18fe670;  1 drivers
v0x18f76c0_0 .net *"_ivl_47", 0 0, L_0x18fe730;  1 drivers
v0x18f78b0_0 .net *"_ivl_48", 0 0, L_0x18fe340;  1 drivers
v0x18f7990_0 .net *"_ivl_53", 0 0, L_0x18fe8f0;  1 drivers
v0x18f7a70_0 .net *"_ivl_54", 0 0, L_0x18fe990;  1 drivers
v0x18f7b50_0 .net *"_ivl_59", 0 0, L_0x18fea50;  1 drivers
v0x18f7c30_0 .net *"_ivl_60", 0 0, L_0x18feb80;  1 drivers
v0x18f7d10_0 .net *"_ivl_65", 0 0, L_0x18feca0;  1 drivers
v0x18f7df0_0 .net *"_ivl_66", 0 0, L_0x18fed40;  1 drivers
v0x18f7ed0_0 .net *"_ivl_7", 0 0, L_0x18fd3e0;  1 drivers
v0x18f7fb0_0 .net *"_ivl_71", 0 0, L_0x18fedb0;  1 drivers
v0x18f8090_0 .net *"_ivl_72", 0 0, L_0x18feef0;  1 drivers
v0x18f8170_0 .net *"_ivl_77", 0 0, L_0x18ff020;  1 drivers
v0x18f8250_0 .net *"_ivl_79", 0 0, L_0x18ff0c0;  1 drivers
v0x18f8330_0 .net *"_ivl_80", 0 0, L_0x18ff210;  1 drivers
v0x18f8410_0 .net *"_ivl_82", 0 0, L_0x18ff320;  1 drivers
v0x18f84f0_0 .net *"_ivl_86", 0 0, L_0x18fefb0;  1 drivers
v0x18f85d0_0 .net *"_ivl_89", 0 0, L_0x18fee50;  1 drivers
v0x18f88c0_0 .net *"_ivl_9", 0 0, L_0x18fd480;  1 drivers
v0x18f89a0_0 .net *"_ivl_90", 0 0, L_0x18ff460;  1 drivers
v0x18f8a80_0 .net *"_ivl_95", 0 0, L_0x18ffa30;  1 drivers
v0x18f8b60_0 .net *"_ivl_98", 0 0, L_0x18ffaa0;  1 drivers
v0x18f8c40_0 .net *"_ivl_99", 0 0, L_0x18ffb40;  1 drivers
v0x18f8d20_0 .net "in", 0 0, v0x18f5d70_0;  alias, 1 drivers
v0x18f8dc0_0 .net "next_state", 9 0, L_0x18ff600;  alias, 1 drivers
v0x18f8e80_0 .net "out1", 0 0, L_0x18fd280;  alias, 1 drivers
v0x18f8f20_0 .net "out2", 0 0, L_0x18fd520;  alias, 1 drivers
v0x18f8fe0_0 .net "state", 9 0, v0x18f60a0_0;  alias, 1 drivers
L_0x18fd140 .part v0x18f60a0_0, 8, 1;
L_0x18fd1e0 .part v0x18f60a0_0, 9, 1;
L_0x18fd3e0 .part v0x18f60a0_0, 7, 1;
L_0x18fd480 .part v0x18f60a0_0, 9, 1;
L_0x18fd6f0 .part v0x18f60a0_0, 0, 5;
L_0x18fd790 .part v0x18f60a0_0, 7, 1;
L_0x18fd870 .part v0x18f60a0_0, 8, 1;
L_0x18fd910 .part v0x18f60a0_0, 9, 1;
L_0x18fda00 .concat [ 1 1 1 5], L_0x18fd910, L_0x18fd870, L_0x18fd790, L_0x18fd6f0;
L_0x18fdbe0 .reduce/or L_0x18fda00;
L_0x18fddf0 .part v0x18f60a0_0, 0, 1;
L_0x18fe2a0 .part v0x18f60a0_0, 8, 1;
L_0x18fe4c0 .part v0x18f60a0_0, 9, 1;
L_0x18fe730 .part v0x18f60a0_0, 1, 1;
L_0x18fe8f0 .part v0x18f60a0_0, 2, 1;
L_0x18fea50 .part v0x18f60a0_0, 3, 1;
L_0x18feca0 .part v0x18f60a0_0, 4, 1;
L_0x18fedb0 .part v0x18f60a0_0, 5, 1;
L_0x18ff020 .part v0x18f60a0_0, 6, 1;
L_0x18ff0c0 .part v0x18f60a0_0, 7, 1;
L_0x18fee50 .part v0x18f60a0_0, 5, 1;
LS_0x18ff600_0_0 .concat8 [ 1 1 1 1], L_0x18fdd30, L_0x18fe670, L_0x18fe340, L_0x18fe990;
LS_0x18ff600_0_4 .concat8 [ 1 1 1 1], L_0x18feb80, L_0x18fed40, L_0x18feef0, L_0x18ff320;
LS_0x18ff600_0_8 .concat8 [ 1 1 0 0], L_0x18ff460, L_0x18ffb40;
L_0x18ff600 .concat8 [ 4 4 2 0], LS_0x18ff600_0_0, LS_0x18ff600_0_4, LS_0x18ff600_0_8;
L_0x18ffaa0 .part v0x18f60a0_0, 6, 1;
S_0x18f9190 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x1898a70;
 .timescale -12 -12;
E_0x187ba20 .event anyedge, v0x18fa020_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18fa020_0;
    %nor/r;
    %assign/vec4 v0x18fa020_0, 0;
    %wait E_0x187ba20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18f4ac0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18f5bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18f5cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18f5fe0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x18f6160_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x18f4ac0;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1894740;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x1893dc0;
    %load/vec4 v0x18f6160_0;
    %load/vec4 v0x18f5f20_0;
    %load/vec4 v0x18f5e10_0;
    %xor;
    %or;
    %assign/vec4 v0x18f6160_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x18f4ac0;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x18f60a0_0, 0;
    %wait E_0x18944f0;
    %fork t_1, S_0x18f4d00;
    %jmp t_0;
    .scope S_0x18f4d00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18f4f40_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x18f4f40_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1893dc0;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x18f4f40_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x18f60a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f5d70_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f4f40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18f4f40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x18f4ac0;
t_0 %join;
    %fork t_3, S_0x18f5040;
    %jmp t_2;
    .scope S_0x18f5040;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18f5240_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x18f5240_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x1893dc0;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x18f5240_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x18f60a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18f5d70_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f5240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18f5240_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x18f4ac0;
t_2 %join;
    %wait E_0x18944f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18f58c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1893dc0;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x18f60a0_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x18f5d70_0, 0;
    %load/vec4 v0x18f6220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f5fe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18f5fe0_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18f5bd0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1893dc0;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x18f60a0_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x18f5d70_0, 0;
    %load/vec4 v0x18f6220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f5bd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18f5bd0_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x18f5fe0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x18f5bd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18f5cb0_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1893dc0;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x18f60a0_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x18f5d70_0, 0;
    %load/vec4 v0x18f6220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f5cb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18f5cb0_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x18f5fe0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x18f5cb0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x18f5fe0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x18f5bd0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x18f5cb0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x18f5320;
    %jmp t_4;
    .scope S_0x18f5320;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18f5500_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x18f5500_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x18f6160_0;
    %load/vec4 v0x18f5500_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x18f5500_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f5500_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18f5500_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x18f4ac0;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1898a70;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f9940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18fa020_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1898a70;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x18f9940_0;
    %inv;
    %store/vec4 v0x18f9940_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1898a70;
T_8 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18f5af0_0, v0x18fa190_0, v0x18f99e0_0, v0x18f9ee0_0, v0x18f9b20_0, v0x18f9a80_0, v0x18f9cd0_0, v0x18f9c30_0, v0x18f9e10_0, v0x18f9d70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1898a70;
T_9 ;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_9.3 ;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_9.5 ;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1898a70;
T_10 ;
    %wait E_0x1893dc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f9f80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f9f80_0, 4, 32;
    %load/vec4 v0x18fa0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f9f80_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f9f80_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f9f80_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18f9b20_0;
    %load/vec4 v0x18f9b20_0;
    %load/vec4 v0x18f9a80_0;
    %xor;
    %load/vec4 v0x18f9b20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f9f80_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f9f80_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x18f9cd0_0;
    %load/vec4 v0x18f9cd0_0;
    %load/vec4 v0x18f9c30_0;
    %xor;
    %load/vec4 v0x18f9cd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f9f80_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f9f80_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x18f9e10_0;
    %load/vec4 v0x18f9e10_0;
    %load/vec4 v0x18f9d70_0;
    %xor;
    %load/vec4 v0x18f9e10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f9f80_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x18f9f80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f9f80_0, 4, 32;
T_10.12 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/fsm_onehot/iter0/response51/top_module.sv";
