`timescale 1ns/100ps

module tb_dff_en;
	reg tb_clk,tb_en,tb_d;
	wire tb_q;
	
	parameter STEP=10;
	
	_dff_en U0_dff_en(.clk(tb_clk),.en(tb_en),.d(tb_d),.q(tb_q));
	
	always#(STEP/2) tb_clk=~tb_clk;
	always#(STEP/2) tb_d=~tb_d;
	
	initial
	begin
		tb_clk=0; tb_en=1; tb_d=0;
		(STEP-7) tb_d=1;
		(STEP*5) b_en=1;
	end
endmodule