ARM GAS  /tmp/ccU1mtqu.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_flash.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.FLASH_Program_DoubleWord,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	FLASH_Program_DoubleWord:
  26              	.LVL0:
  27              	.LFB146:
  28              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c"
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @file    stm32l4xx_hal_flash.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief   FLASH HAL module driver.
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *          functionalities of the internal FLASH memory:
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *           + Program operations functions
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *           + Memory Control functions
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *           + Peripheral Errors functions
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  @verbatim
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   ==============================================================================
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                         ##### FLASH peripheral features #####
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   ==============================================================================
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   [..] The Flash memory interface manages CPU AHB I-Code and D-Code accesses
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****        to the Flash memory. It implements the erase and program Flash memory operations
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****        and the read and write protection mechanisms.
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   [..] The Flash memory interface accelerates code execution with a system of instruction
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****        prefetch and cache lines.
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   [..] The FLASH main features are:
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       (+) Flash memory read operations
  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       (+) Flash memory program/erase operations
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       (+) Read / write protections
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       (+) Option bytes programming
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       (+) Prefetch on I-Code
  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       (+) 32 cache lines of 4*64 bits on I-Code
ARM GAS  /tmp/ccU1mtqu.s 			page 2


  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       (+) 8 cache lines of 4*64 bits on D-Code
  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       (+) Error code correction (ECC) : Data in flash are 72-bits word
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****           (8 bits added per double word)
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                         ##### How to use this driver #####
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  ==============================================================================
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     [..]
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       This driver provides functions and macros to configure and program the FLASH
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       memory of all STM32L4xx devices.
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       (#) Flash Memory IO Programming functions:
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****            (++) Lock and Unlock the FLASH interface using HAL_FLASH_Unlock() and
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                 HAL_FLASH_Lock() functions
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****            (++) Program functions: double word and fast program (full row programming)
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****            (++) There Two modes of programming :
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****             (+++) Polling mode using HAL_FLASH_Program() function
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****             (+++) Interrupt mode using HAL_FLASH_Program_IT() function
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       (#) Interrupts and flags management functions :
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****            (++) Handle FLASH interrupts by calling HAL_FLASH_IRQHandler()
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****            (++) Callback functions are called when the flash operations are finished :
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                 HAL_FLASH_EndOfOperationCallback() when everything is ok, otherwise
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                 HAL_FLASH_OperationErrorCallback()
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****            (++) Get error flag status by calling HAL_GetError()
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       (#) Option bytes management functions :
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****            (++) Lock and Unlock the option bytes using HAL_FLASH_OB_Unlock() and
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                 HAL_FLASH_OB_Lock() functions
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****            (++) Launch the reload of the option bytes using HAL_FLASH_Launch() function.
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                 In this case, a reset is generated
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     [..]
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       In addition to these functions, this driver includes a set of macros allowing
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       to handle the following operations:
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****        (+) Set the latency
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****        (+) Enable/Disable the prefetch buffer
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****        (+) Enable/Disable the Instruction cache and the Data cache
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****        (+) Reset the Instruction cache and the Data cache
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****        (+) Enable/Disable the Flash power-down during low-power run and sleep modes
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****        (+) Enable/Disable the Flash interrupts
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****        (+) Monitor the Flash flags status
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  @endverbatim
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   ******************************************************************************
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @attention
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * Copyright (c) 2017 STMicroelectronics.
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * All rights reserved.
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * the root directory of this software component.
  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   ******************************************************************************
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /* Includes ------------------------------------------------------------------*/
ARM GAS  /tmp/ccU1mtqu.s 			page 3


  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** #include "stm32l4xx_hal.h"
  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /** @addtogroup STM32L4xx_HAL_Driver
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @{
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /** @defgroup FLASH FLASH
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief FLASH HAL module driver
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @{
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** #ifdef HAL_FLASH_MODULE_ENABLED
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /* Private typedef -----------------------------------------------------------*/
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /* Private defines -----------------------------------------------------------*/
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** #if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** #define FLASH_NB_DOUBLE_WORDS_IN_ROW  64
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** #else
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** #define FLASH_NB_DOUBLE_WORDS_IN_ROW  32
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** #endif
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /* Private macros ------------------------------------------------------------*/
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /* Private variables ---------------------------------------------------------*/
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /** @defgroup FLASH_Private_Variables FLASH Private Variables
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  * @{
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  */
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief  Variable used for Program/Erase sectors under interruption
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** FLASH_ProcessTypeDef pFlash = {.Lock = HAL_UNLOCKED, \
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                                .ErrorCode = HAL_FLASH_ERROR_NONE, \
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                                .ProcedureOnGoing = FLASH_PROC_NONE, \
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                                .Address = 0U, \
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                                .Bank = FLASH_BANK_1, \
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                                .Page = 0U, \
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                                .NbPagesToErase = 0U, \
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                                .CacheToReactivate = FLASH_CACHE_DISABLED};
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @}
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /* Private function prototypes -----------------------------------------------*/
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /** @defgroup FLASH_Private_Functions FLASH Private Functions
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  * @{
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  */
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** static void          FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data);
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** static void          FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress);
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @}
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /* Exported functions --------------------------------------------------------*/
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /** @defgroup FLASH_Exported_Functions FLASH Exported Functions
 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @{
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /** @defgroup FLASH_Exported_Functions_Group1 Programming operation functions
 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  *  @brief   Programming operation functions
ARM GAS  /tmp/ccU1mtqu.s 			page 4


 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  *
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** @verbatim
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  ===============================================================================
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                   ##### Programming operation functions #####
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  ===============================================================================
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     [..]
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     This subsection provides a set of functions allowing to manage the FLASH
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     program operations.
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** @endverbatim
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @{
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief  Program double word or fast program of a row at a specified address.
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @param  TypeProgram  Indicate the way to program at a specified address.
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *                           This parameter can be a value of @ref FLASH_Type_Program
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @param  Address  specifies the address to be programmed.
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @param  Data specifies the data to be programmed
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *                This parameter is the data for the double word program and the address where
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *                are stored the data for the row fast program
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @retval HAL_StatusTypeDef HAL Status
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** {
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   HAL_StatusTypeDef status;
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   uint32_t prog_bit = 0;
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Process Locked */
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   __HAL_LOCK(&pFlash);
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Check the parameters */
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Wait for last operation to be completed */
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   if(status == HAL_OK)
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Deactivate the data cache if they are activated to avoid data misbehavior */
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       /* Disable data cache  */
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       __HAL_FLASH_DATA_CACHE_DISABLE();
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     else
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       /* Program double-word (64-bit) at a specified address */
ARM GAS  /tmp/ccU1mtqu.s 			page 5


 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       FLASH_Program_DoubleWord(Address, Data);
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       prog_bit = FLASH_CR_PG;
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_L
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       /* Fast program a 32 row double-word (64-bit) at a specified address */
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       FLASH_Program_Fast(Address, (uint32_t)Data);
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       /* If it is the last row, the bit will be cleared at the end of the operation */
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         prog_bit = FLASH_CR_FSTPG;
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     else
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       /* Nothing to do */
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Wait for last operation to be completed */
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* If the program operation is completed, disable the PG or FSTPG Bit */
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     if (prog_bit != 0U)
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       CLEAR_BIT(FLASH->CR, prog_bit);
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Flush the caches to be sure of the data consistency */
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     FLASH_FlushCaches();
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Process Unlocked */
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   __HAL_UNLOCK(&pFlash);
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   return status;
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief  Program double word or fast program of a row at a specified address with interrupt enab
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @param  TypeProgram  Indicate the way to program at a specified address.
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *                           This parameter can be a value of @ref FLASH_Type_Program
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @param  Address  specifies the address to be programmed.
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @param  Data specifies the data to be programmed
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *                This parameter is the data for the double word program and the address where
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *                are stored the data for the row fast program
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @retval HAL Status
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** {
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   HAL_StatusTypeDef status = HAL_OK;
 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Check the parameters */
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Process Locked */
ARM GAS  /tmp/ccU1mtqu.s 			page 6


 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   __HAL_LOCK(&pFlash);
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Deactivate the data cache if they are activated to avoid data misbehavior */
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Disable data cache  */
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     __HAL_FLASH_DATA_CACHE_DISABLE();
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   else
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Set internal variables used by the IRQ handler */
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM_LAST;
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   else
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM;
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   pFlash.Address = Address;
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Enable End of Operation and Error interrupts */
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Program double-word (64-bit) at a specified address */
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     FLASH_Program_DoubleWord(Address, Data);
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAS
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Fast program a 32 row double-word (64-bit) at a specified address */
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     FLASH_Program_Fast(Address, (uint32_t)Data);
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   else
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Nothing to do */
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   return status;
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief Handle FLASH interrupt request.
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @retval None
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** void HAL_FLASH_IRQHandler(void)
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** {
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   uint32_t tmp_page;
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   uint32_t error;
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   FLASH_ProcedureTypeDef procedure;
ARM GAS  /tmp/ccU1mtqu.s 			page 7


 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* If the operation is completed, disable the PG, PNB, MER1, MER2 and PER Bit */
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_MER1 | FLASH_CR_PER | FLASH_CR_PNB));
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** #if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx
 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     defined (STM32L496xx) || defined (STM32L4A6xx) || \
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   CLEAR_BIT(FLASH->CR, FLASH_CR_MER2);
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** #endif
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Disable the FSTPG Bit only if it is the last row programmed */
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   if(pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAM_LAST)
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     CLEAR_BIT(FLASH->CR, FLASH_CR_FSTPG);
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Check FLASH operation error flags */
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   if (error !=0U)
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /*Save the error code*/
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     pFlash.ErrorCode |= error;
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Clear error programming flags */
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     __HAL_FLASH_CLEAR_FLAG(error);
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Flush the caches to be sure of the data consistency */
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     FLASH_FlushCaches() ;
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* FLASH error interrupt user callback */
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     procedure = pFlash.ProcedureOnGoing;
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     if(procedure == FLASH_PROC_PAGE_ERASE)
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****        HAL_FLASH_OperationErrorCallback(pFlash.Page);
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     else if(procedure == FLASH_PROC_MASS_ERASE)
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         HAL_FLASH_OperationErrorCallback(pFlash.Bank);
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     else if((procedure == FLASH_PROC_PROGRAM) ||
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****             (procedure == FLASH_PROC_PROGRAM_LAST))
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****        HAL_FLASH_OperationErrorCallback(pFlash.Address);
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     else
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****        HAL_FLASH_OperationErrorCallback(0U);
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /*Stop the procedure ongoing*/
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Check FLASH End of Operation flag  */
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != 0U)
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
ARM GAS  /tmp/ccU1mtqu.s 			page 8


 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Clear FLASH End of Operation pending bit */
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGE_ERASE)
 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       /* Nb of pages to erased can be decreased */
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       pFlash.NbPagesToErase--;
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       /* Check if there are still pages to erase*/
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       if(pFlash.NbPagesToErase != 0U)
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         /* Indicate user which page has been erased*/
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         HAL_FLASH_EndOfOperationCallback(pFlash.Page);
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         /* Increment page number */
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         pFlash.Page++;
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         tmp_page = pFlash.Page;
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         FLASH_PageErase(tmp_page, pFlash.Bank);
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       else
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         /* No more pages to Erase */
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         /* Reset Address and stop Erase pages procedure */
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         pFlash.Page = 0xFFFFFFFFU;
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         /* Flush the caches to be sure of the data consistency */
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         FLASH_FlushCaches() ;
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         /* FLASH EOP interrupt user callback */
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         HAL_FLASH_EndOfOperationCallback(pFlash.Page);
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     else
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       /* Flush the caches to be sure of the data consistency */
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       FLASH_FlushCaches() ;
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       procedure = pFlash.ProcedureOnGoing;
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       if(procedure == FLASH_PROC_MASS_ERASE)
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         /* MassErase ended. Return the selected bank */
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         /* FLASH EOP interrupt user callback */
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       else if((procedure == FLASH_PROC_PROGRAM) ||
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****               (procedure == FLASH_PROC_PROGRAM_LAST))
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         /* Program ended. Return the selected address */
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         /* FLASH EOP interrupt user callback */
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       else
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         /* Nothing to do */
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
ARM GAS  /tmp/ccU1mtqu.s 			page 9


 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       /*Clear the procedure ongoing*/
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Disable End of Operation and Error interrupts */
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Process Unlocked */
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     __HAL_UNLOCK(&pFlash);
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief  FLASH end of operation interrupt callback.
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @param  ReturnValue The value saved in this parameter depends on the ongoing procedure
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *                  Mass Erase: Bank number which has been requested to erase
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *                  Page Erase: Page which has been erased
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *                  Program: Address which was selected for data program
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @retval None
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** __weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** {
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Prevent unused argument(s) compilation warning */
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   UNUSED(ReturnValue);
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****             the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****    */
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief  FLASH operation error interrupt callback.
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @param  ReturnValue The value saved in this parameter depends on the ongoing procedure
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *                 Mass Erase: Bank number which has been requested to erase
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *                 Page Erase: Page number which returned an error
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *                 Program: Address which was selected for data program
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @retval None
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** __weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** {
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Prevent unused argument(s) compilation warning */
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   UNUSED(ReturnValue);
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****             the HAL_FLASH_OperationErrorCallback could be implemented in the user file
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****    */
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @}
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /** @defgroup FLASH_Exported_Functions_Group2 Peripheral Control functions
ARM GAS  /tmp/ccU1mtqu.s 			page 10


 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  *  @brief   Management functions
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  *
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** @verbatim
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  ===============================================================================
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                       ##### Peripheral Control functions #####
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  ===============================================================================
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     [..]
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     This subsection provides a set of functions allowing to control the FLASH
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     memory operations.
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** @endverbatim
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @{
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief  Unlock the FLASH control register access.
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @retval HAL Status
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** HAL_StatusTypeDef HAL_FLASH_Unlock(void)
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** {
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   HAL_StatusTypeDef status = HAL_OK;
 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Authorize the FLASH Registers access */
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Verify Flash is unlocked */
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       status = HAL_ERROR;
 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   return status;
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief  Lock the FLASH control register access.
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @retval HAL Status
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** HAL_StatusTypeDef HAL_FLASH_Lock(void)
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** {
 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Set the LOCK Bit to lock the FLASH Registers access */
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   return HAL_OK;
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief  Unlock the FLASH Option Bytes Registers access.
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @retval HAL Status
 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** {
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   if(READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
ARM GAS  /tmp/ccU1mtqu.s 			page 11


 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Authorizes the Option Byte register programming */
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   else
 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     return HAL_ERROR;
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   return HAL_OK;
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief  Lock the FLASH Option Bytes Registers access.
 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @retval HAL Status
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** {
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK);
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   return HAL_OK;
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief  Launch the option byte loading.
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @retval HAL Status
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** {
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Set the bit to force the option byte reloading */
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH);
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Wait for last operation to be completed */
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   return(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE));
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @}
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /** @defgroup FLASH_Exported_Functions_Group3 Peripheral State and Errors functions
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  *  @brief   Peripheral Errors functions
 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  *
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** @verbatim
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  ===============================================================================
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****                 ##### Peripheral Errors functions #####
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****  ===============================================================================
 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     [..]
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     This subsection permits to get in run-time Errors of the FLASH peripheral.
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** @endverbatim
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @{
 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
ARM GAS  /tmp/ccU1mtqu.s 			page 12


 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief  Get the specific FLASH error flag.
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @retval FLASH_ErrorCode: The returned value can be:
 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_RD: FLASH Read Protection error flag (PCROP)
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_PGS: FLASH Programming Sequence error flag
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_PGP: FLASH Programming Parallelism error flag
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_NONE: No error set
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_OP: FLASH Operation error
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_PROG: FLASH Programming error
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protection error
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming alignment error
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_SIZ: FLASH Size error
 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_PGS: FLASH Programming sequence error
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_MIS: FLASH Fast programming data miss error
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_FAST: FLASH Fast programming error
 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *            @arg FLASH_FLAG_PEMPTY : FLASH Boot from not programmed flash (apply only for STM32L
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** uint32_t HAL_FLASH_GetError(void)
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** {
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****    return pFlash.ErrorCode;
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @}
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @}
 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /* Private functions ---------------------------------------------------------*/
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /** @addtogroup FLASH_Private_Functions
 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @{
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief  Wait for a FLASH operation to complete.
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @param  Timeout maximum flash operation timeout
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @retval HAL_StatusTypeDef HAL Status
 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** {
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****      Even if the FLASH operation fails, the BUSY flag will be reset and an error
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****      flag will be set */
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   uint32_t tickstart = HAL_GetTick();
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   uint32_t error;
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     if(Timeout != HAL_MAX_DELAY)
ARM GAS  /tmp/ccU1mtqu.s 			page 13


 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       if((HAL_GetTick() - tickstart) >= Timeout)
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         return HAL_TIMEOUT;
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   if(error != 0u)
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /*Save the error code*/
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     pFlash.ErrorCode |= error;
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Clear error programming flags */
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     __HAL_FLASH_CLEAR_FLAG(error);
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     return HAL_ERROR;
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Check FLASH End of Operation flag  */
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     /* Clear FLASH End of Operation pending bit */
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* If there is an error flag set */
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   return HAL_OK;
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief  Program double-word (64-bit) at a specified address.
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @param  Address specifies the address to be programmed.
 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @param  Data specifies the data to be programmed.
 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @retval None
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** {
  29              		.loc 1 697 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              		.loc 1 697 1 is_stmt 0 view .LVU1
  35 0000 10B4     		push	{r4}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 4
  38              		.cfi_offset 4, -4
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Check the parameters */
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));
  39              		.loc 1 699 3 is_stmt 1 view .LVU2
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Set PG bit */
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   SET_BIT(FLASH->CR, FLASH_CR_PG);
  40              		.loc 1 702 3 view .LVU3
ARM GAS  /tmp/ccU1mtqu.s 			page 14


  41 0002 064C     		ldr	r4, .L3
  42 0004 6169     		ldr	r1, [r4, #20]
  43 0006 41F00101 		orr	r1, r1, #1
  44 000a 6161     		str	r1, [r4, #20]
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Program first word */
 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *(__IO uint32_t*)Address = (uint32_t)Data;
  45              		.loc 1 705 3 view .LVU4
  46              		.loc 1 705 28 is_stmt 0 view .LVU5
  47 000c 0260     		str	r2, [r0]
 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Barrier to ensure programming is performed in 2 steps, in right order
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     (independently of compiler optimization behavior) */
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   __ISB();
  48              		.loc 1 709 3 is_stmt 1 view .LVU6
  49              	.LBB10:
  50              	.LBI10:
  51              		.file 2 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
   1:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
ARM GAS  /tmp/ccU1mtqu.s 			page 15


  40:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  52:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /tmp/ccU1mtqu.s 			page 16


  97:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 130:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 135:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 141:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 146:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
ARM GAS  /tmp/ccU1mtqu.s 			page 17


 154:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 157:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 163:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 166:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 189:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 190:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 193:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 194:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 197:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 198:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 199:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 202:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 203:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 204:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 205:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 209:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** */
 210:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccU1mtqu.s 			page 18


 211:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #else
 219:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 223:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 224:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 225:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 228:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 230:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 231:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 234:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 236:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 238:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 242:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 244:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 245:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 246:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 249:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 251:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 252:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 253:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 258:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
  52              		.loc 2 258 27 view .LVU7
  53              	.LBB11:
 259:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 260:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
  54              		.loc 2 260 3 view .LVU8
  55              		.syntax unified
  56              	@ 260 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
  57 000e BFF36F8F 		isb 0xF
  58              	@ 0 "" 2
ARM GAS  /tmp/ccU1mtqu.s 			page 19


  59              		.thumb
  60              		.syntax unified
  61              	.LBE11:
  62              	.LBE10:
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Program second word */
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
  63              		.loc 1 712 3 view .LVU9
  64              		.loc 1 712 33 is_stmt 0 view .LVU10
  65 0012 4360     		str	r3, [r0, #4]
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
  66              		.loc 1 713 1 view .LVU11
  67 0014 5DF8044B 		ldr	r4, [sp], #4
  68              	.LCFI1:
  69              		.cfi_restore 4
  70              		.cfi_def_cfa_offset 0
  71 0018 7047     		bx	lr
  72              	.L4:
  73 001a 00BF     		.align	2
  74              	.L3:
  75 001c 00200240 		.word	1073881088
  76              		.cfi_endproc
  77              	.LFE146:
  79              		.section	.text.FLASH_Program_Fast,"ax",%progbits
  80              		.align	1
  81              		.syntax unified
  82              		.thumb
  83              		.thumb_func
  84              		.fpu fpv4-sp-d16
  86              	FLASH_Program_Fast:
  87              	.LVL1:
  88              	.LFB147:
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** /**
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @brief  Fast program a row double-word (64-bit) at a specified address.
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @param  Address specifies the address to be programmed.
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @param  DataAddress specifies the address where the data are stored.
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   * @retval None
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   */
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** {
  89              		.loc 1 722 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  94              		.loc 1 722 1 is_stmt 0 view .LVU13
  95 0000 10B4     		push	{r4}
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 4
  98              		.cfi_offset 4, -4
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   uint32_t primask_bit;
  99              		.loc 1 723 3 is_stmt 1 view .LVU14
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 100              		.loc 1 724 3 view .LVU15
 101              	.LVL2:
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
ARM GAS  /tmp/ccU1mtqu.s 			page 20


 102              		.loc 1 725 3 view .LVU16
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 103              		.loc 1 726 3 view .LVU17
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Check the parameters */
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));
 104              		.loc 1 729 3 view .LVU18
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Set FSTPG bit */
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 105              		.loc 1 732 3 view .LVU19
 106 0002 0B4A     		ldr	r2, .L8
 107 0004 5369     		ldr	r3, [r2, #20]
 108 0006 43F48023 		orr	r3, r3, #262144
 109 000a 5361     		str	r3, [r2, #20]
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Disable interrupts to avoid any interruption during the loop */
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   primask_bit = __get_PRIMASK();
 110              		.loc 1 735 3 view .LVU20
 111              	.LBB12:
 112              	.LBI12:
 261:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 262:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 263:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 264:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 265:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 269:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 271:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 273:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 274:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 275:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 276:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 280:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 282:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 284:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 285:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 286:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 287:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 292:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 294:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccU1mtqu.s 			page 21


 297:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 298:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 299:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 301:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 302:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 303:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 305:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 306:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 311:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 313:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 314:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 315:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 317:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 318:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 319:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 320:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 321:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 326:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 328:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #else
 331:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
 332:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 335:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 336:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 337:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 346:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 348:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   {
 351:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
 352:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   }
 353:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
ARM GAS  /tmp/ccU1mtqu.s 			page 22


 354:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 355:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 356:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 357:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 358:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 364:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 366:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 367:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 368:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 373:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 375:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 376:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #else
 382:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 384:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   {
 387:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
 390:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   }
 391:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 393:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 394:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 395:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 396:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 397:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 398:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 403:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 405:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
ARM GAS  /tmp/ccU1mtqu.s 			page 23


 411:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    */
 414:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   {
 416:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
 417:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   }
 418:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 420:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 421:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 422:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 427:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 432:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 434:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 435:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 436:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #else
 439:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     */
 442:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 444:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 446:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 447:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 448:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 449:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 454:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 456:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 457:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #else
 461:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     */
 464:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 466:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccU1mtqu.s 			page 24


 468:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 469:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 470:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 471:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 476:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 478:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 479:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 480:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 482:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 486:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 493:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 495:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 496:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 499:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 500:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 501:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 502:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 503:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 510:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 512:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 513:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 514:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 516:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 517:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 518:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 519:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 520:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
ARM GAS  /tmp/ccU1mtqu.s 			page 25


 525:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 527:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 529:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 530:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 531:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 533:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 534:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 535:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 537:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 540:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 542:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 544:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 545:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 550:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 551:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 555:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 561:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
 563:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
 564:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
 567:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  })
 568:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 569:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 570:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 571:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 577:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
 579:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
 580:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
ARM GAS  /tmp/ccU1mtqu.s 			page 26


 582:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
 583:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  })
 584:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 585:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 586:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 587:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 593:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 595:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 596:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 597:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 599:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 600:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 601:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 603:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 608:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 610:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 611:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 612:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #else
 615:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     */
 618:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 620:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 622:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 623:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 624:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 625:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 630:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 632:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 633:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 634:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #else
 637:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
ARM GAS  /tmp/ccU1mtqu.s 			page 27


 639:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     */
 640:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 642:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 644:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 645:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 647:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 652:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 654:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 655:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 656:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 658:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 659:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 660:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 661:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 662:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 667:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 669:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 673:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 679:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 681:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 683:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 684:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 685:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 686:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 691:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 693:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 695:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccU1mtqu.s 			page 28


 696:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 700:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 701:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 707:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 709:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   {
 711:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
 714:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     {
 715:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
 716:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     }
 717:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
 718:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     {
 719:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
 720:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     }
 721:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   }
 722:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
 723:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 724:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 725:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 726:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 732:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 734:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   {
 736:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     {
 739:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
 740:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     }
 741:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     {
 743:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
 744:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     }
 745:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   }
 746:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 748:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 749:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccU1mtqu.s 			page 29


 753:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 754:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 757:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 762:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 764:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 765:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 769:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 770:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 771:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 772:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 777:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 779:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 780:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 781:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 784:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 785:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 786:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 787:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 795:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 796:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 798:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 799:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 800:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 801:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 802:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 807:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 809:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
ARM GAS  /tmp/ccU1mtqu.s 			page 30


 810:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 811:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 812:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 813:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 814:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 819:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 821:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 823:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 825:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 826:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 831:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 833:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 835:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 836:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 837:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 838:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 843:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 845:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 846:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 847:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 850:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 851:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 852:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 853:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 858:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 860:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 861:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 862:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 865:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 866:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccU1mtqu.s 			page 31


 867:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 868:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 873:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 875:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 876:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 879:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 880:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 881:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 882:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 883:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 890:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 892:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 893:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 894:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 896:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 897:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 898:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 907:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 909:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 910:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 913:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 914:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 915:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 916:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 917:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccU1mtqu.s 			page 32


 924:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 926:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 927:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 928:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 930:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 931:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 932:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 935:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 937:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 942:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 943:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 944:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 945:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 949:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 951:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 953:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 954:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 955:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 956:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 960:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 961:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 962:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 963:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 964:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 965:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 966:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 967:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 968:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 969:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 970:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 971:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 972:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 973:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 974:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 975:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 976:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 977:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /tmp/ccU1mtqu.s 			page 33


 981:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 982:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 983:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 984:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 985:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 987:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 991:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 992:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 994:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 996:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 997:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 998:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 999:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1000:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
1002:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
1004:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ISB();
1005:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1006:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1007:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1009:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
1010:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
1011:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
1012:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1013:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1014:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
1015:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1016:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
1017:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ISB();
1018:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1019:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1020:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1021:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1022:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
1023:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
1024:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
1025:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
1026:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1027:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
1028:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1029:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1030:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
1032:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1033:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1034:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1035:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1036:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
1037:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
ARM GAS  /tmp/ccU1mtqu.s 			page 34


1038:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
1039:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
1040:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1041:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
1042:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1043:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1044:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1045:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
1046:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1047:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1048:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1049:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1050:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
1051:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
1052:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
1053:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
1054:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1055:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
1056:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1057:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1058:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
1060:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1061:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1062:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1063:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1064:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
1065:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
1066:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
1067:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
1068:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1069:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
1070:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1071:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1072:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1073:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
1074:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1075:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1076:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1077:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1078:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1079:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
1080:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
1081:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
1082:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
1083:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1084:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
1085:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1086:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1087:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1088:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
1089:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1090:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1091:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1092:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1093:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1094:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccU1mtqu.s 			page 35


1095:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
1096:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
1097:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1098:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1099:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
1100:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1101:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
1102:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1103:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1104:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1105:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1106:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
1107:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1108:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
1109:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1110:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1111:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
1112:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1113:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
1114:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1115:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1116:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1117:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1118:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
1119:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
1120:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
1121:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
1122:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1123:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
1124:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1125:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1126:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1127:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
1128:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1129:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1130:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1131:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1132:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1133:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
1134:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
1135:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
1136:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
1137:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1138:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
1139:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1140:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1141:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1142:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
1143:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1144:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1145:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1146:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1147:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1148:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
1149:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
1150:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
1151:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
ARM GAS  /tmp/ccU1mtqu.s 			page 36


1152:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1153:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
1154:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1155:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
1156:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1157:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1158:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1160:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
1162:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
1163:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1164:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1165:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
1166:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1167:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
1168:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1169:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1170:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1171:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1173:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
1174:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
1175:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
1176:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
1177:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1178:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
1179:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1180:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1181:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1182:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
1183:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1184:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1185:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1186:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1187:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
1188:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
1189:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
1190:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
1191:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1192:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
1193:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1194:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
1195:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1196:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1197:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1198:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1199:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
1200:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
1201:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
1202:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
1203:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1204:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 113              		.loc 2 1204 31 view .LVU21
 114              	.LBB13:
1205:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1206:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccU1mtqu.s 			page 37


 115              		.loc 2 1206 3 view .LVU22
1207:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1208:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 116              		.loc 2 1208 3 view .LVU23
 117              		.syntax unified
 118              	@ 1208 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 119 000c EFF31084 		MRS r4, primask
 120              	@ 0 "" 2
 121              	.LVL3:
1209:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 122              		.loc 2 1209 3 view .LVU24
 123              		.loc 2 1209 3 is_stmt 0 view .LVU25
 124              		.thumb
 125              		.syntax unified
 126              	.LBE13:
 127              	.LBE12:
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   __disable_irq();
 128              		.loc 1 736 3 is_stmt 1 view .LVU26
 129              	.LBB14:
 130              	.LBI14:
 960:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 131              		.loc 2 960 27 view .LVU27
 132              	.LBB15:
 962:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 133              		.loc 2 962 3 view .LVU28
 134              		.syntax unified
 135              	@ 962 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 136 0010 72B6     		cpsid i
 137              	@ 0 "" 2
 138              		.thumb
 139              		.syntax unified
 140              	.LBE15:
 141              	.LBE14:
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 142              		.loc 1 724 11 is_stmt 0 view .LVU29
 143 0012 8023     		movs	r3, #128
 144              	.LVL4:
 145              	.L6:
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Program the double word of the row */
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   do
 146              		.loc 1 739 3 is_stmt 1 discriminator 1 view .LVU30
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     *dest_addr = *src_addr;
 147              		.loc 1 741 5 discriminator 1 view .LVU31
 148              		.loc 1 741 18 is_stmt 0 discriminator 1 view .LVU32
 149 0014 51F8042B 		ldr	r2, [r1], #4
 150              	.LVL5:
 151              		.loc 1 741 16 discriminator 1 view .LVU33
 152 0018 40F8042B 		str	r2, [r0], #4
 153              	.LVL6:
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     dest_addr++;
 154              		.loc 1 742 5 is_stmt 1 discriminator 1 view .LVU34
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     src_addr++;
 155              		.loc 1 743 5 discriminator 1 view .LVU35
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     row_index--;
 156              		.loc 1 744 5 discriminator 1 view .LVU36
ARM GAS  /tmp/ccU1mtqu.s 			page 38


 157              		.loc 1 744 14 is_stmt 0 discriminator 1 view .LVU37
 158 001c 013B     		subs	r3, r3, #1
 159              	.LVL7:
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   } while (row_index != 0U);
 160              		.loc 1 745 11 is_stmt 1 discriminator 1 view .LVU38
 161              		.loc 1 745 3 is_stmt 0 discriminator 1 view .LVU39
 162 001e 13F0FF03 		ands	r3, r3, #255
 163              	.LVL8:
 164              		.loc 1 745 3 discriminator 1 view .LVU40
 165 0022 F7D1     		bne	.L6
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Re-enable the interrupts */
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   __set_PRIMASK(primask_bit);
 166              		.loc 1 748 3 is_stmt 1 view .LVU41
 167              	.LVL9:
 168              	.LBB16:
 169              	.LBI16:
1210:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1211:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1212:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1213:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1214:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
1215:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
1216:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
1217:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
1218:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1219:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
1220:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1221:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1222:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1223:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
1224:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1225:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
1226:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1227:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1228:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
1229:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
1231:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
1232:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1233:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
1234:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 170              		.loc 2 1234 27 view .LVU42
 171              	.LBB17:
1235:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
1236:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 172              		.loc 2 1236 3 view .LVU43
 173              		.syntax unified
 174              	@ 1236 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 175 0024 84F31088 		MSR primask, r4
 176              	@ 0 "" 2
 177              	.LVL10:
 178              		.loc 2 1236 3 is_stmt 0 view .LVU44
 179              		.thumb
 180              		.syntax unified
 181              	.LBE17:
 182              	.LBE16:
ARM GAS  /tmp/ccU1mtqu.s 			page 39


 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 183              		.loc 1 749 1 view .LVU45
 184 0028 5DF8044B 		ldr	r4, [sp], #4
 185              	.LCFI3:
 186              		.cfi_restore 4
 187              		.cfi_def_cfa_offset 0
 188              	.LVL11:
 189              		.loc 1 749 1 view .LVU46
 190 002c 7047     		bx	lr
 191              	.L9:
 192 002e 00BF     		.align	2
 193              	.L8:
 194 0030 00200240 		.word	1073881088
 195              		.cfi_endproc
 196              	.LFE147:
 198              		.section	.text.HAL_FLASH_Program_IT,"ax",%progbits
 199              		.align	1
 200              		.global	HAL_FLASH_Program_IT
 201              		.syntax unified
 202              		.thumb
 203              		.thumb_func
 204              		.fpu fpv4-sp-d16
 206              	HAL_FLASH_Program_IT:
 207              	.LVL12:
 208              	.LFB135:
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   HAL_StatusTypeDef status = HAL_OK;
 209              		.loc 1 252 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   HAL_StatusTypeDef status = HAL_OK;
 213              		.loc 1 252 1 is_stmt 0 view .LVU48
 214 0000 70B5     		push	{r4, r5, r6, lr}
 215              	.LCFI4:
 216              		.cfi_def_cfa_offset 16
 217              		.cfi_offset 4, -16
 218              		.cfi_offset 5, -12
 219              		.cfi_offset 6, -8
 220              		.cfi_offset 14, -4
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 221              		.loc 1 253 3 is_stmt 1 view .LVU49
 222              	.LVL13:
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 223              		.loc 1 256 3 view .LVU50
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 224              		.loc 1 259 3 view .LVU51
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 225              		.loc 1 259 3 view .LVU52
 226 0002 1E4D     		ldr	r5, .L23
 227 0004 2D78     		ldrb	r5, [r5]	@ zero_extendqisi2
 228 0006 012D     		cmp	r5, #1
 229 0008 36D0     		beq	.L17
 230 000a 0446     		mov	r4, r0
 231 000c 0846     		mov	r0, r1
 232              	.LVL14:
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 233              		.loc 1 259 3 discriminator 2 view .LVU53
ARM GAS  /tmp/ccU1mtqu.s 			page 40


 234 000e 1B4D     		ldr	r5, .L23
 235 0010 0121     		movs	r1, #1
 236              	.LVL15:
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 237              		.loc 1 259 3 is_stmt 0 discriminator 2 view .LVU54
 238 0012 2970     		strb	r1, [r5]
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 239              		.loc 1 259 3 is_stmt 1 discriminator 2 view .LVU55
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 240              		.loc 1 261 3 discriminator 2 view .LVU56
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 241              		.loc 1 261 20 is_stmt 0 discriminator 2 view .LVU57
 242 0014 0021     		movs	r1, #0
 243 0016 6960     		str	r1, [r5, #4]
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 244              		.loc 1 264 3 is_stmt 1 discriminator 2 view .LVU58
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 245              		.loc 1 264 6 is_stmt 0 discriminator 2 view .LVU59
 246 0018 1949     		ldr	r1, .L23+4
 247 001a 0968     		ldr	r1, [r1]
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 248              		.loc 1 264 5 discriminator 2 view .LVU60
 249 001c 11F4806F 		tst	r1, #1024
 250 0020 19D0     		beq	.L12
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 251              		.loc 1 267 5 is_stmt 1 view .LVU61
 252 0022 174D     		ldr	r5, .L23+4
 253 0024 2968     		ldr	r1, [r5]
 254 0026 21F48061 		bic	r1, r1, #1024
 255 002a 2960     		str	r1, [r5]
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 256              		.loc 1 268 5 view .LVU62
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 257              		.loc 1 268 30 is_stmt 0 view .LVU63
 258 002c 1349     		ldr	r1, .L23
 259 002e 0225     		movs	r5, #2
 260 0030 0D77     		strb	r5, [r1, #28]
 261              	.L13:
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 262              		.loc 1 276 3 is_stmt 1 view .LVU64
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 263              		.loc 1 276 5 is_stmt 0 view .LVU65
 264 0032 022C     		cmp	r4, #2
 265 0034 13D0     		beq	.L20
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 266              		.loc 1 282 5 is_stmt 1 view .LVU66
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 267              		.loc 1 282 29 is_stmt 0 view .LVU67
 268 0036 1149     		ldr	r1, .L23
 269 0038 0325     		movs	r5, #3
 270 003a 0D72     		strb	r5, [r1, #8]
 271              	.L15:
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 272              		.loc 1 284 3 is_stmt 1 view .LVU68
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 273              		.loc 1 284 18 is_stmt 0 view .LVU69
 274 003c 0F49     		ldr	r1, .L23
ARM GAS  /tmp/ccU1mtqu.s 			page 41


 275 003e C860     		str	r0, [r1, #12]
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 276              		.loc 1 287 3 is_stmt 1 view .LVU70
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 277              		.loc 1 287 3 view .LVU71
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 278              		.loc 1 287 3 view .LVU72
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 279              		.loc 1 287 3 view .LVU73
 280 0040 0F4E     		ldr	r6, .L23+4
 281 0042 7569     		ldr	r5, [r6, #20]
 282 0044 45F04075 		orr	r5, r5, #50331648
 283 0048 7561     		str	r5, [r6, #20]
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 284              		.loc 1 287 3 view .LVU74
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 285              		.loc 1 289 3 view .LVU75
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 286              		.loc 1 289 5 is_stmt 0 view .LVU76
 287 004a 64B1     		cbz	r4, .L21
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 288              		.loc 1 294 8 is_stmt 1 view .LVU77
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 289              		.loc 1 294 51 is_stmt 0 view .LVU78
 290 004c 013C     		subs	r4, r4, #1
 291              	.LVL16:
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 292              		.loc 1 294 10 view .LVU79
 293 004e 012C     		cmp	r4, #1
 294 0050 0DD9     		bls	.L22
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 295              		.loc 1 304 10 view .LVU80
 296 0052 0020     		movs	r0, #0
 297              	.LVL17:
 298              	.L11:
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 299              		.loc 1 305 1 view .LVU81
 300 0054 70BD     		pop	{r4, r5, r6, pc}
 301              	.LVL18:
 302              	.L12:
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 303              		.loc 1 272 5 is_stmt 1 view .LVU82
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 304              		.loc 1 272 30 is_stmt 0 view .LVU83
 305 0056 0949     		ldr	r1, .L23
 306 0058 0025     		movs	r5, #0
 307 005a 0D77     		strb	r5, [r1, #28]
 308 005c E9E7     		b	.L13
 309              	.L20:
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 310              		.loc 1 278 5 is_stmt 1 view .LVU84
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 311              		.loc 1 278 29 is_stmt 0 view .LVU85
 312 005e 0749     		ldr	r1, .L23
 313 0060 0425     		movs	r5, #4
 314 0062 0D72     		strb	r5, [r1, #8]
 315 0064 EAE7     		b	.L15
ARM GAS  /tmp/ccU1mtqu.s 			page 42


 316              	.L21:
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 317              		.loc 1 292 5 is_stmt 1 view .LVU86
 318 0066 FFF7FEFF 		bl	FLASH_Program_DoubleWord
 319              	.LVL19:
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 320              		.loc 1 304 10 is_stmt 0 view .LVU87
 321 006a 0020     		movs	r0, #0
 322 006c F2E7     		b	.L11
 323              	.LVL20:
 324              	.L22:
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 325              		.loc 1 297 5 is_stmt 1 view .LVU88
 326 006e 1146     		mov	r1, r2
 327 0070 FFF7FEFF 		bl	FLASH_Program_Fast
 328              	.LVL21:
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 329              		.loc 1 304 10 is_stmt 0 view .LVU89
 330 0074 0020     		movs	r0, #0
 331 0076 EDE7     		b	.L11
 332              	.LVL22:
 333              	.L17:
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 334              		.loc 1 259 3 view .LVU90
 335 0078 0220     		movs	r0, #2
 336              	.LVL23:
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 337              		.loc 1 259 3 view .LVU91
 338 007a EBE7     		b	.L11
 339              	.L24:
 340              		.align	2
 341              	.L23:
 342 007c 00000000 		.word	.LANCHOR0
 343 0080 00200240 		.word	1073881088
 344              		.cfi_endproc
 345              	.LFE135:
 347              		.section	.text.HAL_FLASH_EndOfOperationCallback,"ax",%progbits
 348              		.align	1
 349              		.weak	HAL_FLASH_EndOfOperationCallback
 350              		.syntax unified
 351              		.thumb
 352              		.thumb_func
 353              		.fpu fpv4-sp-d16
 355              	HAL_FLASH_EndOfOperationCallback:
 356              	.LVL24:
 357              	.LFB137:
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Prevent unused argument(s) compilation warning */
 358              		.loc 1 455 1 is_stmt 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              		@ link register save eliminated.
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 363              		.loc 1 457 3 view .LVU93
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 364              		.loc 1 462 1 is_stmt 0 view .LVU94
 365 0000 7047     		bx	lr
ARM GAS  /tmp/ccU1mtqu.s 			page 43


 366              		.cfi_endproc
 367              	.LFE137:
 369              		.section	.text.HAL_FLASH_OperationErrorCallback,"ax",%progbits
 370              		.align	1
 371              		.weak	HAL_FLASH_OperationErrorCallback
 372              		.syntax unified
 373              		.thumb
 374              		.thumb_func
 375              		.fpu fpv4-sp-d16
 377              	HAL_FLASH_OperationErrorCallback:
 378              	.LVL25:
 379              	.LFB138:
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Prevent unused argument(s) compilation warning */
 380              		.loc 1 473 1 is_stmt 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384              		@ link register save eliminated.
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 385              		.loc 1 475 3 view .LVU96
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 386              		.loc 1 480 1 is_stmt 0 view .LVU97
 387 0000 7047     		bx	lr
 388              		.cfi_endproc
 389              	.LFE138:
 391              		.section	.text.HAL_FLASH_IRQHandler,"ax",%progbits
 392              		.align	1
 393              		.global	HAL_FLASH_IRQHandler
 394              		.syntax unified
 395              		.thumb
 396              		.thumb_func
 397              		.fpu fpv4-sp-d16
 399              	HAL_FLASH_IRQHandler:
 400              	.LFB136:
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   uint32_t tmp_page;
 401              		.loc 1 312 1 is_stmt 1 view -0
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 0
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 405 0000 10B5     		push	{r4, lr}
 406              	.LCFI5:
 407              		.cfi_def_cfa_offset 8
 408              		.cfi_offset 4, -8
 409              		.cfi_offset 14, -4
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   uint32_t error;
 410              		.loc 1 313 3 view .LVU99
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   FLASH_ProcedureTypeDef procedure;
 411              		.loc 1 314 3 view .LVU100
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 412              		.loc 1 315 3 view .LVU101
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** #if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx
 413              		.loc 1 318 3 view .LVU102
 414 0002 484A     		ldr	r2, .L48
 415 0004 5369     		ldr	r3, [r2, #20]
 416 0006 23F4FF63 		bic	r3, r3, #2040
 417 000a 23F00703 		bic	r3, r3, #7
 418 000e 5361     		str	r3, [r2, #20]
ARM GAS  /tmp/ccU1mtqu.s 			page 44


 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** #endif
 419              		.loc 1 323 3 view .LVU103
 420 0010 5369     		ldr	r3, [r2, #20]
 421 0012 23F40043 		bic	r3, r3, #32768
 422 0016 5361     		str	r3, [r2, #20]
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 423              		.loc 1 327 3 view .LVU104
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 424              		.loc 1 327 12 is_stmt 0 view .LVU105
 425 0018 434B     		ldr	r3, .L48+4
 426 001a 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 427 001c DBB2     		uxtb	r3, r3
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 428              		.loc 1 327 5 view .LVU106
 429 001e 042B     		cmp	r3, #4
 430 0020 24D0     		beq	.L41
 431              	.L28:
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 432              		.loc 1 333 3 is_stmt 1 view .LVU107
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 433              		.loc 1 333 17 is_stmt 0 view .LVU108
 434 0022 404B     		ldr	r3, .L48
 435 0024 1B69     		ldr	r3, [r3, #16]
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 436              		.loc 1 333 9 view .LVU109
 437 0026 414A     		ldr	r2, .L48+8
 438              	.LVL26:
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 439              		.loc 1 335 3 is_stmt 1 view .LVU110
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 440              		.loc 1 335 6 is_stmt 0 view .LVU111
 441 0028 1340     		ands	r3, r3, r2
 442              	.LVL27:
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 443              		.loc 1 335 6 view .LVU112
 444 002a 24D1     		bne	.L42
 445              	.LVL28:
 446              	.L29:
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 447              		.loc 1 371 3 is_stmt 1 view .LVU113
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 448              		.loc 1 371 6 is_stmt 0 view .LVU114
 449 002c 3D4B     		ldr	r3, .L48
 450 002e 1B69     		ldr	r3, [r3, #16]
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 451              		.loc 1 371 5 view .LVU115
 452 0030 13F0010F 		tst	r3, #1
 453 0034 60D0     		beq	.L34
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 454              		.loc 1 374 5 is_stmt 1 discriminator 4 view .LVU116
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 455              		.loc 1 374 5 discriminator 4 view .LVU117
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 456              		.loc 1 374 5 discriminator 4 view .LVU118
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 457              		.loc 1 374 5 discriminator 4 view .LVU119
 458 0036 3B4B     		ldr	r3, .L48
ARM GAS  /tmp/ccU1mtqu.s 			page 45


 459 0038 0122     		movs	r2, #1
 460 003a 1A61     		str	r2, [r3, #16]
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 461              		.loc 1 374 5 discriminator 4 view .LVU120
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 462              		.loc 1 376 5 discriminator 4 view .LVU121
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 463              		.loc 1 376 14 is_stmt 0 discriminator 4 view .LVU122
 464 003c 3A4B     		ldr	r3, .L48+4
 465 003e 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 466 0040 DBB2     		uxtb	r3, r3
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 467              		.loc 1 376 7 discriminator 4 view .LVU123
 468 0042 9342     		cmp	r3, r2
 469 0044 4AD1     		bne	.L35
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 470              		.loc 1 379 7 is_stmt 1 view .LVU124
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 471              		.loc 1 379 13 is_stmt 0 view .LVU125
 472 0046 384B     		ldr	r3, .L48+4
 473 0048 9A69     		ldr	r2, [r3, #24]
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 474              		.loc 1 379 28 view .LVU126
 475 004a 013A     		subs	r2, r2, #1
 476 004c 9A61     		str	r2, [r3, #24]
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 477              		.loc 1 382 7 is_stmt 1 view .LVU127
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 478              		.loc 1 382 16 is_stmt 0 view .LVU128
 479 004e 9B69     		ldr	r3, [r3, #24]
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 480              		.loc 1 382 9 view .LVU129
 481 0050 002B     		cmp	r3, #0
 482 0052 37D0     		beq	.L36
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 483              		.loc 1 385 9 is_stmt 1 view .LVU130
 484 0054 344C     		ldr	r4, .L48+4
 485 0056 6069     		ldr	r0, [r4, #20]
 486 0058 FFF7FEFF 		bl	HAL_FLASH_EndOfOperationCallback
 487              	.LVL29:
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         tmp_page = pFlash.Page;
 488              		.loc 1 388 9 view .LVU131
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         tmp_page = pFlash.Page;
 489              		.loc 1 388 15 is_stmt 0 view .LVU132
 490 005c 6369     		ldr	r3, [r4, #20]
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         tmp_page = pFlash.Page;
 491              		.loc 1 388 20 view .LVU133
 492 005e 0133     		adds	r3, r3, #1
 493 0060 6361     		str	r3, [r4, #20]
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         FLASH_PageErase(tmp_page, pFlash.Bank);
 494              		.loc 1 389 9 is_stmt 1 view .LVU134
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         FLASH_PageErase(tmp_page, pFlash.Bank);
 495              		.loc 1 389 18 is_stmt 0 view .LVU135
 496 0062 6069     		ldr	r0, [r4, #20]
 497              	.LVL30:
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 498              		.loc 1 390 9 is_stmt 1 view .LVU136
ARM GAS  /tmp/ccU1mtqu.s 			page 46


 499 0064 2169     		ldr	r1, [r4, #16]
 500 0066 FFF7FEFF 		bl	FLASH_PageErase
 501              	.LVL31:
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 502              		.loc 1 390 9 is_stmt 0 view .LVU137
 503 006a 45E0     		b	.L34
 504              	.L41:
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 505              		.loc 1 329 5 is_stmt 1 view .LVU138
 506 006c 5369     		ldr	r3, [r2, #20]
 507 006e 23F48023 		bic	r3, r3, #262144
 508 0072 5361     		str	r3, [r2, #20]
 509 0074 D5E7     		b	.L28
 510              	.LVL32:
 511              	.L42:
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 512              		.loc 1 338 5 view .LVU139
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 513              		.loc 1 338 22 is_stmt 0 view .LVU140
 514 0076 2C4C     		ldr	r4, .L48+4
 515 0078 6268     		ldr	r2, [r4, #4]
 516 007a 1A43     		orrs	r2, r2, r3
 517 007c 6260     		str	r2, [r4, #4]
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 518              		.loc 1 341 5 is_stmt 1 view .LVU141
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 519              		.loc 1 341 5 view .LVU142
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 520              		.loc 1 341 5 view .LVU143
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 521              		.loc 1 341 5 view .LVU144
 522 007e 294A     		ldr	r2, .L48
 523 0080 1361     		str	r3, [r2, #16]
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 524              		.loc 1 341 5 view .LVU145
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 525              		.loc 1 344 5 view .LVU146
 526 0082 FFF7FEFF 		bl	FLASH_FlushCaches
 527              	.LVL33:
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     if(procedure == FLASH_PROC_PAGE_ERASE)
 528              		.loc 1 347 5 view .LVU147
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     if(procedure == FLASH_PROC_PAGE_ERASE)
 529              		.loc 1 347 15 is_stmt 0 view .LVU148
 530 0086 237A     		ldrb	r3, [r4, #8]	@ zero_extendqisi2
 531 0088 DBB2     		uxtb	r3, r3
 532              	.LVL34:
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 533              		.loc 1 348 5 is_stmt 1 view .LVU149
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 534              		.loc 1 348 7 is_stmt 0 view .LVU150
 535 008a 012B     		cmp	r3, #1
 536 008c 0CD0     		beq	.L43
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 537              		.loc 1 352 10 is_stmt 1 view .LVU151
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 538              		.loc 1 352 12 is_stmt 0 view .LVU152
 539 008e 022B     		cmp	r3, #2
ARM GAS  /tmp/ccU1mtqu.s 			page 47


 540 0090 0ED0     		beq	.L44
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****             (procedure == FLASH_PROC_PROGRAM_LAST))
 541              		.loc 1 356 10 is_stmt 1 view .LVU153
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****             (procedure == FLASH_PROC_PROGRAM_LAST))
 542              		.loc 1 356 47 is_stmt 0 view .LVU154
 543 0092 033B     		subs	r3, r3, #3
 544              	.LVL35:
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****             (procedure == FLASH_PROC_PROGRAM_LAST))
 545              		.loc 1 356 47 view .LVU155
 546 0094 DBB2     		uxtb	r3, r3
 547              	.LVL36:
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****             (procedure == FLASH_PROC_PROGRAM_LAST))
 548              		.loc 1 356 12 view .LVU156
 549 0096 012B     		cmp	r3, #1
 550 0098 0FD9     		bls	.L45
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 551              		.loc 1 363 8 is_stmt 1 view .LVU157
 552 009a 0020     		movs	r0, #0
 553 009c FFF7FEFF 		bl	HAL_FLASH_OperationErrorCallback
 554              	.LVL37:
 555              	.L31:
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 556              		.loc 1 367 5 view .LVU158
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 557              		.loc 1 367 29 is_stmt 0 view .LVU159
 558 00a0 214B     		ldr	r3, .L48+4
 559 00a2 0022     		movs	r2, #0
 560 00a4 1A72     		strb	r2, [r3, #8]
 561 00a6 C1E7     		b	.L29
 562              	.LVL38:
 563              	.L43:
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 564              		.loc 1 350 8 is_stmt 1 view .LVU160
 565 00a8 6069     		ldr	r0, [r4, #20]
 566 00aa FFF7FEFF 		bl	HAL_FLASH_OperationErrorCallback
 567              	.LVL39:
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 568              		.loc 1 350 8 is_stmt 0 view .LVU161
 569 00ae F7E7     		b	.L31
 570              	.LVL40:
 571              	.L44:
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 572              		.loc 1 354 9 is_stmt 1 view .LVU162
 573 00b0 1D4B     		ldr	r3, .L48+4
 574              	.LVL41:
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 575              		.loc 1 354 9 is_stmt 0 view .LVU163
 576 00b2 1869     		ldr	r0, [r3, #16]
 577 00b4 FFF7FEFF 		bl	HAL_FLASH_OperationErrorCallback
 578              	.LVL42:
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 579              		.loc 1 354 9 view .LVU164
 580 00b8 F2E7     		b	.L31
 581              	.LVL43:
 582              	.L45:
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 583              		.loc 1 359 8 is_stmt 1 view .LVU165
ARM GAS  /tmp/ccU1mtqu.s 			page 48


 584 00ba 1B4B     		ldr	r3, .L48+4
 585 00bc D868     		ldr	r0, [r3, #12]
 586 00be FFF7FEFF 		bl	HAL_FLASH_OperationErrorCallback
 587              	.LVL44:
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 588              		.loc 1 359 8 is_stmt 0 view .LVU166
 589 00c2 EDE7     		b	.L31
 590              	.L36:
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 591              		.loc 1 396 9 is_stmt 1 view .LVU167
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****         pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 592              		.loc 1 396 21 is_stmt 0 view .LVU168
 593 00c4 184C     		ldr	r4, .L48+4
 594 00c6 4FF0FF33 		mov	r3, #-1
 595 00ca 6361     		str	r3, [r4, #20]
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 596              		.loc 1 397 9 is_stmt 1 view .LVU169
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 597              		.loc 1 397 33 is_stmt 0 view .LVU170
 598 00cc 0023     		movs	r3, #0
 599 00ce 2372     		strb	r3, [r4, #8]
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 600              		.loc 1 400 9 is_stmt 1 view .LVU171
 601 00d0 FFF7FEFF 		bl	FLASH_FlushCaches
 602              	.LVL45:
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 603              		.loc 1 403 9 view .LVU172
 604 00d4 6069     		ldr	r0, [r4, #20]
 605 00d6 FFF7FEFF 		bl	HAL_FLASH_EndOfOperationCallback
 606              	.LVL46:
 607 00da 0DE0     		b	.L34
 608              	.L35:
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 609              		.loc 1 409 7 view .LVU173
 610 00dc FFF7FEFF 		bl	FLASH_FlushCaches
 611              	.LVL47:
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       if(procedure == FLASH_PROC_MASS_ERASE)
 612              		.loc 1 411 7 view .LVU174
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       if(procedure == FLASH_PROC_MASS_ERASE)
 613              		.loc 1 411 17 is_stmt 0 view .LVU175
 614 00e0 114B     		ldr	r3, .L48+4
 615 00e2 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 616 00e4 DBB2     		uxtb	r3, r3
 617              	.LVL48:
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 618              		.loc 1 412 7 is_stmt 1 view .LVU176
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 619              		.loc 1 412 9 is_stmt 0 view .LVU177
 620 00e6 022B     		cmp	r3, #2
 621 00e8 12D0     		beq	.L46
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****               (procedure == FLASH_PROC_PROGRAM_LAST))
 622              		.loc 1 418 12 is_stmt 1 view .LVU178
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****               (procedure == FLASH_PROC_PROGRAM_LAST))
 623              		.loc 1 418 49 is_stmt 0 view .LVU179
 624 00ea 033B     		subs	r3, r3, #3
 625              	.LVL49:
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****               (procedure == FLASH_PROC_PROGRAM_LAST))
ARM GAS  /tmp/ccU1mtqu.s 			page 49


 626              		.loc 1 418 49 view .LVU180
 627 00ec DBB2     		uxtb	r3, r3
 628              	.LVL50:
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****               (procedure == FLASH_PROC_PROGRAM_LAST))
 629              		.loc 1 418 14 view .LVU181
 630 00ee 012B     		cmp	r3, #1
 631 00f0 13D9     		bls	.L47
 632              	.LVL51:
 633              	.L38:
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 634              		.loc 1 428 7 is_stmt 1 view .LVU182
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 635              		.loc 1 431 7 view .LVU183
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 636              		.loc 1 431 31 is_stmt 0 view .LVU184
 637 00f2 0D4B     		ldr	r3, .L48+4
 638 00f4 0022     		movs	r2, #0
 639 00f6 1A72     		strb	r2, [r3, #8]
 640              	.L34:
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 641              		.loc 1 435 3 is_stmt 1 view .LVU185
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 642              		.loc 1 435 12 is_stmt 0 view .LVU186
 643 00f8 0B4B     		ldr	r3, .L48+4
 644 00fa 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 645              		.loc 1 435 5 view .LVU187
 646 00fc 3BB9     		cbnz	r3, .L27
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 647              		.loc 1 438 5 is_stmt 1 discriminator 4 view .LVU188
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 648              		.loc 1 438 5 discriminator 4 view .LVU189
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 649              		.loc 1 438 5 discriminator 4 view .LVU190
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 650              		.loc 1 438 5 discriminator 4 view .LVU191
 651 00fe 094A     		ldr	r2, .L48
 652 0100 5369     		ldr	r3, [r2, #20]
 653 0102 23F04073 		bic	r3, r3, #50331648
 654 0106 5361     		str	r3, [r2, #20]
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 655              		.loc 1 438 5 discriminator 4 view .LVU192
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 656              		.loc 1 441 5 discriminator 4 view .LVU193
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 657              		.loc 1 441 5 discriminator 4 view .LVU194
 658 0108 074B     		ldr	r3, .L48+4
 659 010a 0022     		movs	r2, #0
 660 010c 1A70     		strb	r2, [r3]
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 661              		.loc 1 441 5 discriminator 4 view .LVU195
 662              	.L27:
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 663              		.loc 1 443 1 is_stmt 0 view .LVU196
 664 010e 10BD     		pop	{r4, pc}
 665              	.LVL52:
 666              	.L46:
ARM GAS  /tmp/ccU1mtqu.s 			page 50


 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 667              		.loc 1 416 9 is_stmt 1 view .LVU197
 668 0110 054B     		ldr	r3, .L48+4
 669              	.LVL53:
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 670              		.loc 1 416 9 is_stmt 0 view .LVU198
 671 0112 1869     		ldr	r0, [r3, #16]
 672 0114 FFF7FEFF 		bl	HAL_FLASH_EndOfOperationCallback
 673              	.LVL54:
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 674              		.loc 1 416 9 view .LVU199
 675 0118 EBE7     		b	.L38
 676              	.LVL55:
 677              	.L47:
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 678              		.loc 1 423 9 is_stmt 1 view .LVU200
 679 011a 034B     		ldr	r3, .L48+4
 680 011c D868     		ldr	r0, [r3, #12]
 681 011e FFF7FEFF 		bl	HAL_FLASH_EndOfOperationCallback
 682              	.LVL56:
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 683              		.loc 1 423 9 is_stmt 0 view .LVU201
 684 0122 E6E7     		b	.L38
 685              	.L49:
 686              		.align	2
 687              	.L48:
 688 0124 00200240 		.word	1073881088
 689 0128 00000000 		.word	.LANCHOR0
 690 012c FAC30200 		.word	181242
 691              		.cfi_endproc
 692              	.LFE136:
 694              		.section	.text.HAL_FLASH_Unlock,"ax",%progbits
 695              		.align	1
 696              		.global	HAL_FLASH_Unlock
 697              		.syntax unified
 698              		.thumb
 699              		.thumb_func
 700              		.fpu fpv4-sp-d16
 702              	HAL_FLASH_Unlock:
 703              	.LFB139:
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   HAL_StatusTypeDef status = HAL_OK;
 704              		.loc 1 506 1 is_stmt 1 view -0
 705              		.cfi_startproc
 706              		@ args = 0, pretend = 0, frame = 0
 707              		@ frame_needed = 0, uses_anonymous_args = 0
 708              		@ link register save eliminated.
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 709              		.loc 1 507 3 view .LVU203
 710              	.LVL57:
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 711              		.loc 1 509 3 view .LVU204
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 712              		.loc 1 509 6 is_stmt 0 view .LVU205
 713 0000 094B     		ldr	r3, .L55
 714 0002 5B69     		ldr	r3, [r3, #20]
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 715              		.loc 1 509 5 view .LVU206
ARM GAS  /tmp/ccU1mtqu.s 			page 51


 716 0004 002B     		cmp	r3, #0
 717 0006 01DB     		blt	.L54
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 718              		.loc 1 507 21 view .LVU207
 719 0008 0020     		movs	r0, #0
 720 000a 7047     		bx	lr
 721              	.L54:
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 722              		.loc 1 512 5 is_stmt 1 view .LVU208
 723 000c 064B     		ldr	r3, .L55
 724 000e 074A     		ldr	r2, .L55+4
 725 0010 9A60     		str	r2, [r3, #8]
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 726              		.loc 1 513 5 view .LVU209
 727 0012 02F18832 		add	r2, r2, #-2004318072
 728 0016 9A60     		str	r2, [r3, #8]
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 729              		.loc 1 516 5 view .LVU210
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 730              		.loc 1 516 8 is_stmt 0 view .LVU211
 731 0018 5B69     		ldr	r3, [r3, #20]
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 732              		.loc 1 516 7 view .LVU212
 733 001a 002B     		cmp	r3, #0
 734 001c 01DB     		blt	.L53
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 735              		.loc 1 507 21 view .LVU213
 736 001e 0020     		movs	r0, #0
 737 0020 7047     		bx	lr
 738              	.L53:
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 739              		.loc 1 518 14 view .LVU214
 740 0022 0120     		movs	r0, #1
 741              	.LVL58:
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 742              		.loc 1 522 3 is_stmt 1 view .LVU215
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 743              		.loc 1 523 1 is_stmt 0 view .LVU216
 744 0024 7047     		bx	lr
 745              	.L56:
 746 0026 00BF     		.align	2
 747              	.L55:
 748 0028 00200240 		.word	1073881088
 749 002c 23016745 		.word	1164378403
 750              		.cfi_endproc
 751              	.LFE139:
 753              		.section	.text.HAL_FLASH_Lock,"ax",%progbits
 754              		.align	1
 755              		.global	HAL_FLASH_Lock
 756              		.syntax unified
 757              		.thumb
 758              		.thumb_func
 759              		.fpu fpv4-sp-d16
 761              	HAL_FLASH_Lock:
 762              	.LFB140:
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Set the LOCK Bit to lock the FLASH Registers access */
 763              		.loc 1 530 1 is_stmt 1 view -0
ARM GAS  /tmp/ccU1mtqu.s 			page 52


 764              		.cfi_startproc
 765              		@ args = 0, pretend = 0, frame = 0
 766              		@ frame_needed = 0, uses_anonymous_args = 0
 767              		@ link register save eliminated.
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 768              		.loc 1 532 3 view .LVU218
 769 0000 034A     		ldr	r2, .L58
 770 0002 5369     		ldr	r3, [r2, #20]
 771 0004 43F00043 		orr	r3, r3, #-2147483648
 772 0008 5361     		str	r3, [r2, #20]
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 773              		.loc 1 534 3 view .LVU219
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 774              		.loc 1 535 1 is_stmt 0 view .LVU220
 775 000a 0020     		movs	r0, #0
 776 000c 7047     		bx	lr
 777              	.L59:
 778 000e 00BF     		.align	2
 779              	.L58:
 780 0010 00200240 		.word	1073881088
 781              		.cfi_endproc
 782              	.LFE140:
 784              		.section	.text.HAL_FLASH_OB_Unlock,"ax",%progbits
 785              		.align	1
 786              		.global	HAL_FLASH_OB_Unlock
 787              		.syntax unified
 788              		.thumb
 789              		.thumb_func
 790              		.fpu fpv4-sp-d16
 792              	HAL_FLASH_OB_Unlock:
 793              	.LFB141:
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   if(READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 794              		.loc 1 542 1 is_stmt 1 view -0
 795              		.cfi_startproc
 796              		@ args = 0, pretend = 0, frame = 0
 797              		@ frame_needed = 0, uses_anonymous_args = 0
 798              		@ link register save eliminated.
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 799              		.loc 1 543 3 view .LVU222
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 800              		.loc 1 543 6 is_stmt 0 view .LVU223
 801 0000 074B     		ldr	r3, .L63
 802 0002 5B69     		ldr	r3, [r3, #20]
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 803              		.loc 1 543 5 view .LVU224
 804 0004 13F0804F 		tst	r3, #1073741824
 805 0008 07D0     		beq	.L62
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 806              		.loc 1 546 5 is_stmt 1 view .LVU225
 807 000a 054B     		ldr	r3, .L63
 808 000c 054A     		ldr	r2, .L63+4
 809 000e DA60     		str	r2, [r3, #12]
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 810              		.loc 1 547 5 view .LVU226
 811 0010 02F14432 		add	r2, r2, #1145324612
 812 0014 DA60     		str	r2, [r3, #12]
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
ARM GAS  /tmp/ccU1mtqu.s 			page 53


 813              		.loc 1 554 3 view .LVU227
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 814              		.loc 1 554 10 is_stmt 0 view .LVU228
 815 0016 0020     		movs	r0, #0
 816 0018 7047     		bx	lr
 817              	.L62:
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 818              		.loc 1 551 12 view .LVU229
 819 001a 0120     		movs	r0, #1
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 820              		.loc 1 555 1 view .LVU230
 821 001c 7047     		bx	lr
 822              	.L64:
 823 001e 00BF     		.align	2
 824              	.L63:
 825 0020 00200240 		.word	1073881088
 826 0024 3B2A1908 		.word	135866939
 827              		.cfi_endproc
 828              	.LFE141:
 830              		.section	.text.HAL_FLASH_OB_Lock,"ax",%progbits
 831              		.align	1
 832              		.global	HAL_FLASH_OB_Lock
 833              		.syntax unified
 834              		.thumb
 835              		.thumb_func
 836              		.fpu fpv4-sp-d16
 838              	HAL_FLASH_OB_Lock:
 839              	.LFB142:
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
 840              		.loc 1 562 1 is_stmt 1 view -0
 841              		.cfi_startproc
 842              		@ args = 0, pretend = 0, frame = 0
 843              		@ frame_needed = 0, uses_anonymous_args = 0
 844              		@ link register save eliminated.
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 845              		.loc 1 564 3 view .LVU232
 846 0000 034A     		ldr	r2, .L66
 847 0002 5369     		ldr	r3, [r2, #20]
 848 0004 43F08043 		orr	r3, r3, #1073741824
 849 0008 5361     		str	r3, [r2, #20]
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 850              		.loc 1 566 3 view .LVU233
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 851              		.loc 1 567 1 is_stmt 0 view .LVU234
 852 000a 0020     		movs	r0, #0
 853 000c 7047     		bx	lr
 854              	.L67:
 855 000e 00BF     		.align	2
 856              	.L66:
 857 0010 00200240 		.word	1073881088
 858              		.cfi_endproc
 859              	.LFE142:
 861              		.section	.text.HAL_FLASH_GetError,"ax",%progbits
 862              		.align	1
 863              		.global	HAL_FLASH_GetError
 864              		.syntax unified
 865              		.thumb
ARM GAS  /tmp/ccU1mtqu.s 			page 54


 866              		.thumb_func
 867              		.fpu fpv4-sp-d16
 869              	HAL_FLASH_GetError:
 870              	.LFB144:
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****    return pFlash.ErrorCode;
 871              		.loc 1 623 1 is_stmt 1 view -0
 872              		.cfi_startproc
 873              		@ args = 0, pretend = 0, frame = 0
 874              		@ frame_needed = 0, uses_anonymous_args = 0
 875              		@ link register save eliminated.
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 876              		.loc 1 624 4 view .LVU236
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 877              		.loc 1 624 17 is_stmt 0 view .LVU237
 878 0000 014B     		ldr	r3, .L69
 879 0002 5868     		ldr	r0, [r3, #4]
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 880              		.loc 1 625 1 view .LVU238
 881 0004 7047     		bx	lr
 882              	.L70:
 883 0006 00BF     		.align	2
 884              	.L69:
 885 0008 00000000 		.word	.LANCHOR0
 886              		.cfi_endproc
 887              	.LFE144:
 889              		.section	.text.FLASH_WaitForLastOperation,"ax",%progbits
 890              		.align	1
 891              		.global	FLASH_WaitForLastOperation
 892              		.syntax unified
 893              		.thumb
 894              		.thumb_func
 895              		.fpu fpv4-sp-d16
 897              	FLASH_WaitForLastOperation:
 898              	.LVL59:
 899              	.LFB145:
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
 900              		.loc 1 647 1 is_stmt 1 view -0
 901              		.cfi_startproc
 902              		@ args = 0, pretend = 0, frame = 0
 903              		@ frame_needed = 0, uses_anonymous_args = 0
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
 904              		.loc 1 647 1 is_stmt 0 view .LVU240
 905 0000 38B5     		push	{r3, r4, r5, lr}
 906              	.LCFI6:
 907              		.cfi_def_cfa_offset 16
 908              		.cfi_offset 3, -16
 909              		.cfi_offset 4, -12
 910              		.cfi_offset 5, -8
 911              		.cfi_offset 14, -4
 912 0002 0446     		mov	r4, r0
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   uint32_t error;
 913              		.loc 1 652 3 is_stmt 1 view .LVU241
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   uint32_t error;
 914              		.loc 1 652 24 is_stmt 0 view .LVU242
 915 0004 FFF7FEFF 		bl	HAL_GetTick
 916              	.LVL60:
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   uint32_t error;
ARM GAS  /tmp/ccU1mtqu.s 			page 55


 917              		.loc 1 652 24 view .LVU243
 918 0008 0546     		mov	r5, r0
 919              	.LVL61:
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 920              		.loc 1 653 3 is_stmt 1 view .LVU244
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 921              		.loc 1 655 3 view .LVU245
 922              	.L73:
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 923              		.loc 1 655 8 view .LVU246
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 924              		.loc 1 655 9 is_stmt 0 view .LVU247
 925 000a 144B     		ldr	r3, .L82
 926 000c 1B69     		ldr	r3, [r3, #16]
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 927              		.loc 1 655 8 view .LVU248
 928 000e 13F4803F 		tst	r3, #65536
 929 0012 09D0     		beq	.L80
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 930              		.loc 1 657 5 is_stmt 1 view .LVU249
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 931              		.loc 1 657 7 is_stmt 0 view .LVU250
 932 0014 B4F1FF3F 		cmp	r4, #-1
 933 0018 F7D0     		beq	.L73
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 934              		.loc 1 659 7 is_stmt 1 view .LVU251
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 935              		.loc 1 659 11 is_stmt 0 view .LVU252
 936 001a FFF7FEFF 		bl	HAL_GetTick
 937              	.LVL62:
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 938              		.loc 1 659 25 view .LVU253
 939 001e 401B     		subs	r0, r0, r5
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 940              		.loc 1 659 9 view .LVU254
 941 0020 A042     		cmp	r0, r4
 942 0022 F2D3     		bcc	.L73
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 943              		.loc 1 661 16 view .LVU255
 944 0024 0320     		movs	r0, #3
 945 0026 15E0     		b	.L74
 946              	.L80:
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 947              		.loc 1 666 3 is_stmt 1 view .LVU256
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 948              		.loc 1 666 17 is_stmt 0 view .LVU257
 949 0028 0C4B     		ldr	r3, .L82
 950 002a 1B69     		ldr	r3, [r3, #16]
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 951              		.loc 1 666 9 view .LVU258
 952 002c 0C4A     		ldr	r2, .L82+4
 953              	.LVL63:
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 954              		.loc 1 668 3 is_stmt 1 view .LVU259
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 955              		.loc 1 668 5 is_stmt 0 view .LVU260
 956 002e 1340     		ands	r3, r3, r2
ARM GAS  /tmp/ccU1mtqu.s 			page 56


 957              	.LVL64:
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 958              		.loc 1 668 5 view .LVU261
 959 0030 09D1     		bne	.L81
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 960              		.loc 1 680 3 is_stmt 1 view .LVU262
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 961              		.loc 1 680 7 is_stmt 0 view .LVU263
 962 0032 0A4B     		ldr	r3, .L82
 963              	.LVL65:
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 964              		.loc 1 680 7 view .LVU264
 965 0034 1B69     		ldr	r3, [r3, #16]
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 966              		.loc 1 680 6 view .LVU265
 967 0036 13F0010F 		tst	r3, #1
 968 003a 0CD0     		beq	.L78
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 969              		.loc 1 683 5 is_stmt 1 discriminator 4 view .LVU266
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 970              		.loc 1 683 5 discriminator 4 view .LVU267
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 971              		.loc 1 683 5 discriminator 4 view .LVU268
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 972              		.loc 1 683 5 discriminator 4 view .LVU269
 973 003c 074B     		ldr	r3, .L82
 974 003e 0122     		movs	r2, #1
 975 0040 1A61     		str	r2, [r3, #16]
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 976              		.loc 1 687 10 is_stmt 0 discriminator 4 view .LVU270
 977 0042 0020     		movs	r0, #0
 978 0044 06E0     		b	.L74
 979              	.LVL66:
 980              	.L81:
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 981              		.loc 1 671 5 is_stmt 1 view .LVU271
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 982              		.loc 1 671 22 is_stmt 0 view .LVU272
 983 0046 0749     		ldr	r1, .L82+8
 984 0048 4A68     		ldr	r2, [r1, #4]
 985 004a 1A43     		orrs	r2, r2, r3
 986 004c 4A60     		str	r2, [r1, #4]
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 987              		.loc 1 674 5 is_stmt 1 view .LVU273
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 988              		.loc 1 674 5 view .LVU274
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 989              		.loc 1 674 5 view .LVU275
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 990              		.loc 1 674 5 view .LVU276
 991 004e 034A     		ldr	r2, .L82
 992 0050 1361     		str	r3, [r2, #16]
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 993              		.loc 1 674 5 view .LVU277
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 994              		.loc 1 676 5 view .LVU278
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
ARM GAS  /tmp/ccU1mtqu.s 			page 57


 995              		.loc 1 676 12 is_stmt 0 view .LVU279
 996 0052 0120     		movs	r0, #1
 997              	.LVL67:
 998              	.L74:
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 999              		.loc 1 688 1 view .LVU280
 1000 0054 38BD     		pop	{r3, r4, r5, pc}
 1001              	.LVL68:
 1002              	.L78:
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 1003              		.loc 1 687 10 view .LVU281
 1004 0056 0020     		movs	r0, #0
 1005 0058 FCE7     		b	.L74
 1006              	.L83:
 1007 005a 00BF     		.align	2
 1008              	.L82:
 1009 005c 00200240 		.word	1073881088
 1010 0060 FAC30200 		.word	181242
 1011 0064 00000000 		.word	.LANCHOR0
 1012              		.cfi_endproc
 1013              	.LFE145:
 1015              		.section	.text.HAL_FLASH_Program,"ax",%progbits
 1016              		.align	1
 1017              		.global	HAL_FLASH_Program
 1018              		.syntax unified
 1019              		.thumb
 1020              		.thumb_func
 1021              		.fpu fpv4-sp-d16
 1023              	HAL_FLASH_Program:
 1024              	.LVL69:
 1025              	.LFB134:
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   HAL_StatusTypeDef status;
 1026              		.loc 1 170 1 is_stmt 1 view -0
 1027              		.cfi_startproc
 1028              		@ args = 0, pretend = 0, frame = 0
 1029              		@ frame_needed = 0, uses_anonymous_args = 0
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   HAL_StatusTypeDef status;
 1030              		.loc 1 170 1 is_stmt 0 view .LVU283
 1031 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1032              	.LCFI7:
 1033              		.cfi_def_cfa_offset 24
 1034              		.cfi_offset 4, -24
 1035              		.cfi_offset 5, -20
 1036              		.cfi_offset 6, -16
 1037              		.cfi_offset 7, -12
 1038              		.cfi_offset 8, -8
 1039              		.cfi_offset 14, -4
 1040 0004 1646     		mov	r6, r2
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   uint32_t prog_bit = 0;
 1041              		.loc 1 171 3 is_stmt 1 view .LVU284
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1042              		.loc 1 172 3 view .LVU285
 1043              	.LVL70:
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1044              		.loc 1 175 3 view .LVU286
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1045              		.loc 1 175 3 view .LVU287
ARM GAS  /tmp/ccU1mtqu.s 			page 58


 1046 0006 284A     		ldr	r2, .L98
 1047              	.LVL71:
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1048              		.loc 1 175 3 is_stmt 0 view .LVU288
 1049 0008 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1050 000a 012A     		cmp	r2, #1
 1051 000c 49D0     		beq	.L92
 1052 000e 0446     		mov	r4, r0
 1053 0010 0D46     		mov	r5, r1
 1054 0012 9846     		mov	r8, r3
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1055              		.loc 1 175 3 is_stmt 1 discriminator 2 view .LVU289
 1056 0014 244B     		ldr	r3, .L98
 1057 0016 0122     		movs	r2, #1
 1058 0018 1A70     		strb	r2, [r3]
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1059              		.loc 1 175 3 discriminator 2 view .LVU290
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1060              		.loc 1 178 3 discriminator 2 view .LVU291
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1061              		.loc 1 181 3 discriminator 2 view .LVU292
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1062              		.loc 1 181 12 is_stmt 0 discriminator 2 view .LVU293
 1063 001a 4CF25030 		movw	r0, #50000
 1064              	.LVL72:
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1065              		.loc 1 181 12 discriminator 2 view .LVU294
 1066 001e FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1067              	.LVL73:
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 1068              		.loc 1 183 3 is_stmt 1 discriminator 2 view .LVU295
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   {
 1069              		.loc 1 183 5 is_stmt 0 discriminator 2 view .LVU296
 1070 0022 0746     		mov	r7, r0
 1071 0024 08BB     		cbnz	r0, .L86
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1072              		.loc 1 185 5 is_stmt 1 view .LVU297
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1073              		.loc 1 185 22 is_stmt 0 view .LVU298
 1074 0026 204B     		ldr	r3, .L98
 1075 0028 0022     		movs	r2, #0
 1076 002a 5A60     		str	r2, [r3, #4]
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 1077              		.loc 1 188 5 is_stmt 1 view .LVU299
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 1078              		.loc 1 188 8 is_stmt 0 view .LVU300
 1079 002c 1F4B     		ldr	r3, .L98+4
 1080 002e 1B68     		ldr	r3, [r3]
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 1081              		.loc 1 188 7 view .LVU301
 1082 0030 13F4806F 		tst	r3, #1024
 1083 0034 1FD0     		beq	.L87
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 1084              		.loc 1 191 7 is_stmt 1 view .LVU302
 1085 0036 1D4A     		ldr	r2, .L98+4
 1086 0038 1368     		ldr	r3, [r2]
 1087 003a 23F48063 		bic	r3, r3, #1024
ARM GAS  /tmp/ccU1mtqu.s 			page 59


 1088 003e 1360     		str	r3, [r2]
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 1089              		.loc 1 192 7 view .LVU303
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 1090              		.loc 1 192 32 is_stmt 0 view .LVU304
 1091 0040 194B     		ldr	r3, .L98
 1092 0042 0222     		movs	r2, #2
 1093 0044 1A77     		strb	r2, [r3, #28]
 1094              	.L88:
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 1095              		.loc 1 199 5 is_stmt 1 view .LVU305
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 1096              		.loc 1 199 7 is_stmt 0 view .LVU306
 1097 0046 D4B1     		cbz	r4, .L96
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 1098              		.loc 1 205 10 is_stmt 1 view .LVU307
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 1099              		.loc 1 205 53 is_stmt 0 view .LVU308
 1100 0048 631E     		subs	r3, r4, #1
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 1101              		.loc 1 205 12 view .LVU309
 1102 004a 012B     		cmp	r3, #1
 1103 004c 1ED9     		bls	.L97
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1104              		.loc 1 172 12 view .LVU310
 1105 004e 0024     		movs	r4, #0
 1106              	.LVL74:
 1107              	.L90:
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1108              		.loc 1 219 5 is_stmt 1 view .LVU311
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1109              		.loc 1 222 5 view .LVU312
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1110              		.loc 1 222 14 is_stmt 0 view .LVU313
 1111 0050 4CF25030 		movw	r0, #50000
 1112 0054 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1113              	.LVL75:
 1114 0058 0746     		mov	r7, r0
 1115              	.LVL76:
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 1116              		.loc 1 225 5 is_stmt 1 view .LVU314
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     {
 1117              		.loc 1 225 8 is_stmt 0 view .LVU315
 1118 005a 24B1     		cbz	r4, .L91
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 1119              		.loc 1 227 7 is_stmt 1 view .LVU316
 1120 005c 134A     		ldr	r2, .L98+4
 1121 005e 5369     		ldr	r3, [r2, #20]
 1122 0060 23EA0404 		bic	r4, r3, r4
 1123              	.LVL77:
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 1124              		.loc 1 227 7 is_stmt 0 view .LVU317
 1125 0064 5461     		str	r4, [r2, #20]
 1126              	.L91:
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   }
 1127              		.loc 1 231 5 is_stmt 1 view .LVU318
 1128 0066 FFF7FEFF 		bl	FLASH_FlushCaches
ARM GAS  /tmp/ccU1mtqu.s 			page 60


 1129              	.LVL78:
 1130              	.L86:
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1131              		.loc 1 235 3 view .LVU319
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1132              		.loc 1 235 3 view .LVU320
 1133 006a 0F4B     		ldr	r3, .L98
 1134 006c 0022     		movs	r2, #0
 1135 006e 1A70     		strb	r2, [r3]
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1136              		.loc 1 235 3 view .LVU321
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 1137              		.loc 1 237 3 view .LVU322
 1138              	.LVL79:
 1139              	.L85:
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1140              		.loc 1 238 1 is_stmt 0 view .LVU323
 1141 0070 3846     		mov	r0, r7
 1142 0072 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1143              	.LVL80:
 1144              	.L87:
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 1145              		.loc 1 196 7 is_stmt 1 view .LVU324
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 1146              		.loc 1 196 32 is_stmt 0 view .LVU325
 1147 0076 0C4B     		ldr	r3, .L98
 1148 0078 0022     		movs	r2, #0
 1149 007a 1A77     		strb	r2, [r3, #28]
 1150 007c E3E7     		b	.L88
 1151              	.L96:
 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       prog_bit = FLASH_CR_PG;
 1152              		.loc 1 202 7 is_stmt 1 view .LVU326
 1153 007e 3246     		mov	r2, r6
 1154 0080 4346     		mov	r3, r8
 1155 0082 2846     		mov	r0, r5
 1156              	.LVL81:
 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       prog_bit = FLASH_CR_PG;
 1157              		.loc 1 202 7 is_stmt 0 view .LVU327
 1158 0084 FFF7FEFF 		bl	FLASH_Program_DoubleWord
 1159              	.LVL82:
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 1160              		.loc 1 203 7 is_stmt 1 view .LVU328
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 1161              		.loc 1 203 16 is_stmt 0 view .LVU329
 1162 0088 0124     		movs	r4, #1
 1163              	.LVL83:
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****     }
 1164              		.loc 1 203 16 view .LVU330
 1165 008a E1E7     		b	.L90
 1166              	.LVL84:
 1167              	.L97:
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1168              		.loc 1 208 7 is_stmt 1 view .LVU331
 1169 008c 3146     		mov	r1, r6
 1170 008e 2846     		mov	r0, r5
 1171              	.LVL85:
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
ARM GAS  /tmp/ccU1mtqu.s 			page 61


 1172              		.loc 1 208 7 is_stmt 0 view .LVU332
 1173 0090 FFF7FEFF 		bl	FLASH_Program_Fast
 1174              	.LVL86:
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 1175              		.loc 1 211 7 is_stmt 1 view .LVU333
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       {
 1176              		.loc 1 211 9 is_stmt 0 view .LVU334
 1177 0094 022C     		cmp	r4, #2
 1178 0096 01D0     		beq	.L94
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1179              		.loc 1 172 12 view .LVU335
 1180 0098 0024     		movs	r4, #0
 1181              	.LVL87:
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1182              		.loc 1 172 12 view .LVU336
 1183 009a D9E7     		b	.L90
 1184              	.LVL88:
 1185              	.L94:
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 1186              		.loc 1 213 18 view .LVU337
 1187 009c 4FF48024 		mov	r4, #262144
 1188              	.LVL89:
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****       }
 1189              		.loc 1 213 18 view .LVU338
 1190 00a0 D6E7     		b	.L90
 1191              	.LVL90:
 1192              	.L92:
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1193              		.loc 1 175 3 view .LVU339
 1194 00a2 0227     		movs	r7, #2
 1195 00a4 E4E7     		b	.L85
 1196              	.L99:
 1197 00a6 00BF     		.align	2
 1198              	.L98:
 1199 00a8 00000000 		.word	.LANCHOR0
 1200 00ac 00200240 		.word	1073881088
 1201              		.cfi_endproc
 1202              	.LFE134:
 1204              		.section	.text.HAL_FLASH_OB_Launch,"ax",%progbits
 1205              		.align	1
 1206              		.global	HAL_FLASH_OB_Launch
 1207              		.syntax unified
 1208              		.thumb
 1209              		.thumb_func
 1210              		.fpu fpv4-sp-d16
 1212              	HAL_FLASH_OB_Launch:
 1213              	.LFB143:
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c ****   /* Set the bit to force the option byte reloading */
 1214              		.loc 1 574 1 is_stmt 1 view -0
 1215              		.cfi_startproc
 1216              		@ args = 0, pretend = 0, frame = 0
 1217              		@ frame_needed = 0, uses_anonymous_args = 0
 1218 0000 08B5     		push	{r3, lr}
 1219              	.LCFI8:
 1220              		.cfi_def_cfa_offset 8
 1221              		.cfi_offset 3, -8
 1222              		.cfi_offset 14, -4
ARM GAS  /tmp/ccU1mtqu.s 			page 62


 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1223              		.loc 1 576 3 view .LVU341
 1224 0002 054A     		ldr	r2, .L102
 1225 0004 5369     		ldr	r3, [r2, #20]
 1226 0006 43F00063 		orr	r3, r3, #134217728
 1227 000a 5361     		str	r3, [r2, #20]
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 1228              		.loc 1 579 3 view .LVU342
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** }
 1229              		.loc 1 579 10 is_stmt 0 view .LVU343
 1230 000c 4CF25030 		movw	r0, #50000
 1231 0010 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1232              	.LVL91:
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c **** 
 1233              		.loc 1 580 1 view .LVU344
 1234 0014 08BD     		pop	{r3, pc}
 1235              	.L103:
 1236 0016 00BF     		.align	2
 1237              	.L102:
 1238 0018 00200240 		.word	1073881088
 1239              		.cfi_endproc
 1240              	.LFE143:
 1242              		.global	pFlash
 1243              		.section	.data.pFlash,"aw"
 1244              		.align	2
 1245              		.set	.LANCHOR0,. + 0
 1248              	pFlash:
 1249 0000 00       		.byte	0
 1250 0001 000000   		.space	3
 1251 0004 00000000 		.word	0
 1252 0008 00       		.byte	0
 1253 0009 000000   		.space	3
 1254 000c 00000000 		.word	0
 1255 0010 01000000 		.word	1
 1256 0014 00000000 		.word	0
 1257 0018 00000000 		.word	0
 1258 001c 00       		.byte	0
 1259 001d 000000   		.space	3
 1260              		.text
 1261              	.Letext0:
 1262              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1263              		.file 4 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h"
 1264              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 1265              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4r5xx.h"
 1266              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1267              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h"
 1268              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1269              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1270              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash_ex.h"
ARM GAS  /tmp/ccU1mtqu.s 			page 63


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_flash.c
     /tmp/ccU1mtqu.s:18     .text.FLASH_Program_DoubleWord:0000000000000000 $t
     /tmp/ccU1mtqu.s:25     .text.FLASH_Program_DoubleWord:0000000000000000 FLASH_Program_DoubleWord
     /tmp/ccU1mtqu.s:75     .text.FLASH_Program_DoubleWord:000000000000001c $d
     /tmp/ccU1mtqu.s:80     .text.FLASH_Program_Fast:0000000000000000 $t
     /tmp/ccU1mtqu.s:86     .text.FLASH_Program_Fast:0000000000000000 FLASH_Program_Fast
     /tmp/ccU1mtqu.s:194    .text.FLASH_Program_Fast:0000000000000030 $d
     /tmp/ccU1mtqu.s:199    .text.HAL_FLASH_Program_IT:0000000000000000 $t
     /tmp/ccU1mtqu.s:206    .text.HAL_FLASH_Program_IT:0000000000000000 HAL_FLASH_Program_IT
     /tmp/ccU1mtqu.s:342    .text.HAL_FLASH_Program_IT:000000000000007c $d
     /tmp/ccU1mtqu.s:348    .text.HAL_FLASH_EndOfOperationCallback:0000000000000000 $t
     /tmp/ccU1mtqu.s:355    .text.HAL_FLASH_EndOfOperationCallback:0000000000000000 HAL_FLASH_EndOfOperationCallback
     /tmp/ccU1mtqu.s:370    .text.HAL_FLASH_OperationErrorCallback:0000000000000000 $t
     /tmp/ccU1mtqu.s:377    .text.HAL_FLASH_OperationErrorCallback:0000000000000000 HAL_FLASH_OperationErrorCallback
     /tmp/ccU1mtqu.s:392    .text.HAL_FLASH_IRQHandler:0000000000000000 $t
     /tmp/ccU1mtqu.s:399    .text.HAL_FLASH_IRQHandler:0000000000000000 HAL_FLASH_IRQHandler
     /tmp/ccU1mtqu.s:688    .text.HAL_FLASH_IRQHandler:0000000000000124 $d
     /tmp/ccU1mtqu.s:695    .text.HAL_FLASH_Unlock:0000000000000000 $t
     /tmp/ccU1mtqu.s:702    .text.HAL_FLASH_Unlock:0000000000000000 HAL_FLASH_Unlock
     /tmp/ccU1mtqu.s:748    .text.HAL_FLASH_Unlock:0000000000000028 $d
     /tmp/ccU1mtqu.s:754    .text.HAL_FLASH_Lock:0000000000000000 $t
     /tmp/ccU1mtqu.s:761    .text.HAL_FLASH_Lock:0000000000000000 HAL_FLASH_Lock
     /tmp/ccU1mtqu.s:780    .text.HAL_FLASH_Lock:0000000000000010 $d
     /tmp/ccU1mtqu.s:785    .text.HAL_FLASH_OB_Unlock:0000000000000000 $t
     /tmp/ccU1mtqu.s:792    .text.HAL_FLASH_OB_Unlock:0000000000000000 HAL_FLASH_OB_Unlock
     /tmp/ccU1mtqu.s:825    .text.HAL_FLASH_OB_Unlock:0000000000000020 $d
     /tmp/ccU1mtqu.s:831    .text.HAL_FLASH_OB_Lock:0000000000000000 $t
     /tmp/ccU1mtqu.s:838    .text.HAL_FLASH_OB_Lock:0000000000000000 HAL_FLASH_OB_Lock
     /tmp/ccU1mtqu.s:857    .text.HAL_FLASH_OB_Lock:0000000000000010 $d
     /tmp/ccU1mtqu.s:862    .text.HAL_FLASH_GetError:0000000000000000 $t
     /tmp/ccU1mtqu.s:869    .text.HAL_FLASH_GetError:0000000000000000 HAL_FLASH_GetError
     /tmp/ccU1mtqu.s:885    .text.HAL_FLASH_GetError:0000000000000008 $d
     /tmp/ccU1mtqu.s:890    .text.FLASH_WaitForLastOperation:0000000000000000 $t
     /tmp/ccU1mtqu.s:897    .text.FLASH_WaitForLastOperation:0000000000000000 FLASH_WaitForLastOperation
     /tmp/ccU1mtqu.s:1009   .text.FLASH_WaitForLastOperation:000000000000005c $d
     /tmp/ccU1mtqu.s:1016   .text.HAL_FLASH_Program:0000000000000000 $t
     /tmp/ccU1mtqu.s:1023   .text.HAL_FLASH_Program:0000000000000000 HAL_FLASH_Program
     /tmp/ccU1mtqu.s:1199   .text.HAL_FLASH_Program:00000000000000a8 $d
     /tmp/ccU1mtqu.s:1205   .text.HAL_FLASH_OB_Launch:0000000000000000 $t
     /tmp/ccU1mtqu.s:1212   .text.HAL_FLASH_OB_Launch:0000000000000000 HAL_FLASH_OB_Launch
     /tmp/ccU1mtqu.s:1238   .text.HAL_FLASH_OB_Launch:0000000000000018 $d
     /tmp/ccU1mtqu.s:1248   .data.pFlash:0000000000000000 pFlash
     /tmp/ccU1mtqu.s:1244   .data.pFlash:0000000000000000 $d

UNDEFINED SYMBOLS
FLASH_PageErase
FLASH_FlushCaches
HAL_GetTick
