--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\software.engineer\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml RS_Decoder.twx RS_Decoder.ncd -o
RS_Decoder.twr RS_Decoder.pcf

Design file:              RS_Decoder.ncd
Physical constraint file: RS_Decoder.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reset       |    9.965(R)|      SLOW  |    0.048(R)|      SLOW  |Clk_BUFGP         |   0.000|
in<0>       |   11.795(R)|      SLOW  |    0.660(R)|      SLOW  |Clk_BUFGP         |   0.000|
in<1>       |   14.831(R)|      SLOW  |   -1.203(R)|      SLOW  |Clk_BUFGP         |   0.000|
in<2>       |   15.950(R)|      SLOW  |    0.277(R)|      SLOW  |Clk_BUFGP         |   0.000|
in<3>       |   16.607(R)|      SLOW  |   -1.416(R)|      FAST  |Clk_BUFGP         |   0.000|
in<4>       |   16.547(R)|      SLOW  |    0.177(R)|      SLOW  |Clk_BUFGP         |   0.000|
in<5>       |   15.065(R)|      SLOW  |    0.727(R)|      SLOW  |Clk_BUFGP         |   0.000|
in<6>       |   15.606(R)|      SLOW  |    0.859(R)|      SLOW  |Clk_BUFGP         |   0.000|
in<7>       |   13.364(R)|      SLOW  |    0.471(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
out<0>      |         7.443(R)|      SLOW  |         3.956(R)|      FAST  |Clk_BUFGP         |   0.000|
out<1>      |         7.522(R)|      SLOW  |         3.997(R)|      FAST  |Clk_BUFGP         |   0.000|
out<2>      |         7.494(R)|      SLOW  |         3.987(R)|      FAST  |Clk_BUFGP         |   0.000|
out<3>      |         7.456(R)|      SLOW  |         4.000(R)|      FAST  |Clk_BUFGP         |   0.000|
out<4>      |         7.543(R)|      SLOW  |         4.002(R)|      FAST  |Clk_BUFGP         |   0.000|
out<5>      |         7.362(R)|      SLOW  |         3.913(R)|      FAST  |Clk_BUFGP         |   0.000|
out<6>      |         7.687(R)|      SLOW  |         4.104(R)|      FAST  |Clk_BUFGP         |   0.000|
out<7>      |         7.613(R)|      SLOW  |         4.058(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   17.200|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Jun 06 17:46:11 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 426 MB



