Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : aes_cipher_core
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 03:05:28 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : aes_cipher_core
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 03:05:28 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: cipher_state_q_reg[38]
              (rising edge-triggered flip-flop clocked by clk_i[0])
  Endpoint: cipher_state_q_reg[44]
            (rising edge-triggered flip-flop clocked by clk_i[0])
  Path Group: clk_i[0]
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk_i[0] (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  cipher_state_q_reg[38]/CLK (SC7P5T_DFFRQX2_CSC28L)      0.00      0.00       0.00 r
  cipher_state_q_reg[38]/Q (SC7P5T_DFFRQX2_CSC28L)       13.87     87.38      87.38 f
  thread_0_wire$154[38] (net)                   6                   0.00      87.38 f
  _spawn_3/_ep_req_0[40] (aes_sub_bytes)                            0.00      87.38 f
  _spawn_3/_ep_req_0[40] (net)                                      0.00      87.38 f
  _spawn_3/_spawn_4/_ep_req_0[8] (sbox_11)                          0.00      87.38 f
  _spawn_3/_spawn_4/_ep_req_0[8] (net)                              0.00      87.38 f
  _spawn_3/_spawn_4/_extern_mod/req[8] (aes_sbox_extern_11)         0.00      87.38 f
  _spawn_3/_spawn_4/_extern_mod/req[8] (net)                        0.00      87.38 f
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/data_i[6] (aes_sbox_lut_11)     0.00    87.38 f
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/data_i[6] (net)           0.00      87.38 f
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/U207/Z (SC7P5T_ND2X2_CSC28L)    10.42    15.78   103.16 r
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/n140 (net)     2          0.00     103.16 r
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/U148/Z (SC7P5T_INVX3_CSC28L)    11.03    14.94   118.10 f
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/n79 (net)     4           0.00     118.10 f
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/U143/Z (SC7P5T_ND2X4_CSC28L)     9.56    15.10   133.20 r
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/net119003 (net)     2     0.00     133.20 r
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/U9/Z (SC7P5T_INVX6_CSC28L)     8.32    12.39   145.59 f
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/net119035 (net)    15     0.00     145.59 f
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/U7/Z (SC7P5T_ND2X4_CSC28L)     5.86     9.10   154.69 r
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/n541 (net)     2          0.00     154.69 r
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/U432/Z (SC7P5T_INVX1_CSC28L)     6.57     9.44   164.13 f
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/n46 (net)     2           0.00     164.13 f
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/U340/Z (SC7P5T_NR4IABX4_CSC28L)     8.07    55.69   219.82 r
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/net147141 (net)     1     0.00     219.82 r
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/U63/Z (SC7P5T_INVX2_CSC28L)     4.21     8.14   227.96 f
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/n176 (net)     2          0.00     227.96 f
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/U165/Z (SC7P5T_NR4IABX2_CSC28L)     8.76    52.04   280.00 r
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/n728 (net)     1          0.00     280.00 r
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/U225/Z (SC7P5T_AN4IAX2_A_CSC28L)    12.31    43.85   323.85 r
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/n165 (net)     1          0.00     323.85 r
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/U346/Z (SC7P5T_NR3IBX4_CSC28L)    12.83    26.58   350.43 r
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/n48 (net)     2           0.00     350.43 r
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/U188/Z (SC7P5T_AN4X4_CSC28L)     6.72    18.89   369.33 r
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/n299 (net)     1          0.00     369.33 r
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/U284/Z (SC7P5T_MUXI2X1_CSC28L)    17.84    16.44   385.77 f
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/data_o[6] (net)     1     0.00     385.77 f
  _spawn_3/_spawn_4/_extern_mod/sbox_inst/data_o[6] (aes_sbox_lut_11)     0.00   385.77 f
  _spawn_3/_spawn_4/_extern_mod/out[6] (net)                        0.00     385.77 f
  _spawn_3/_spawn_4/_extern_mod/out[6] (aes_sbox_extern_11)         0.00     385.77 f
  _spawn_3/_spawn_4/_ep_res_0[6] (net)                              0.00     385.77 f
  _spawn_3/_spawn_4/_ep_res_0[6] (sbox_11)                          0.00     385.77 f
  _spawn_3/_ep_res_0[38] (net)                                      0.00     385.77 f
  _spawn_3/_ep_res_0[38] (aes_sub_bytes)                            0.00     385.77 f
  _sub_bytes_le_res_0[38] (net)                                     0.00     385.77 f
  _spawn_1/_ep_req_0[40] (aes_shift_rows)                           0.00     385.77 f
  _spawn_1/_ep_req_0[40] (net)                                      0.00     385.77 f
  _spawn_1/U77/Z (SC7P5T_CKINVX1_CSC28L)                  9.68     16.61     402.38 r
  _spawn_1/n128 (net)                           2                   0.00     402.38 r
  _spawn_1/U100/Z (SC7P5T_OAI22X1_L_CSC28L)              39.44     21.50     423.88 f
  _spawn_1/_ep_res_0[46] (net)                  1                   0.00     423.88 f
  _spawn_1/_ep_res_0[46] (aes_shift_rows)                           0.00     423.88 f
  _shift_rows_le_res_0[46] (net)                                    0.00     423.88 f
  U4639/Z (SC7P5T_CKINVX2_CSC28L)                        11.72     19.15     443.02 r
  n3549 (net)                                   1                   0.00     443.02 r
  U4095/Z (SC7P5T_INVX2_CSC28L)                           9.20     13.85     456.87 f
  n3550 (net)                                   5                   0.00     456.87 f
  _spawn_2/_ep_req_0[48] (aes_mix_columns_1)                        0.00     456.87 f
  _spawn_2/_ep_req_0[48] (net)                                      0.00     456.87 f
  _spawn_2/_spawn_1/_ep_req_0[16] (mix_single_columns_6)            0.00     456.87 f
  _spawn_2/_spawn_1/_ep_req_0[16] (net)                             0.00     456.87 f
  _spawn_2/_spawn_1/U2/Z (SC7P5T_ND2X1_MR_CSC28L)         6.84     11.45     468.32 r
  _spawn_2/_spawn_1/n4 (net)                    1                   0.00     468.32 r
  _spawn_2/_spawn_1/U4/Z (SC7P5T_ND2X1_MR_CSC28L)        18.40     19.53     487.85 f
  _spawn_2/_spawn_1/n65 (net)                   1                   0.00     487.85 f
  _spawn_2/_spawn_1/U208/Z (SC7P5T_XNR2X2_CSC28L)        13.99     49.48     537.33 r
  _spawn_2/_spawn_1/n168 (net)                  4                   0.00     537.33 r
  _spawn_2/_spawn_1/U66/Z (SC7P5T_CKINVX2_CSC28L)         6.25     11.30     548.63 f
  _spawn_2/_spawn_1/n41 (net)                   1                   0.00     548.63 f
  _spawn_2/_spawn_1/U100/Z (SC7P5T_ND2X2_CSC28L)          8.70     10.76     559.39 r
  _spawn_2/_spawn_1/n52 (net)                   1                   0.00     559.39 r
  _spawn_2/_spawn_1/U72/Z (SC7P5T_ND2X3_CSC28L)          12.82     15.78     575.17 f
  _spawn_2/_spawn_1/n174 (net)                  3                   0.00     575.17 f
  _spawn_2/_spawn_1/U194/Z (SC7P5T_XOR2X1_L_CSC28L)      11.62     39.96     615.13 r
  _spawn_2/_spawn_1/n122 (net)                  1                   0.00     615.13 r
  _spawn_2/_spawn_1/U61/Z (SC7P5T_XOR2X1_CSC28L)          9.67     44.67     659.80 f
  _spawn_2/_spawn_1/n123 (net)                  1                   0.00     659.80 f
  _spawn_2/_spawn_1/U193/Z (SC7P5T_CKNR2X1_CSC28L)       17.68     14.74     674.54 r
  _spawn_2/_spawn_1/n155 (net)                  2                   0.00     674.54 r
  _spawn_2/_spawn_1/U19/Z (SC7P5T_XOR2X1_L_CSC28L)       11.64     50.82     725.36 f
  _spawn_2/_spawn_1/_ep_res_0[12] (net)         2                   0.00     725.36 f
  _spawn_2/_spawn_1/_ep_res_0[12] (mix_single_columns_6)            0.00     725.36 f
  _spawn_2/_ep_res_0[44] (net)                                      0.00     725.36 f
  _spawn_2/_ep_res_0[44] (aes_mix_columns_1)                        0.00     725.36 f
  _mix_col_le_res_0[44] (net)                                       0.00     725.36 f
  U5017/Z (SC7P5T_INVX1_CSC28L)                           6.96     12.75     738.11 r
  n6646 (net)                                   1                   0.00     738.11 r
  U5016/Z (SC7P5T_AOI33X1_CSC28L)                        27.45     28.91     767.02 f
  n6656 (net)                                   1                   0.00     767.02 f
  U5015/Z (SC7P5T_ND3X1_MR_CSC28L)                       13.20     21.53     788.55 r
  n2775 (net)                                   1                   0.00     788.55 r
  cipher_state_q_reg[44]/D (SC7P5T_DFFRQX2_CSC28L)       13.20      0.00     788.55 r
  data arrival time                                                          788.55

  clock clk_i[0] (rise edge)                                      813.00     813.00
  clock network delay (ideal)                                       0.00     813.00
  cipher_state_q_reg[44]/CLK (SC7P5T_DFFRQX2_CSC28L)                0.00     813.00 r
  library setup time                                              -24.45     788.55
  data required time                                                         788.55
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         788.55
  data arrival time                                                         -788.55
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


1
 
****************************************
Report : area
Design : aes_cipher_core
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 03:05:29 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         4229
Number of nets:                         34318
Number of cells:                        30440
Number of combinational cells:          29694
Number of sequential cells:               673
Number of macros/black boxes:               0
Number of buf/inv:                       6603
Number of references:                     169

Combinational area:              10741.994453
Buf/Inv area:                     1254.122409
Noncombinational area:            1103.647220
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 11845.641673
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------
aes_cipher_core                   11845.6417    100.0   2134.2840  1087.6392  0.0000  aes_cipher_core
_spawn_0                           2604.3624     22.0   1050.3336    16.0080  0.0000  aes_key_expand
_spawn_0/_spawn_0                   388.4376      3.3      0.0000     0.0000  0.0000  sbox_19
_spawn_0/_spawn_0/_extern_mod       388.4376      3.3      0.6960     0.0000  0.0000  aes_sbox_extern_19
_spawn_0/_spawn_0/_extern_mod/sbox_inst   387.7416     3.3   387.7416    0.0000 0.0000 aes_sbox_lut_19
_spawn_0/_spawn_1                   380.4336      3.2      1.0440     0.0000  0.0000  sbox_18
_spawn_0/_spawn_1/_extern_mod       379.3896      3.2      0.0000     0.0000  0.0000  aes_sbox_extern_18
_spawn_0/_spawn_1/_extern_mod/sbox_inst   379.3896     3.2   379.3896    0.0000 0.0000 aes_sbox_lut_18
_spawn_0/_spawn_2                   391.7784      3.3      0.0000     0.0000  0.0000  sbox_17
_spawn_0/_spawn_2/_extern_mod       391.7784      3.3      0.0000     0.0000  0.0000  aes_sbox_extern_17
_spawn_0/_spawn_2/_extern_mod/sbox_inst   391.7784     3.3   391.7784    0.0000 0.0000 aes_sbox_lut_17
_spawn_0/_spawn_3                   377.3712      3.2      0.0000     0.0000  0.0000  sbox_16
_spawn_0/_spawn_3/_extern_mod       377.3712      3.2      0.0000     0.0000  0.0000  aes_sbox_extern_16
_spawn_0/_spawn_3/_extern_mod/sbox_inst   377.3712     3.2   377.3712    0.0000 0.0000 aes_sbox_lut_16
_spawn_1                             87.2088      0.7     87.2088     0.0000  0.0000  aes_shift_rows
_spawn_2                            663.7752      5.6      0.4176     0.0000  0.0000  aes_mix_columns_1
_spawn_2/_spawn_0                   166.1352      1.4    166.1352     0.0000  0.0000  mix_single_columns_7
_spawn_2/_spawn_1                   170.5200      1.4    170.5200     0.0000  0.0000  mix_single_columns_6
_spawn_2/_spawn_2                   161.6808      1.4    161.6808     0.0000  0.0000  mix_single_columns_5
_spawn_2/_spawn_3                   165.0216      1.4    165.0216     0.0000  0.0000  mix_single_columns_4
_spawn_3                           4704.3336     39.7      1.2528     0.0000  0.0000  aes_sub_bytes
_spawn_3/_spawn_0                   278.3304      2.3      0.0000     0.0000  0.0000  sbox_15
_spawn_3/_spawn_0/_extern_mod       278.3304      2.3      0.0000     0.0000  0.0000  aes_sbox_extern_15
_spawn_3/_spawn_0/_extern_mod/sbox_inst   278.3304     2.3   278.3304    0.0000 0.0000 aes_sbox_lut_15
_spawn_3/_spawn_1                   278.6784      2.4      0.0000     0.0000  0.0000  sbox_14
_spawn_3/_spawn_1/_extern_mod       278.6784      2.4      0.0000     0.0000  0.0000  aes_sbox_extern_14
_spawn_3/_spawn_1/_extern_mod/sbox_inst   278.6784     2.4   278.6784    0.0000 0.0000 aes_sbox_lut_14
_spawn_3/_spawn_10                  281.2536      2.4      0.0000     0.0000  0.0000  sbox_5
_spawn_3/_spawn_10/_extern_mod      281.2536      2.4      0.0000     0.0000  0.0000  aes_sbox_extern_5
_spawn_3/_spawn_10/_extern_mod/sbox_inst   281.2536     2.4   281.2536    0.0000 0.0000 aes_sbox_lut_5
_spawn_3/_spawn_11                  287.7960      2.4      0.0000     0.0000  0.0000  sbox_4
_spawn_3/_spawn_11/_extern_mod      287.7960      2.4      0.0000     0.0000  0.0000  aes_sbox_extern_4
_spawn_3/_spawn_11/_extern_mod/sbox_inst   287.7960     2.4   287.7960    0.0000 0.0000 aes_sbox_lut_4
_spawn_3/_spawn_12                  295.5912      2.5      0.0000     0.0000  0.0000  sbox_3
_spawn_3/_spawn_12/_extern_mod      295.5912      2.5      0.6960     0.0000  0.0000  aes_sbox_extern_3
_spawn_3/_spawn_12/_extern_mod/sbox_inst   294.8952     2.5   294.8952    0.0000 0.0000 aes_sbox_lut_3
_spawn_3/_spawn_13                  300.3936      2.5      0.0000     0.0000  0.0000  sbox_2
_spawn_3/_spawn_13/_extern_mod      300.3936      2.5      0.0000     0.0000  0.0000  aes_sbox_extern_2
_spawn_3/_spawn_13/_extern_mod/sbox_inst   300.3936     2.5   300.3936    0.0000 0.0000 aes_sbox_lut_2
_spawn_3/_spawn_14                  298.8624      2.5      0.0000     0.0000  0.0000  sbox_1
_spawn_3/_spawn_14/_extern_mod      298.8624      2.5      0.0000     0.0000  0.0000  aes_sbox_extern_1
_spawn_3/_spawn_14/_extern_mod/sbox_inst   298.8624     2.5   298.8624    0.0000 0.0000 aes_sbox_lut_1
_spawn_3/_spawn_15                  300.3240      2.5      0.0000     0.0000  0.0000  sbox_0
_spawn_3/_spawn_15/_extern_mod      300.3240      2.5      0.0000     0.0000  0.0000  aes_sbox_extern_0
_spawn_3/_spawn_15/_extern_mod/sbox_inst   300.3240     2.5   300.3240    0.0000 0.0000 aes_sbox_lut_0
_spawn_3/_spawn_2                   282.6456      2.4      0.0000     0.0000  0.0000  sbox_13
_spawn_3/_spawn_2/_extern_mod       282.6456      2.4      0.0000     0.0000  0.0000  aes_sbox_extern_13
_spawn_3/_spawn_2/_extern_mod/sbox_inst   282.6456     2.4   282.6456    0.0000 0.0000 aes_sbox_lut_13
_spawn_3/_spawn_3                   276.7296      2.3      0.0000     0.0000  0.0000  sbox_12
_spawn_3/_spawn_3/_extern_mod       276.7296      2.3      0.0000     0.0000  0.0000  aes_sbox_extern_12
_spawn_3/_spawn_3/_extern_mod/sbox_inst   276.7296     2.3   276.7296    0.0000 0.0000 aes_sbox_lut_12
_spawn_3/_spawn_4                   312.0168      2.6      0.0000     0.0000  0.0000  sbox_11
_spawn_3/_spawn_4/_extern_mod       312.0168      2.6      0.0000     0.0000  0.0000  aes_sbox_extern_11
_spawn_3/_spawn_4/_extern_mod/sbox_inst   312.0168     2.6   312.0168    0.0000 0.0000 aes_sbox_lut_11
_spawn_3/_spawn_5                   306.5880      2.6      0.0000     0.0000  0.0000  sbox_10
_spawn_3/_spawn_5/_extern_mod       306.5880      2.6      0.0000     0.0000  0.0000  aes_sbox_extern_10
_spawn_3/_spawn_5/_extern_mod/sbox_inst   306.5880     2.6   306.5880    0.0000 0.0000 aes_sbox_lut_10
_spawn_3/_spawn_6                   313.7568      2.6      0.0000     0.0000  0.0000  sbox_9
_spawn_3/_spawn_6/_extern_mod       313.7568      2.6      0.0000     0.0000  0.0000  aes_sbox_extern_9
_spawn_3/_spawn_6/_extern_mod/sbox_inst   313.7568     2.6   313.7568    0.0000 0.0000 aes_sbox_lut_9
_spawn_3/_spawn_7                   317.6544      2.7      0.0000     0.0000  0.0000  sbox_8
_spawn_3/_spawn_7/_extern_mod       317.6544      2.7      0.0000     0.0000  0.0000  aes_sbox_extern_8
_spawn_3/_spawn_7/_extern_mod/sbox_inst   317.6544     2.7   317.6544    0.0000 0.0000 aes_sbox_lut_8
_spawn_3/_spawn_8                   282.4368      2.4      0.0000     0.0000  0.0000  sbox_7
_spawn_3/_spawn_8/_extern_mod       282.4368      2.4      0.0000     0.0000  0.0000  aes_sbox_extern_7
_spawn_3/_spawn_8/_extern_mod/sbox_inst   282.4368     2.4   282.4368    0.0000 0.0000 aes_sbox_lut_7
_spawn_3/_spawn_9                   290.0232      2.4      0.0000     0.0000  0.0000  sbox_6
_spawn_3/_spawn_9/_extern_mod       290.0232      2.4      0.0000     0.0000  0.0000  aes_sbox_extern_6
_spawn_3/_spawn_9/_extern_mod/sbox_inst   290.0232     2.4   290.0232    0.0000 0.0000 aes_sbox_lut_6
_spawn_4                            564.0384      4.8      0.0000     0.0000  0.0000  aes_mix_columns_0
_spawn_4/_spawn_0                   140.9400      1.2    140.9400     0.0000  0.0000  mix_single_columns_3
_spawn_4/_spawn_1                   140.9400      1.2    140.9400     0.0000  0.0000  mix_single_columns_2
_spawn_4/_spawn_2                   141.0792      1.2    141.0792     0.0000  0.0000  mix_single_columns_1
_spawn_4/_spawn_3                   141.0792      1.2    141.0792     0.0000  0.0000  mix_single_columns_0
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------
Total                                                  10741.9945  1103.6472  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : aes_cipher_core
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 03:05:33 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
aes_cipher_core                           0.479    2.712    5.477    3.197 100.0
  _spawn_4 (aes_mix_columns_0)         1.21e-02 4.46e-02    0.288 5.69e-02   1.8
    _spawn_3 (mix_single_columns_0)    2.99e-03 1.11e-02 7.20e-02 1.42e-02   0.4
    _spawn_2 (mix_single_columns_1)    3.04e-03 1.12e-02 7.20e-02 1.43e-02   0.4
    _spawn_1 (mix_single_columns_2)    3.02e-03 1.12e-02 7.18e-02 1.43e-02   0.4
    _spawn_0 (mix_single_columns_3)    3.01e-03 1.11e-02 7.18e-02 1.42e-02   0.4
  _spawn_3 (aes_sub_bytes)             8.64e-02 8.55e-02    2.280    0.174   5.4
    _spawn_15 (sbox_0)                 5.25e-03 5.31e-03    0.145 1.07e-02   0.3
      _extern_mod (aes_sbox_extern_0)  5.25e-03 5.31e-03    0.145 1.07e-02   0.3
        sbox_inst (aes_sbox_lut_0)     5.25e-03 5.31e-03    0.145 1.07e-02   0.3
    _spawn_14 (sbox_1)                 5.60e-03 5.58e-03    0.145 1.13e-02   0.4
      _extern_mod (aes_sbox_extern_1)  5.60e-03 5.58e-03    0.145 1.13e-02   0.4
        sbox_inst (aes_sbox_lut_1)     5.60e-03 5.58e-03    0.145 1.13e-02   0.4
    _spawn_13 (sbox_2)                 5.31e-03 5.59e-03    0.148 1.10e-02   0.3
      _extern_mod (aes_sbox_extern_2)  5.31e-03 5.59e-03    0.148 1.10e-02   0.3
        sbox_inst (aes_sbox_lut_2)     5.31e-03 5.59e-03    0.148 1.10e-02   0.3
    _spawn_12 (sbox_3)                 5.58e-03 5.55e-03    0.142 1.13e-02   0.4
      _extern_mod (aes_sbox_extern_3)  5.58e-03 5.55e-03    0.142 1.13e-02   0.4
        sbox_inst (aes_sbox_lut_3)     5.46e-03 5.50e-03    0.142 1.11e-02   0.3
    _spawn_11 (sbox_4)                 4.88e-03 4.89e-03    0.138 9.91e-03   0.3
      _extern_mod (aes_sbox_extern_4)  4.88e-03 4.89e-03    0.138 9.91e-03   0.3
        sbox_inst (aes_sbox_lut_4)     4.88e-03 4.89e-03    0.138 9.91e-03   0.3
    _spawn_10 (sbox_5)                 4.91e-03 4.67e-03    0.133 9.71e-03   0.3
      _extern_mod (aes_sbox_extern_5)  4.91e-03 4.67e-03    0.133 9.71e-03   0.3
        sbox_inst (aes_sbox_lut_5)     4.91e-03 4.67e-03    0.133 9.71e-03   0.3
    _spawn_9 (sbox_6)                  5.17e-03 5.15e-03    0.138 1.05e-02   0.3
      _extern_mod (aes_sbox_extern_6)  5.17e-03 5.15e-03    0.138 1.05e-02   0.3
        sbox_inst (aes_sbox_lut_6)     5.17e-03 5.15e-03    0.138 1.05e-02   0.3
    _spawn_8 (sbox_7)                  4.85e-03 4.72e-03    0.133 9.71e-03   0.3
      _extern_mod (aes_sbox_extern_7)  4.85e-03 4.72e-03    0.133 9.71e-03   0.3
        sbox_inst (aes_sbox_lut_7)     4.85e-03 4.72e-03    0.133 9.71e-03   0.3
    _spawn_7 (sbox_8)                  6.21e-03 6.44e-03    0.160 1.28e-02   0.4
      _extern_mod (aes_sbox_extern_8)  6.21e-03 6.44e-03    0.160 1.28e-02   0.4
        sbox_inst (aes_sbox_lut_8)     6.21e-03 6.44e-03    0.160 1.28e-02   0.4
    _spawn_6 (sbox_9)                  6.27e-03 6.30e-03    0.158 1.27e-02   0.4
      _extern_mod (aes_sbox_extern_9)  6.27e-03 6.30e-03    0.158 1.27e-02   0.4
        sbox_inst (aes_sbox_lut_9)     6.27e-03 6.30e-03    0.158 1.27e-02   0.4
    _spawn_5 (sbox_10)                 5.85e-03 5.90e-03    0.156 1.19e-02   0.4
      _extern_mod (aes_sbox_extern_10) 5.85e-03 5.90e-03    0.156 1.19e-02   0.4
        sbox_inst (aes_sbox_lut_10)    5.85e-03 5.90e-03    0.156 1.19e-02   0.4
    _spawn_4 (sbox_11)                 6.08e-03 6.43e-03    0.158 1.27e-02   0.4
      _extern_mod (aes_sbox_extern_11) 6.08e-03 6.43e-03    0.158 1.27e-02   0.4
        sbox_inst (aes_sbox_lut_11)    6.08e-03 6.43e-03    0.158 1.27e-02   0.4
    _spawn_3 (sbox_12)                 4.85e-03 4.59e-03    0.129 9.57e-03   0.3
      _extern_mod (aes_sbox_extern_12) 4.85e-03 4.59e-03    0.129 9.57e-03   0.3
        sbox_inst (aes_sbox_lut_12)    4.85e-03 4.59e-03    0.129 9.57e-03   0.3
    _spawn_2 (sbox_13)                 4.98e-03 5.00e-03    0.132 1.01e-02   0.3
      _extern_mod (aes_sbox_extern_13) 4.98e-03 5.00e-03    0.132 1.01e-02   0.3
        sbox_inst (aes_sbox_lut_13)    4.98e-03 5.00e-03    0.132 1.01e-02   0.3
    _spawn_1 (sbox_14)                 4.94e-03 4.48e-03    0.131 9.55e-03   0.3
      _extern_mod (aes_sbox_extern_14) 4.94e-03 4.48e-03    0.131 9.55e-03   0.3
        sbox_inst (aes_sbox_lut_14)    4.94e-03 4.48e-03    0.131 9.55e-03   0.3
    _spawn_0 (sbox_15)                 5.03e-03 4.61e-03    0.132 9.77e-03   0.3
      _extern_mod (aes_sbox_extern_15) 5.03e-03 4.61e-03    0.132 9.77e-03   0.3
        sbox_inst (aes_sbox_lut_15)    5.03e-03 4.61e-03    0.132 9.77e-03   0.3
  _spawn_2 (aes_mix_columns_1)         4.77e-02    0.132    0.330    0.180   5.6
    _spawn_3 (mix_single_columns_4)    1.14e-02 3.33e-02 8.35e-02 4.47e-02   1.4
    _spawn_2 (mix_single_columns_5)    1.11e-02 3.27e-02 8.08e-02 4.38e-02   1.4
    _spawn_1 (mix_single_columns_6)    1.25e-02 3.33e-02 8.41e-02 4.59e-02   1.4
    _spawn_0 (mix_single_columns_7)    1.25e-02 3.27e-02 8.18e-02 4.53e-02   1.4
  _spawn_1 (aes_shift_rows)            2.59e-02 1.43e-02 4.06e-02 4.02e-02   1.3
  _spawn_0 (aes_key_expand)            9.61e-02    0.141    1.276    0.238   7.4
    _spawn_3 (sbox_16)                 7.65e-03 7.07e-03    0.193 1.49e-02   0.5
      _extern_mod (aes_sbox_extern_16) 7.65e-03 7.07e-03    0.193 1.49e-02   0.5
        sbox_inst (aes_sbox_lut_16)    7.65e-03 7.07e-03    0.193 1.49e-02   0.5
    _spawn_2 (sbox_17)                 7.90e-03 7.59e-03    0.201 1.57e-02   0.5
      _extern_mod (aes_sbox_extern_17) 7.90e-03 7.59e-03    0.201 1.57e-02   0.5
        sbox_inst (aes_sbox_lut_17)    7.90e-03 7.59e-03    0.201 1.57e-02   0.5
    _spawn_1 (sbox_18)                 7.80e-03 7.59e-03    0.196 1.56e-02   0.5
      _extern_mod (aes_sbox_extern_18) 7.65e-03 7.40e-03    0.195 1.52e-02   0.5
        sbox_inst (aes_sbox_lut_18)    7.65e-03 7.40e-03    0.195 1.52e-02   0.5
    _spawn_0 (sbox_19)                 8.12e-03 7.49e-03    0.200 1.58e-02   0.5
      _extern_mod (aes_sbox_extern_19) 8.12e-03 7.49e-03    0.200 1.58e-02   0.5
        sbox_inst (aes_sbox_lut_19)    7.94e-03 7.44e-03    0.199 1.56e-02   0.5
1
 
****************************************
Report : saif
Design : aes_cipher_core
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 03:05:33 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          1186(15.58%)      6428(84.42%)       7614
 Ports        0(0.00%)          918(87.10%)       136(12.90%)        1054
 Pins         0(0.00%)          3196(14.97%)      18149(85.03%)      21345
--------------------------------------------------------------------------------
1
