{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-481,-475",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 4 -x 900 -y 60 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace portBus AN -pg 1 -lvl 4 -x 900 -y 190 -defaultsOSRD
preplace portBus SEG -pg 1 -lvl 4 -x 900 -y 210 -defaultsOSRD
preplace inst source_100mhz -pg 1 -lvl 1 -x 180 -y 170 -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R -pinDir clk_100mhz right -pinY clk_100mhz 20R
preplace inst system_interconnect -pg 1 -lvl 2 -x 490 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 40} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 0R -pinDir M00_AXI right -pinY M00_AXI 130R -pinDir aclk left -pinY aclk 130L -pinDir aresetn left -pinY aresetn 110L
preplace inst axi_uart_bridge -pg 1 -lvl 3 -x 760 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21} -defaultsOSRD -pinDir M_AXI left -pinY M_AXI 0L -pinDir UART right -pinY UART 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst seven_seg_display -pg 1 -lvl 3 -x 760 -y 190 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 22 23} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L -pinBusDir AN right -pinBusY AN 0R -pinBusDir SEG right -pinBusY SEG 20R
preplace netloc clk_in1_0_1 1 0 1 NJ 170
preplace netloc ext_reset_in_0_1 1 0 1 NJ 190
preplace netloc source_100mhz_clk_100mhz 1 1 2 340 270 640
preplace netloc source_100mhz_peripheral_aresetn 1 1 2 360 250 620
preplace netloc sevenseg_driver_ANODE 1 3 1 NJ 190
preplace netloc sevenseg_driver_CATHODE 1 3 1 NJ 210
preplace netloc axi_uart_bridge_M_AXI 1 2 1 N 60
preplace netloc uart_UART 1 3 1 NJ 60
preplace netloc system_interconnect_M00_AXI 1 2 1 N 190
levelinfo -pg 1 0 180 490 760 900
pagesize -pg 1 -db -bbox -sgen -150 0 1020 280
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-240,-196",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x -90 -y -230 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 420 -y -230 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 420 -y -50 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 N -230
levelinfo -pg 1 -90 420 610
pagesize -pg 1 -db -bbox -sgen -230 -540 610 140
"
}
0
