{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653644921604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus Prime " "Running Quartus Prime Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653644921604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 11:48:41 2022 " "Processing started: Fri May 27 11:48:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653644921604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1653644921604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO --convert_bdf_to_vhdl=\"C:/Users/Adrien Bouquet/Documents/EPFL/BA4/CompArch2/Labs/Lab2-Comparch/Lab 7 Pipelining the Nios II/project_template/quartus/CPU.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO --convert_bdf_to_vhdl=\"C:/Users/Adrien Bouquet/Documents/EPFL/BA4/CompArch2/Labs/Lab2-Comparch/Lab 7 Pipelining the Nios II/project_template/quartus/CPU.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1653644921604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Adrien Bouquet/Documents/EPFL/BA4/CompArch2/Labs/Lab2-Comparch/Lab 7 Pipelining the Nios II/project_template/quartus/cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653644921876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1653644921876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1653644921895 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "aw " "Found inconsistent dimensions for element \"aw\"" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Adrien Bouquet/Documents/EPFL/BA4/CompArch2/Labs/Lab2-Comparch/Lab 7 Pipelining the Nios II/project_template/quartus/cpu.bdf" { { -192 784 850 -176 "aw\[4..0\]" "" } { 136 3088 3144 152 "aw" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Design Software" 0 -1 1653644921901 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "aw " "Converted elements in bus name \"aw\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "aw\[4..0\] aw4..0 " "Converted element name(s) from \"aw\[4..0\]\" to \"aw4..0\"" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Adrien Bouquet/Documents/EPFL/BA4/CompArch2/Labs/Lab2-Comparch/Lab 7 Pipelining the Nios II/project_template/quartus/cpu.bdf" { { -192 784 850 -176 "aw\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653644921901 ""}  } { { "cpu.bdf" "" { Schematic "C:/Users/Adrien Bouquet/Documents/EPFL/BA4/CompArch2/Labs/Lab2-Comparch/Lab 7 Pipelining the Nios II/project_template/quartus/cpu.bdf" { { -192 784 850 -176 "aw\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Design Software" 0 -1 1653644921901 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "aw1 " "Converted elements in bus name \"aw1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "aw1\[26..22\] aw126..22 " "Converted element name(s) from \"aw1\[26..22\]\" to \"aw126..22\"" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Adrien Bouquet/Documents/EPFL/BA4/CompArch2/Labs/Lab2-Comparch/Lab 7 Pipelining the Nios II/project_template/quartus/cpu.bdf" { { 512 760 928 528 "aw1\[26..22\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653644921901 ""}  } { { "cpu.bdf" "" { Schematic "C:/Users/Adrien Bouquet/Documents/EPFL/BA4/CompArch2/Labs/Lab2-Comparch/Lab 7 Pipelining the Nios II/project_template/quartus/cpu.bdf" { { 512 760 928 528 "aw1\[26..22\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Design Software" 0 -1 1653644921901 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "aw2 " "Converted elements in bus name \"aw2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "aw2\[21..17\] aw221..17 " "Converted element name(s) from \"aw2\[21..17\]\" to \"aw221..17\"" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Adrien Bouquet/Documents/EPFL/BA4/CompArch2/Labs/Lab2-Comparch/Lab 7 Pipelining the Nios II/project_template/quartus/cpu.bdf" { { 544 760 928 560 "aw2\[21..17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653644921901 ""}  } { { "cpu.bdf" "" { Schematic "C:/Users/Adrien Bouquet/Documents/EPFL/BA4/CompArch2/Labs/Lab2-Comparch/Lab 7 Pipelining the Nios II/project_template/quartus/cpu.bdf" { { 544 760 928 560 "aw2\[21..17\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Design Software" 0 -1 1653644921901 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Adrien Bouquet/Documents/EPFL/BA4/CompArch2/Labs/Lab2-Comparch/Lab 7 Pipelining the Nios II/project_template/quartus/cpu.bdf" { { -112 760 768 -112 "" "" } { 144 888 888 224 "" "" } { 224 888 896 224 "" "" } { 224 760 916 240 "opx\[16..11\]" "" } { 544 760 928 560 "aw2\[21..17\]" "" } { 512 760 928 528 "aw1\[26..22\]" "" } { 240 760 760 528 "" "" } { 528 760 760 560 "" "" } { -112 760 760 8 "" "" } { 8 760 760 144 "" "" } { -8 760 883 8 "imm16\[21..6\]" "" } { -240 768 768 -208 "" "" } { -208 768 768 -192 "" "" } { -192 768 768 -112 "" "" } { -224 762 844 -208 "aa\[31..27\]" "" } { -208 760 842 -192 "ab\[26..22\]" "" } { 128 760 888 144 "op\[5..0\]" "" } { 144 760 760 224 "" "" } { 224 760 760 240 "" "" } { 208 624 760 224 "Instr\[31..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Design Software" 0 -1 1653644921902 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "wrdata\[31..0\] register_file register_file_0 \"wrdata\" " "Width mismatch in port \"wrdata\[31..0\]\" of instance \"register_file_0\" and type register_file -- source is \"\"wrdata\"\"" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Adrien Bouquet/Documents/EPFL/BA4/CompArch2/Labs/Lab2-Comparch/Lab 7 Pipelining the Nios II/project_template/quartus/cpu.bdf" { { -160 784 833 -144 "wrdata" "" } { 104 3088 3152 120 "wrdata" "" } { -160 784 833 -144 "wrdata" "" } { -256 824 976 -112 "register_file_0" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1653644921902 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "wrdata \"mux_1_out\[31..0\]\" (ID pipeline_reg_MW:inst2) " "Width mismatch in wrdata -- source is \"\"mux_1_out\[31..0\]\" (ID pipeline_reg_MW:inst2)\"" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Adrien Bouquet/Documents/EPFL/BA4/CompArch2/Labs/Lab2-Comparch/Lab 7 Pipelining the Nios II/project_template/quartus/cpu.bdf" { { 104 3088 3152 120 "wrdata" "" } { 88 2856 3088 232 "inst2" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Design Software" 0 -1 1653644921902 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "wrdata \"mux_1_out\[31..0\]\" (ID pipeline_reg_MW:inst2) " "Width mismatch in wrdata -- source is \"\"mux_1_out\[31..0\]\" (ID pipeline_reg_MW:inst2)\"" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Adrien Bouquet/Documents/EPFL/BA4/CompArch2/Labs/Lab2-Comparch/Lab 7 Pipelining the Nios II/project_template/quartus/cpu.bdf" { { 104 3088 3152 120 "wrdata" "" } { -160 784 833 -144 "wrdata" "" } { 88 2856 3088 232 "inst2" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Design Software" 0 -1 1653644921902 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1653644921903 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create VHDL File 4 s 8 s Quartus Prime " "Quartus Prime Create VHDL File was unsuccessful. 4 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653644921907 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 27 11:48:41 2022 " "Processing ended: Fri May 27 11:48:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653644921907 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653644921907 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653644921907 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1653644921907 ""}
