<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/rs690.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - rs690.c<span style="font-size: 80%;"> (source / <a href="rs690.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">469</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">16</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      25 </span>            :  *          Alex Deucher
<span class="lineNum">      26 </span>            :  *          Jerome Glisse
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      29 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;radeon_audio.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;atom.h&quot;
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;rs690d.h&quot;</a>
<span class="lineNum">      34 </span>            : 
<span class="lineNum">      35 </span><span class="lineNoCov">          0 : int rs690_mc_wait_for_idle(struct radeon_device *rdev)</span>
<span class="lineNum">      36 </span>            : {
<span class="lineNum">      37 </span>            :         unsigned i;
<span class="lineNum">      38 </span>            :         uint32_t tmp;
<span class="lineNum">      39 </span>            : 
<span class="lineNum">      40 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">      41 </span>            :                 /* read MC_STATUS */
<span class="lineNum">      42 </span><span class="lineNoCov">          0 :                 tmp = RREG32_MC(R_000090_MC_SYSTEM_STATUS);</span>
<span class="lineNum">      43 </span><span class="lineNoCov">          0 :                 if (G_000090_MC_SYSTEM_IDLE(tmp))</span>
<span class="lineNum">      44 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">      45 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">      46 </span>            :         }
<span class="lineNum">      47 </span><span class="lineNoCov">          0 :         return -1;</span>
<a name="48"><span class="lineNum">      48 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span><span class="lineNoCov">          0 : static void rs690_gpu_init(struct radeon_device *rdev)</span>
<span class="lineNum">      51 </span>            : {
<span class="lineNum">      52 </span>            :         /* FIXME: is this correct ? */
<span class="lineNum">      53 </span><span class="lineNoCov">          0 :         r420_pipes_init(rdev);</span>
<span class="lineNum">      54 </span><span class="lineNoCov">          0 :         if (rs690_mc_wait_for_idle(rdev)) {</span>
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :                 printk(KERN_WARNING &quot;Failed to wait MC idle while &quot;</span>
<span class="lineNum">      56 </span>            :                        &quot;programming pipes. Bad things might happen.\n&quot;);
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">      58 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      59 </span>            : 
<span class="lineNum">      60 </span>            : union igp_info {
<span class="lineNum">      61 </span>            :         struct _ATOM_INTEGRATED_SYSTEM_INFO info;
<span class="lineNum">      62 </span>            :         struct _ATOM_INTEGRATED_SYSTEM_INFO_V2 info_v2;
<a name="63"><span class="lineNum">      63 </span>            : };</a>
<span class="lineNum">      64 </span>            : 
<span class="lineNum">      65 </span><span class="lineNoCov">          0 : void rs690_pm_info(struct radeon_device *rdev)</span>
<span class="lineNum">      66 </span>            : {
<span class="lineNum">      67 </span>            :         int index = GetIndexIntoMasterTable(DATA, IntegratedSystemInfo);
<span class="lineNum">      68 </span>            :         union igp_info *info;
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :         uint16_t data_offset;</span>
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :         uint8_t frev, crev;</span>
<span class="lineNum">      71 </span>            :         fixed20_12 tmp;
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span><span class="lineNoCov">          0 :         if (atom_parse_data_header(rdev-&gt;mode_info.atom_context, index, NULL,</span>
<span class="lineNum">      74 </span>            :                                    &amp;frev, &amp;crev, &amp;data_offset)) {
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :                 info = (union igp_info *)(rdev-&gt;mode_info.atom_context-&gt;bios + data_offset);</span>
<span class="lineNum">      76 </span>            : 
<span class="lineNum">      77 </span>            :                 /* Get various system informations from bios */
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :                 switch (crev) {</span>
<span class="lineNum">      79 </span>            :                 case 1:
<span class="lineNum">      80 </span>            :                         tmp.full = dfixed_const(100);
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.igp_sideport_mclk.full = dfixed_const(le32_to_cpu(info-&gt;info.ulBootUpMemoryClock));</span>
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.igp_sideport_mclk.full = dfixed_div(rdev-&gt;pm.igp_sideport_mclk, tmp);</span>
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :                         if (le16_to_cpu(info-&gt;info.usK8MemoryClock))</span>
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.igp_system_mclk.full = dfixed_const(le16_to_cpu(info-&gt;info.usK8MemoryClock));</span>
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :                         else if (rdev-&gt;clock.default_mclk) {</span>
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.igp_system_mclk.full = dfixed_const(rdev-&gt;clock.default_mclk);</span>
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.igp_system_mclk.full = dfixed_div(rdev-&gt;pm.igp_system_mclk, tmp);</span>
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :                         } else</span>
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.igp_system_mclk.full = dfixed_const(400);</span>
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.igp_ht_link_clk.full = dfixed_const(le16_to_cpu(info-&gt;info.usFSBClock));</span>
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.igp_ht_link_width.full = dfixed_const(info-&gt;info.ucHTLinkWidth);</span>
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">      93 </span>            :                 case 2:
<span class="lineNum">      94 </span>            :                         tmp.full = dfixed_const(100);
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.igp_sideport_mclk.full = dfixed_const(le32_to_cpu(info-&gt;info_v2.ulBootUpSidePortClock));</span>
<span class="lineNum">      96 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.igp_sideport_mclk.full = dfixed_div(rdev-&gt;pm.igp_sideport_mclk, tmp);</span>
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :                         if (le32_to_cpu(info-&gt;info_v2.ulBootUpUMAClock))</span>
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.igp_system_mclk.full = dfixed_const(le32_to_cpu(info-&gt;info_v2.ulBootUpUMAClock));</span>
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :                         else if (rdev-&gt;clock.default_mclk)</span>
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.igp_system_mclk.full = dfixed_const(rdev-&gt;clock.default_mclk);</span>
<span class="lineNum">     101 </span>            :                         else
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.igp_system_mclk.full = dfixed_const(66700);</span>
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.igp_system_mclk.full = dfixed_div(rdev-&gt;pm.igp_system_mclk, tmp);</span>
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.igp_ht_link_clk.full = dfixed_const(le32_to_cpu(info-&gt;info_v2.ulHTLinkFreq));</span>
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.igp_ht_link_clk.full = dfixed_div(rdev-&gt;pm.igp_ht_link_clk, tmp);</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.igp_ht_link_width.full = dfixed_const(le16_to_cpu(info-&gt;info_v2.usMinHTLinkWidth));</span>
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     108 </span>            :                 default:
<span class="lineNum">     109 </span>            :                         /* We assume the slower possible clock ie worst case */
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.igp_sideport_mclk.full = dfixed_const(200);</span>
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.igp_system_mclk.full = dfixed_const(200);</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.igp_ht_link_clk.full = dfixed_const(1000);</span>
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.igp_ht_link_width.full = dfixed_const(8);</span>
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No integrated system info for your GPU, using safe default\n&quot;);</span>
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     116 </span>            :                 }
<span class="lineNum">     117 </span>            :         } else {
<span class="lineNum">     118 </span>            :                 /* We assume the slower possible clock ie worst case */
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.igp_sideport_mclk.full = dfixed_const(200);</span>
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.igp_system_mclk.full = dfixed_const(200);</span>
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.igp_ht_link_clk.full = dfixed_const(1000);</span>
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.igp_ht_link_width.full = dfixed_const(8);</span>
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;No integrated system info for your GPU, using safe default\n&quot;);</span>
<span class="lineNum">     124 </span>            :         }
<span class="lineNum">     125 </span>            :         /* Compute various bandwidth */
<span class="lineNum">     126 </span>            :         /* k8_bandwidth = (memory_clk / 2) * 2 * 8 * 0.5 = memory_clk * 4  */
<span class="lineNum">     127 </span>            :         tmp.full = dfixed_const(4);
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.k8_bandwidth.full = dfixed_mul(rdev-&gt;pm.igp_system_mclk, tmp);</span>
<span class="lineNum">     129 </span>            :         /* ht_bandwidth = ht_clk * 2 * ht_width / 8 * 0.8
<span class="lineNum">     130 </span>            :          *              = ht_clk * ht_width / 5
<span class="lineNum">     131 </span>            :          */
<span class="lineNum">     132 </span>            :         tmp.full = dfixed_const(5);
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.ht_bandwidth.full = dfixed_mul(rdev-&gt;pm.igp_ht_link_clk,</span>
<span class="lineNum">     134 </span>            :                                                 rdev-&gt;pm.igp_ht_link_width);
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.ht_bandwidth.full = dfixed_div(rdev-&gt;pm.ht_bandwidth, tmp);</span>
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :         if (tmp.full &lt; rdev-&gt;pm.max_bandwidth.full) {</span>
<span class="lineNum">     137 </span>            :                 /* HT link is a limiting factor */
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.max_bandwidth.full = tmp.full;</span>
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     140 </span>            :         /* sideport_bandwidth = (sideport_clk / 2) * 2 * 2 * 0.7
<span class="lineNum">     141 </span>            :          *                    = (sideport_clk * 14) / 10
<span class="lineNum">     142 </span>            :          */
<span class="lineNum">     143 </span>            :         tmp.full = dfixed_const(14);
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.sideport_bandwidth.full = dfixed_mul(rdev-&gt;pm.igp_sideport_mclk, tmp);</span>
<span class="lineNum">     145 </span>            :         tmp.full = dfixed_const(10);
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.sideport_bandwidth.full = dfixed_div(rdev-&gt;pm.sideport_bandwidth, tmp);</span>
<a name="147"><span class="lineNum">     147 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     148 </span>            : 
<span class="lineNum">     149 </span><span class="lineNoCov">          0 : static void rs690_mc_init(struct radeon_device *rdev)</span>
<span class="lineNum">     150 </span>            : {
<span class="lineNum">     151 </span>            :         u64 base;
<span class="lineNum">     152 </span>            :         uint32_t h_addr, l_addr;
<span class="lineNum">     153 </span>            :         unsigned long long k8_addr;
<span class="lineNum">     154 </span>            : 
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :         rs400_gart_adjust_size(rdev);</span>
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_is_ddr = true;</span>
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_width = 128;</span>
<span class="lineNum">     158 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.real_vram_size = RREG32(RADEON_CONFIG_MEMSIZE);</span>
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.mc_vram_size = rdev-&gt;mc.real_vram_size;</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.aper_base = rdev-&gt;fb_aper_offset;</span>
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.aper_size = rdev-&gt;fb_aper_size;</span>
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.visible_vram_size = rdev-&gt;mc.aper_size;</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :         base = RREG32_MC(R_000100_MCCFG_FB_LOCATION);</span>
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :         base = G_000100_MC_FB_START(base) &lt;&lt; 16;</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.igp_sideport_enabled = radeon_atombios_sideport_present(rdev);</span>
<span class="lineNum">     166 </span>            :         /* Some boards seem to be configured for 128MB of sideport memory,
<span class="lineNum">     167 </span>            :          * but really only have 64MB.  Just skip the sideport and use
<span class="lineNum">     168 </span>            :          * UMA memory.
<span class="lineNum">     169 </span>            :          */
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :         if (rdev-&gt;mc.igp_sideport_enabled &amp;&amp;</span>
<span class="lineNum">     171 </span><span class="lineNoCov">          0 :             (rdev-&gt;mc.real_vram_size == (384 * 1024 * 1024))) {</span>
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :                 base += 128 * 1024 * 1024;</span>
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.real_vram_size -= 128 * 1024 * 1024;</span>
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.mc_vram_size = rdev-&gt;mc.real_vram_size;</span>
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     176 </span>            : 
<span class="lineNum">     177 </span>            :         /* Use K8 direct mapping for fast fb access. */ 
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :         rdev-&gt;fastfb_working = false;</span>
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :         h_addr = G_00005F_K8_ADDR_EXT(RREG32_MC(R_00005F_MC_MISC_UMA_CNTL));</span>
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :         l_addr = RREG32_MC(R_00001E_K8_FB_LOCATION);</span>
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :         k8_addr = ((unsigned long long)h_addr) &lt;&lt; 32 | l_addr;</span>
<span class="lineNum">     182 </span>            : #if defined(CONFIG_X86_32) &amp;&amp; !defined(CONFIG_X86_PAE)
<span class="lineNum">     183 </span>            :         if (k8_addr + rdev-&gt;mc.visible_vram_size &lt; 0x100000000ULL)        
<span class="lineNum">     184 </span>            : #endif
<span class="lineNum">     185 </span>            :         {
<span class="lineNum">     186 </span>            :                 /* FastFB shall be used with UMA memory. Here it is simply disabled when sideport 
<span class="lineNum">     187 </span>            :                  * memory is present.
<span class="lineNum">     188 </span>            :                  */
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;mc.igp_sideport_enabled == false &amp;&amp; radeon_fastfb == 1) {</span>
<span class="lineNum">     190 </span>            :                         DRM_INFO(&quot;Direct mapping: aper base at 0x%llx, replaced by direct mapping base 0x%llx.\n&quot;, 
<span class="lineNum">     191 </span>            :                                         (unsigned long long)rdev-&gt;mc.aper_base, k8_addr);
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :                         rdev-&gt;mc.aper_base = (resource_size_t)k8_addr;</span>
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :                         rdev-&gt;fastfb_working = true;</span>
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     195 </span>            :         }  
<span class="lineNum">     196 </span>            : 
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :         rs690_pm_info(rdev);</span>
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :         radeon_vram_location(rdev, &amp;rdev-&gt;mc, base);</span>
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.gtt_base_align = rdev-&gt;mc.gtt_size - 1;</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         radeon_gtt_location(rdev, &amp;rdev-&gt;mc);</span>
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :         radeon_update_bandwidth_info(rdev);</span>
<a name="202"><span class="lineNum">     202 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     203 </span>            : 
<span class="lineNum">     204 </span><span class="lineNoCov">          0 : void rs690_line_buffer_adjust(struct radeon_device *rdev,</span>
<span class="lineNum">     205 </span>            :                               struct drm_display_mode *mode1,
<span class="lineNum">     206 </span>            :                               struct drm_display_mode *mode2)
<span class="lineNum">     207 </span>            : {
<span class="lineNum">     208 </span>            :         u32 tmp;
<span class="lineNum">     209 </span>            : 
<span class="lineNum">     210 </span>            :         /* Guess line buffer size to be 8192 pixels */
<span class="lineNum">     211 </span>            :         u32 lb_size = 8192;
<span class="lineNum">     212 </span>            : 
<span class="lineNum">     213 </span>            :         /*
<span class="lineNum">     214 </span>            :          * Line Buffer Setup
<span class="lineNum">     215 </span>            :          * There is a single line buffer shared by both display controllers.
<span class="lineNum">     216 </span>            :          * R_006520_DC_LB_MEMORY_SPLIT controls how that line buffer is shared between
<span class="lineNum">     217 </span>            :          * the display controllers.  The paritioning can either be done
<span class="lineNum">     218 </span>            :          * manually or via one of four preset allocations specified in bits 1:0:
<span class="lineNum">     219 </span>            :          *  0 - line buffer is divided in half and shared between crtc
<span class="lineNum">     220 </span>            :          *  1 - D1 gets 3/4 of the line buffer, D2 gets 1/4
<span class="lineNum">     221 </span>            :          *  2 - D1 gets the whole buffer
<span class="lineNum">     222 </span>            :          *  3 - D1 gets 1/4 of the line buffer, D2 gets 3/4
<span class="lineNum">     223 </span>            :          * Setting bit 2 of R_006520_DC_LB_MEMORY_SPLIT controls switches to manual
<span class="lineNum">     224 </span>            :          * allocation mode. In manual allocation mode, D1 always starts at 0,
<span class="lineNum">     225 </span>            :          * D1 end/2 is specified in bits 14:4; D2 allocation follows D1.
<span class="lineNum">     226 </span>            :          */
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :         tmp = RREG32(R_006520_DC_LB_MEMORY_SPLIT) &amp; C_006520_DC_LB_MEMORY_SPLIT;</span>
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         tmp &amp;= ~C_006520_DC_LB_MEMORY_SPLIT_MODE;</span>
<span class="lineNum">     229 </span>            :         /* auto */
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :         if (mode1 &amp;&amp; mode2) {</span>
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :                 if (mode1-&gt;hdisplay &gt; mode2-&gt;hdisplay) {</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :                         if (mode1-&gt;hdisplay &gt; 2560)</span>
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :                                 tmp |= V_006520_DC_LB_MEMORY_SPLIT_D1_3Q_D2_1Q;</span>
<span class="lineNum">     234 </span>            :                         else
<span class="lineNum">     235 </span>            :                                 tmp |= V_006520_DC_LB_MEMORY_SPLIT_D1HALF_D2HALF;
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :                 } else if (mode2-&gt;hdisplay &gt; mode1-&gt;hdisplay) {</span>
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :                         if (mode2-&gt;hdisplay &gt; 2560)</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :                                 tmp |= V_006520_DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q;</span>
<span class="lineNum">     239 </span>            :                         else
<span class="lineNum">     240 </span>            :                                 tmp |= V_006520_DC_LB_MEMORY_SPLIT_D1HALF_D2HALF;
<span class="lineNum">     241 </span>            :                 } else
<span class="lineNum">     242 </span>            :                         tmp |= V_006520_DC_LB_MEMORY_SPLIT_D1HALF_D2HALF;
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :         } else if (mode1) {</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :                 tmp |= V_006520_DC_LB_MEMORY_SPLIT_D1_ONLY;</span>
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :         } else if (mode2) {</span>
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :                 tmp |= V_006520_DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q;</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :         WREG32(R_006520_DC_LB_MEMORY_SPLIT, tmp);</span>
<span class="lineNum">     249 </span>            : 
<span class="lineNum">     250 </span>            :         /* Save number of lines the linebuffer leads before the scanout */
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :         if (mode1)</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :                 rdev-&gt;mode_info.crtcs[0]-&gt;lb_vblank_lead_lines = DIV_ROUND_UP(lb_size, mode1-&gt;crtc_hdisplay);</span>
<span class="lineNum">     253 </span>            : 
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :         if (mode2)</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :                 rdev-&gt;mode_info.crtcs[1]-&gt;lb_vblank_lead_lines = DIV_ROUND_UP(lb_size, mode2-&gt;crtc_hdisplay);</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span>            : struct rs690_watermark {
<span class="lineNum">     259 </span>            :         u32        lb_request_fifo_depth;
<span class="lineNum">     260 </span>            :         fixed20_12 num_line_pair;
<span class="lineNum">     261 </span>            :         fixed20_12 estimated_width;
<span class="lineNum">     262 </span>            :         fixed20_12 worst_case_latency;
<span class="lineNum">     263 </span>            :         fixed20_12 consumption_rate;
<span class="lineNum">     264 </span>            :         fixed20_12 active_time;
<span class="lineNum">     265 </span>            :         fixed20_12 dbpp;
<span class="lineNum">     266 </span>            :         fixed20_12 priority_mark_max;
<span class="lineNum">     267 </span>            :         fixed20_12 priority_mark;
<span class="lineNum">     268 </span>            :         fixed20_12 sclk;
<a name="269"><span class="lineNum">     269 </span>            : };</a>
<span class="lineNum">     270 </span>            : 
<span class="lineNum">     271 </span><span class="lineNoCov">          0 : static void rs690_crtc_bandwidth_compute(struct radeon_device *rdev,</span>
<span class="lineNum">     272 </span>            :                                          struct radeon_crtc *crtc,
<span class="lineNum">     273 </span>            :                                          struct rs690_watermark *wm,
<span class="lineNum">     274 </span>            :                                          bool low)
<span class="lineNum">     275 </span>            : {
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :         struct drm_display_mode *mode = &amp;crtc-&gt;base.mode;</span>
<span class="lineNum">     277 </span>            :         fixed20_12 a, b, c;
<span class="lineNum">     278 </span>            :         fixed20_12 pclk, request_fifo_depth, tolerable_latency, estimated_width;
<span class="lineNum">     279 </span>            :         fixed20_12 consumption_time, line_time, chunk_time, read_delay_latency;
<span class="lineNum">     280 </span>            :         fixed20_12 sclk, core_bandwidth, max_bandwidth;
<span class="lineNum">     281 </span>            :         u32 selected_sclk;
<span class="lineNum">     282 </span>            : 
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :         if (!crtc-&gt;base.enabled) {</span>
<span class="lineNum">     284 </span>            :                 /* FIXME: wouldn't it better to set priority mark to maximum */
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :                 wm-&gt;lb_request_fifo_depth = 4;</span>
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     287 </span>            :         }
<span class="lineNum">     288 </span>            : 
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         if (((rdev-&gt;family == CHIP_RS780) || (rdev-&gt;family == CHIP_RS880)) &amp;&amp;</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :             (rdev-&gt;pm.pm_method == PM_METHOD_DPM) &amp;&amp; rdev-&gt;pm.dpm_enabled)</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :                 selected_sclk = radeon_dpm_get_sclk(rdev, low);</span>
<span class="lineNum">     292 </span>            :         else
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :                 selected_sclk = rdev-&gt;pm.current_sclk;</span>
<span class="lineNum">     294 </span>            : 
<span class="lineNum">     295 </span>            :         /* sclk in Mhz */
<span class="lineNum">     296 </span>            :         a.full = dfixed_const(100);
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :         sclk.full = dfixed_const(selected_sclk);</span>
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :         sclk.full = dfixed_div(sclk, a);</span>
<span class="lineNum">     299 </span>            : 
<span class="lineNum">     300 </span>            :         /* core_bandwidth = sclk(Mhz) * 16 */
<span class="lineNum">     301 </span>            :         a.full = dfixed_const(16);
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :         core_bandwidth.full = dfixed_div(rdev-&gt;pm.sclk, a);</span>
<span class="lineNum">     303 </span>            : 
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         if (crtc-&gt;vsc.full &gt; dfixed_const(2))</span>
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 wm-&gt;num_line_pair.full = dfixed_const(2);</span>
<span class="lineNum">     306 </span>            :         else
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :                 wm-&gt;num_line_pair.full = dfixed_const(1);</span>
<span class="lineNum">     308 </span>            : 
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :         b.full = dfixed_const(mode-&gt;crtc_hdisplay);</span>
<span class="lineNum">     310 </span>            :         c.full = dfixed_const(256);
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :         a.full = dfixed_div(b, c);</span>
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :         request_fifo_depth.full = dfixed_mul(a, wm-&gt;num_line_pair);</span>
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :         request_fifo_depth.full = dfixed_ceil(request_fifo_depth);</span>
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :         if (a.full &lt; dfixed_const(4)) {</span>
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :                 wm-&gt;lb_request_fifo_depth = 4;</span>
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :                 wm-&gt;lb_request_fifo_depth = dfixed_trunc(request_fifo_depth);</span>
<span class="lineNum">     318 </span>            :         }
<span class="lineNum">     319 </span>            : 
<span class="lineNum">     320 </span>            :         /* Determine consumption rate
<span class="lineNum">     321 </span>            :          *  pclk = pixel clock period(ns) = 1000 / (mode.clock / 1000)
<span class="lineNum">     322 </span>            :          *  vtaps = number of vertical taps,
<span class="lineNum">     323 </span>            :          *  vsc = vertical scaling ratio, defined as source/destination
<span class="lineNum">     324 </span>            :          *  hsc = horizontal scaling ration, defined as source/destination
<span class="lineNum">     325 </span>            :          */
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(mode-&gt;clock);</span>
<span class="lineNum">     327 </span>            :         b.full = dfixed_const(1000);
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :         a.full = dfixed_div(a, b);</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         pclk.full = dfixed_div(b, a);</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :         if (crtc-&gt;rmx_type != RMX_OFF) {</span>
<span class="lineNum">     331 </span>            :                 b.full = dfixed_const(2);
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :                 if (crtc-&gt;vsc.full &gt; b.full)</span>
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :                         b.full = crtc-&gt;vsc.full;</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                 b.full = dfixed_mul(b, crtc-&gt;hsc);</span>
<span class="lineNum">     335 </span>            :                 c.full = dfixed_const(2);
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 b.full = dfixed_div(b, c);</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 consumption_time.full = dfixed_div(pclk, b);</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     339 </span>            :                 consumption_time.full = pclk.full;
<span class="lineNum">     340 </span>            :         }
<span class="lineNum">     341 </span>            :         a.full = dfixed_const(1);
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :         wm-&gt;consumption_rate.full = dfixed_div(a, consumption_time);</span>
<span class="lineNum">     343 </span>            : 
<span class="lineNum">     344 </span>            : 
<span class="lineNum">     345 </span>            :         /* Determine line time
<span class="lineNum">     346 </span>            :          *  LineTime = total time for one line of displayhtotal
<span class="lineNum">     347 </span>            :          *  LineTime = total number of horizontal pixels
<span class="lineNum">     348 </span>            :          *  pclk = pixel clock period(ns)
<span class="lineNum">     349 </span>            :          */
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :         a.full = dfixed_const(crtc-&gt;base.mode.crtc_htotal);</span>
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :         line_time.full = dfixed_mul(a, pclk);</span>
<span class="lineNum">     352 </span>            : 
<span class="lineNum">     353 </span>            :         /* Determine active time
<span class="lineNum">     354 </span>            :          *  ActiveTime = time of active region of display within one line,
<span class="lineNum">     355 </span>            :          *  hactive = total number of horizontal active pixels
<span class="lineNum">     356 </span>            :          *  htotal = total number of horizontal pixels
<span class="lineNum">     357 </span>            :          */
<span class="lineNum">     358 </span>            :         a.full = dfixed_const(crtc-&gt;base.mode.crtc_htotal);
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         b.full = dfixed_const(crtc-&gt;base.mode.crtc_hdisplay);</span>
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :         wm-&gt;active_time.full = dfixed_mul(line_time, b);</span>
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :         wm-&gt;active_time.full = dfixed_div(wm-&gt;active_time, a);</span>
<span class="lineNum">     362 </span>            : 
<span class="lineNum">     363 </span>            :         /* Maximun bandwidth is the minimun bandwidth of all component */
<span class="lineNum">     364 </span>            :         max_bandwidth = core_bandwidth;
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :         if (rdev-&gt;mc.igp_sideport_enabled) {</span>
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :                 if (max_bandwidth.full &gt; rdev-&gt;pm.sideport_bandwidth.full &amp;&amp;</span>
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.sideport_bandwidth.full)</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :                         max_bandwidth = rdev-&gt;pm.sideport_bandwidth;</span>
<span class="lineNum">     369 </span>            :                 read_delay_latency.full = dfixed_const(370 * 800);
<span class="lineNum">     370 </span>            :                 a.full = dfixed_const(1000);
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :                 b.full = dfixed_div(rdev-&gt;pm.igp_sideport_mclk, a);</span>
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :                 read_delay_latency.full = dfixed_div(read_delay_latency, b);</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 read_delay_latency.full = dfixed_mul(read_delay_latency, a);</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 if (max_bandwidth.full &gt; rdev-&gt;pm.k8_bandwidth.full &amp;&amp;</span>
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.k8_bandwidth.full)</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                         max_bandwidth = rdev-&gt;pm.k8_bandwidth;</span>
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :                 if (max_bandwidth.full &gt; rdev-&gt;pm.ht_bandwidth.full &amp;&amp;</span>
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.ht_bandwidth.full)</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :                         max_bandwidth = rdev-&gt;pm.ht_bandwidth;</span>
<span class="lineNum">     381 </span>            :                 read_delay_latency.full = dfixed_const(5000);
<span class="lineNum">     382 </span>            :         }
<span class="lineNum">     383 </span>            : 
<span class="lineNum">     384 </span>            :         /* sclk = system clocks(ns) = 1000 / max_bandwidth / 16 */
<span class="lineNum">     385 </span>            :         a.full = dfixed_const(16);
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :         sclk.full = dfixed_mul(max_bandwidth, a);</span>
<span class="lineNum">     387 </span>            :         a.full = dfixed_const(1000);
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :         sclk.full = dfixed_div(a, sclk);</span>
<span class="lineNum">     389 </span>            :         /* Determine chunk time
<span class="lineNum">     390 </span>            :          * ChunkTime = the time it takes the DCP to send one chunk of data
<span class="lineNum">     391 </span>            :          * to the LB which consists of pipeline delay and inter chunk gap
<span class="lineNum">     392 </span>            :          * sclk = system clock(ns)
<span class="lineNum">     393 </span>            :          */
<span class="lineNum">     394 </span>            :         a.full = dfixed_const(256 * 13);
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :         chunk_time.full = dfixed_mul(sclk, a);</span>
<span class="lineNum">     396 </span>            :         a.full = dfixed_const(10);
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :         chunk_time.full = dfixed_div(chunk_time, a);</span>
<span class="lineNum">     398 </span>            : 
<span class="lineNum">     399 </span>            :         /* Determine the worst case latency
<span class="lineNum">     400 </span>            :          * NumLinePair = Number of line pairs to request(1=2 lines, 2=4 lines)
<span class="lineNum">     401 </span>            :          * WorstCaseLatency = worst case time from urgent to when the MC starts
<span class="lineNum">     402 </span>            :          *                    to return data
<span class="lineNum">     403 </span>            :          * READ_DELAY_IDLE_MAX = constant of 1us
<span class="lineNum">     404 </span>            :          * ChunkTime = time it takes the DCP to send one chunk of data to the LB
<span class="lineNum">     405 </span>            :          *             which consists of pipeline delay and inter chunk gap
<span class="lineNum">     406 </span>            :          */
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :         if (dfixed_trunc(wm-&gt;num_line_pair) &gt; 1) {</span>
<span class="lineNum">     408 </span>            :                 a.full = dfixed_const(3);
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :                 wm-&gt;worst_case_latency.full = dfixed_mul(a, chunk_time);</span>
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :                 wm-&gt;worst_case_latency.full += read_delay_latency.full;</span>
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     412 </span>            :                 a.full = dfixed_const(2);
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 wm-&gt;worst_case_latency.full = dfixed_mul(a, chunk_time);</span>
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :                 wm-&gt;worst_case_latency.full += read_delay_latency.full;</span>
<span class="lineNum">     415 </span>            :         }
<span class="lineNum">     416 </span>            : 
<span class="lineNum">     417 </span>            :         /* Determine the tolerable latency
<span class="lineNum">     418 </span>            :          * TolerableLatency = Any given request has only 1 line time
<span class="lineNum">     419 </span>            :          *                    for the data to be returned
<span class="lineNum">     420 </span>            :          * LBRequestFifoDepth = Number of chunk requests the LB can
<span class="lineNum">     421 </span>            :          *                      put into the request FIFO for a display
<span class="lineNum">     422 </span>            :          *  LineTime = total time for one line of display
<span class="lineNum">     423 </span>            :          *  ChunkTime = the time it takes the DCP to send one chunk
<span class="lineNum">     424 </span>            :          *              of data to the LB which consists of
<span class="lineNum">     425 </span>            :          *  pipeline delay and inter chunk gap
<span class="lineNum">     426 </span>            :          */
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :         if ((2+wm-&gt;lb_request_fifo_depth) &gt;= dfixed_trunc(request_fifo_depth)) {</span>
<span class="lineNum">     428 </span>            :                 tolerable_latency.full = line_time.full;
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :                 tolerable_latency.full = dfixed_const(wm-&gt;lb_request_fifo_depth - 2);</span>
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :                 tolerable_latency.full = request_fifo_depth.full - tolerable_latency.full;</span>
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :                 tolerable_latency.full = dfixed_mul(tolerable_latency, chunk_time);</span>
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :                 tolerable_latency.full = line_time.full - tolerable_latency.full;</span>
<span class="lineNum">     434 </span>            :         }
<span class="lineNum">     435 </span>            :         /* We assume worst case 32bits (4 bytes) */
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :         wm-&gt;dbpp.full = dfixed_const(4 * 8);</span>
<span class="lineNum">     437 </span>            : 
<span class="lineNum">     438 </span>            :         /* Determine the maximum priority mark
<span class="lineNum">     439 </span>            :          *  width = viewport width in pixels
<span class="lineNum">     440 </span>            :          */
<span class="lineNum">     441 </span>            :         a.full = dfixed_const(16);
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :         wm-&gt;priority_mark_max.full = dfixed_const(crtc-&gt;base.mode.crtc_hdisplay);</span>
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :         wm-&gt;priority_mark_max.full = dfixed_div(wm-&gt;priority_mark_max, a);</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :         wm-&gt;priority_mark_max.full = dfixed_ceil(wm-&gt;priority_mark_max);</span>
<span class="lineNum">     445 </span>            : 
<span class="lineNum">     446 </span>            :         /* Determine estimated width */
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :         estimated_width.full = tolerable_latency.full - wm-&gt;worst_case_latency.full;</span>
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :         estimated_width.full = dfixed_div(estimated_width, consumption_time);</span>
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :         if (dfixed_trunc(estimated_width) &gt; crtc-&gt;base.mode.crtc_hdisplay) {</span>
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :                 wm-&gt;priority_mark.full = dfixed_const(10);</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     452 </span>            :                 a.full = dfixed_const(16);
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :                 wm-&gt;priority_mark.full = dfixed_div(estimated_width, a);</span>
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :                 wm-&gt;priority_mark.full = dfixed_ceil(wm-&gt;priority_mark);</span>
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :                 wm-&gt;priority_mark.full = wm-&gt;priority_mark_max.full - wm-&gt;priority_mark.full;</span>
<span class="lineNum">     456 </span>            :         }
<a name="457"><span class="lineNum">     457 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     458 </span>            : 
<span class="lineNum">     459 </span><span class="lineNoCov">          0 : static void rs690_compute_mode_priority(struct radeon_device *rdev,</span>
<span class="lineNum">     460 </span>            :                                         struct rs690_watermark *wm0,
<span class="lineNum">     461 </span>            :                                         struct rs690_watermark *wm1,
<span class="lineNum">     462 </span>            :                                         struct drm_display_mode *mode0,
<span class="lineNum">     463 </span>            :                                         struct drm_display_mode *mode1,
<span class="lineNum">     464 </span>            :                                         u32 *d1mode_priority_a_cnt,
<span class="lineNum">     465 </span>            :                                         u32 *d2mode_priority_a_cnt)
<span class="lineNum">     466 </span>            : {
<span class="lineNum">     467 </span>            :         fixed20_12 priority_mark02, priority_mark12, fill_rate;
<span class="lineNum">     468 </span>            :         fixed20_12 a, b;
<span class="lineNum">     469 </span>            : 
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :         *d1mode_priority_a_cnt = S_006548_D1MODE_PRIORITY_A_OFF(1);</span>
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :         *d2mode_priority_a_cnt = S_006548_D1MODE_PRIORITY_A_OFF(1);</span>
<span class="lineNum">     472 </span>            : 
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :         if (mode0 &amp;&amp; mode1) {</span>
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :                 if (dfixed_trunc(wm0-&gt;dbpp) &gt; 64)</span>
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm0-&gt;dbpp, wm0-&gt;num_line_pair);</span>
<span class="lineNum">     476 </span>            :                 else
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :                         a.full = wm0-&gt;num_line_pair.full;</span>
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :                 if (dfixed_trunc(wm1-&gt;dbpp) &gt; 64)</span>
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :                         b.full = dfixed_mul(wm1-&gt;dbpp, wm1-&gt;num_line_pair);</span>
<span class="lineNum">     480 </span>            :                 else
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :                         b.full = wm1-&gt;num_line_pair.full;</span>
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :                 a.full += b.full;</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :                 fill_rate.full = dfixed_div(wm0-&gt;sclk, a);</span>
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :                 if (wm0-&gt;consumption_rate.full &gt; fill_rate.full) {</span>
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :                         b.full = wm0-&gt;consumption_rate.full - fill_rate.full;</span>
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :                         b.full = dfixed_mul(b, wm0-&gt;active_time);</span>
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm0-&gt;worst_case_latency,</span>
<span class="lineNum">     488 </span>            :                                                 wm0-&gt;consumption_rate);
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :                         a.full = a.full + b.full;</span>
<span class="lineNum">     490 </span>            :                         b.full = dfixed_const(16 * 1000);
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :                         priority_mark02.full = dfixed_div(a, b);</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm0-&gt;worst_case_latency,</span>
<span class="lineNum">     494 </span>            :                                                 wm0-&gt;consumption_rate);
<span class="lineNum">     495 </span>            :                         b.full = dfixed_const(16 * 1000);
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :                         priority_mark02.full = dfixed_div(a, b);</span>
<span class="lineNum">     497 </span>            :                 }
<span class="lineNum">     498 </span><span class="lineNoCov">          0 :                 if (wm1-&gt;consumption_rate.full &gt; fill_rate.full) {</span>
<span class="lineNum">     499 </span><span class="lineNoCov">          0 :                         b.full = wm1-&gt;consumption_rate.full - fill_rate.full;</span>
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :                         b.full = dfixed_mul(b, wm1-&gt;active_time);</span>
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm1-&gt;worst_case_latency,</span>
<span class="lineNum">     502 </span>            :                                                 wm1-&gt;consumption_rate);
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :                         a.full = a.full + b.full;</span>
<span class="lineNum">     504 </span>            :                         b.full = dfixed_const(16 * 1000);
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :                         priority_mark12.full = dfixed_div(a, b);</span>
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm1-&gt;worst_case_latency,</span>
<span class="lineNum">     508 </span>            :                                                 wm1-&gt;consumption_rate);
<span class="lineNum">     509 </span>            :                         b.full = dfixed_const(16 * 1000);
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :                         priority_mark12.full = dfixed_div(a, b);</span>
<span class="lineNum">     511 </span>            :                 }
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :                 if (wm0-&gt;priority_mark.full &gt; priority_mark02.full)</span>
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :                         priority_mark02.full = wm0-&gt;priority_mark.full;</span>
<span class="lineNum">     514 </span><span class="lineNoCov">          0 :                 if (wm0-&gt;priority_mark_max.full &gt; priority_mark02.full)</span>
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :                         priority_mark02.full = wm0-&gt;priority_mark_max.full;</span>
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :                 if (wm1-&gt;priority_mark.full &gt; priority_mark12.full)</span>
<span class="lineNum">     517 </span><span class="lineNoCov">          0 :                         priority_mark12.full = wm1-&gt;priority_mark.full;</span>
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :                 if (wm1-&gt;priority_mark_max.full &gt; priority_mark12.full)</span>
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :                         priority_mark12.full = wm1-&gt;priority_mark_max.full;</span>
<span class="lineNum">     520 </span><span class="lineNoCov">          0 :                 *d1mode_priority_a_cnt = dfixed_trunc(priority_mark02);</span>
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :                 *d2mode_priority_a_cnt = dfixed_trunc(priority_mark12);</span>
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;disp_priority == 2) {</span>
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :                         *d1mode_priority_a_cnt |= S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(1);</span>
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :                         *d2mode_priority_a_cnt |= S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(1);</span>
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :         } else if (mode0) {</span>
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :                 if (dfixed_trunc(wm0-&gt;dbpp) &gt; 64)</span>
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm0-&gt;dbpp, wm0-&gt;num_line_pair);</span>
<span class="lineNum">     529 </span>            :                 else
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :                         a.full = wm0-&gt;num_line_pair.full;</span>
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :                 fill_rate.full = dfixed_div(wm0-&gt;sclk, a);</span>
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 if (wm0-&gt;consumption_rate.full &gt; fill_rate.full) {</span>
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :                         b.full = wm0-&gt;consumption_rate.full - fill_rate.full;</span>
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :                         b.full = dfixed_mul(b, wm0-&gt;active_time);</span>
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm0-&gt;worst_case_latency,</span>
<span class="lineNum">     536 </span>            :                                                 wm0-&gt;consumption_rate);
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :                         a.full = a.full + b.full;</span>
<span class="lineNum">     538 </span>            :                         b.full = dfixed_const(16 * 1000);
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :                         priority_mark02.full = dfixed_div(a, b);</span>
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm0-&gt;worst_case_latency,</span>
<span class="lineNum">     542 </span>            :                                                 wm0-&gt;consumption_rate);
<span class="lineNum">     543 </span>            :                         b.full = dfixed_const(16 * 1000);
<span class="lineNum">     544 </span><span class="lineNoCov">          0 :                         priority_mark02.full = dfixed_div(a, b);</span>
<span class="lineNum">     545 </span>            :                 }
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :                 if (wm0-&gt;priority_mark.full &gt; priority_mark02.full)</span>
<span class="lineNum">     547 </span><span class="lineNoCov">          0 :                         priority_mark02.full = wm0-&gt;priority_mark.full;</span>
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :                 if (wm0-&gt;priority_mark_max.full &gt; priority_mark02.full)</span>
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :                         priority_mark02.full = wm0-&gt;priority_mark_max.full;</span>
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :                 *d1mode_priority_a_cnt = dfixed_trunc(priority_mark02);</span>
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;disp_priority == 2)</span>
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :                         *d1mode_priority_a_cnt |= S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(1);</span>
<span class="lineNum">     553 </span><span class="lineNoCov">          0 :         } else if (mode1) {</span>
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :                 if (dfixed_trunc(wm1-&gt;dbpp) &gt; 64)</span>
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm1-&gt;dbpp, wm1-&gt;num_line_pair);</span>
<span class="lineNum">     556 </span>            :                 else
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :                         a.full = wm1-&gt;num_line_pair.full;</span>
<span class="lineNum">     558 </span><span class="lineNoCov">          0 :                 fill_rate.full = dfixed_div(wm1-&gt;sclk, a);</span>
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :                 if (wm1-&gt;consumption_rate.full &gt; fill_rate.full) {</span>
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :                         b.full = wm1-&gt;consumption_rate.full - fill_rate.full;</span>
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :                         b.full = dfixed_mul(b, wm1-&gt;active_time);</span>
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm1-&gt;worst_case_latency,</span>
<span class="lineNum">     563 </span>            :                                                 wm1-&gt;consumption_rate);
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :                         a.full = a.full + b.full;</span>
<span class="lineNum">     565 </span>            :                         b.full = dfixed_const(16 * 1000);
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :                         priority_mark12.full = dfixed_div(a, b);</span>
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :                         a.full = dfixed_mul(wm1-&gt;worst_case_latency,</span>
<span class="lineNum">     569 </span>            :                                                 wm1-&gt;consumption_rate);
<span class="lineNum">     570 </span>            :                         b.full = dfixed_const(16 * 1000);
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :                         priority_mark12.full = dfixed_div(a, b);</span>
<span class="lineNum">     572 </span>            :                 }
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :                 if (wm1-&gt;priority_mark.full &gt; priority_mark12.full)</span>
<span class="lineNum">     574 </span><span class="lineNoCov">          0 :                         priority_mark12.full = wm1-&gt;priority_mark.full;</span>
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :                 if (wm1-&gt;priority_mark_max.full &gt; priority_mark12.full)</span>
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :                         priority_mark12.full = wm1-&gt;priority_mark_max.full;</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :                 *d2mode_priority_a_cnt = dfixed_trunc(priority_mark12);</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;disp_priority == 2)</span>
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :                         *d2mode_priority_a_cnt |= S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(1);</span>
<span class="lineNum">     580 </span>            :         }
<a name="581"><span class="lineNum">     581 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     582 </span>            : 
<span class="lineNum">     583 </span><span class="lineNoCov">          0 : void rs690_bandwidth_update(struct radeon_device *rdev)</span>
<span class="lineNum">     584 </span>            : {
<span class="lineNum">     585 </span>            :         struct drm_display_mode *mode0 = NULL;
<span class="lineNum">     586 </span>            :         struct drm_display_mode *mode1 = NULL;
<span class="lineNum">     587 </span><span class="lineNoCov">          0 :         struct rs690_watermark wm0_high, wm0_low;</span>
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :         struct rs690_watermark wm1_high, wm1_low;</span>
<span class="lineNum">     589 </span>            :         u32 tmp;
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :         u32 d1mode_priority_a_cnt, d1mode_priority_b_cnt;</span>
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :         u32 d2mode_priority_a_cnt, d2mode_priority_b_cnt;</span>
<span class="lineNum">     592 </span>            : 
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;mode_info.mode_config_initialized)</span>
<span class="lineNum">     594 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     595 </span>            : 
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :         radeon_update_display_priority(rdev);</span>
<span class="lineNum">     597 </span>            : 
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :         if (rdev-&gt;mode_info.crtcs[0]-&gt;base.enabled)</span>
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :                 mode0 = &amp;rdev-&gt;mode_info.crtcs[0]-&gt;base.mode;</span>
<span class="lineNum">     600 </span><span class="lineNoCov">          0 :         if (rdev-&gt;mode_info.crtcs[1]-&gt;base.enabled)</span>
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :                 mode1 = &amp;rdev-&gt;mode_info.crtcs[1]-&gt;base.mode;</span>
<span class="lineNum">     602 </span>            :         /*
<span class="lineNum">     603 </span>            :          * Set display0/1 priority up in the memory controller for
<span class="lineNum">     604 </span>            :          * modes if the user specifies HIGH for displaypriority
<span class="lineNum">     605 </span>            :          * option.
<span class="lineNum">     606 </span>            :          */
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;disp_priority == 2) &amp;&amp;</span>
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :             ((rdev-&gt;family == CHIP_RS690) || (rdev-&gt;family == CHIP_RS740))) {</span>
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :                 tmp = RREG32_MC(R_000104_MC_INIT_MISC_LAT_TIMER);</span>
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :                 tmp &amp;= C_000104_MC_DISP0R_INIT_LAT;</span>
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :                 tmp &amp;= C_000104_MC_DISP1R_INIT_LAT;</span>
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :                 if (mode0)</span>
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :                         tmp |= S_000104_MC_DISP0R_INIT_LAT(1);</span>
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :                 if (mode1)</span>
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :                         tmp |= S_000104_MC_DISP1R_INIT_LAT(1);</span>
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :                 WREG32_MC(R_000104_MC_INIT_MISC_LAT_TIMER, tmp);</span>
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :         rs690_line_buffer_adjust(rdev, mode0, mode1);</span>
<span class="lineNum">     619 </span>            : 
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_RS690) || (rdev-&gt;family == CHIP_RS740))</span>
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :                 WREG32(R_006C9C_DCP_CONTROL, 0);</span>
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_RS780) || (rdev-&gt;family == CHIP_RS880))</span>
<span class="lineNum">     623 </span><span class="lineNoCov">          0 :                 WREG32(R_006C9C_DCP_CONTROL, 2);</span>
<span class="lineNum">     624 </span>            : 
<span class="lineNum">     625 </span><span class="lineNoCov">          0 :         rs690_crtc_bandwidth_compute(rdev, rdev-&gt;mode_info.crtcs[0], &amp;wm0_high, false);</span>
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :         rs690_crtc_bandwidth_compute(rdev, rdev-&gt;mode_info.crtcs[1], &amp;wm1_high, false);</span>
<span class="lineNum">     627 </span>            : 
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :         rs690_crtc_bandwidth_compute(rdev, rdev-&gt;mode_info.crtcs[0], &amp;wm0_low, true);</span>
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :         rs690_crtc_bandwidth_compute(rdev, rdev-&gt;mode_info.crtcs[1], &amp;wm1_low, true);</span>
<span class="lineNum">     630 </span>            : 
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :         tmp = (wm0_high.lb_request_fifo_depth - 1);</span>
<span class="lineNum">     632 </span><span class="lineNoCov">          0 :         tmp |= (wm1_high.lb_request_fifo_depth - 1) &lt;&lt; 16;</span>
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :         WREG32(R_006D58_LB_MAX_REQ_OUTSTANDING, tmp);</span>
<span class="lineNum">     634 </span>            : 
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :         rs690_compute_mode_priority(rdev,</span>
<span class="lineNum">     636 </span>            :                                     &amp;wm0_high, &amp;wm1_high,
<span class="lineNum">     637 </span>            :                                     mode0, mode1,
<span class="lineNum">     638 </span>            :                                     &amp;d1mode_priority_a_cnt, &amp;d2mode_priority_a_cnt);
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :         rs690_compute_mode_priority(rdev,</span>
<span class="lineNum">     640 </span>            :                                     &amp;wm0_low, &amp;wm1_low,
<span class="lineNum">     641 </span>            :                                     mode0, mode1,
<span class="lineNum">     642 </span>            :                                     &amp;d1mode_priority_b_cnt, &amp;d2mode_priority_b_cnt);
<span class="lineNum">     643 </span>            : 
<span class="lineNum">     644 </span><span class="lineNoCov">          0 :         WREG32(R_006548_D1MODE_PRIORITY_A_CNT, d1mode_priority_a_cnt);</span>
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :         WREG32(R_00654C_D1MODE_PRIORITY_B_CNT, d1mode_priority_b_cnt);</span>
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :         WREG32(R_006D48_D2MODE_PRIORITY_A_CNT, d2mode_priority_a_cnt);</span>
<span class="lineNum">     647 </span><span class="lineNoCov">          0 :         WREG32(R_006D4C_D2MODE_PRIORITY_B_CNT, d2mode_priority_b_cnt);</span>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     649 </span>            : 
<span class="lineNum">     650 </span><span class="lineNoCov">          0 : uint32_t rs690_mc_rreg(struct radeon_device *rdev, uint32_t reg)</span>
<span class="lineNum">     651 </span>            : {
<span class="lineNum">     652 </span>            :         unsigned long flags;
<span class="lineNum">     653 </span>            :         uint32_t r;
<span class="lineNum">     654 </span>            : 
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :         WREG32(R_000078_MC_INDEX, S_000078_MC_IND_ADDR(reg));</span>
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :         r = RREG32(R_00007C_MC_DATA);</span>
<span class="lineNum">     658 </span><span class="lineNoCov">          0 :         WREG32(R_000078_MC_INDEX, ~C_000078_MC_IND_ADDR);</span>
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="661"><span class="lineNum">     661 </span>            : }</a>
<span class="lineNum">     662 </span>            : 
<span class="lineNum">     663 </span><span class="lineNoCov">          0 : void rs690_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)</span>
<span class="lineNum">     664 </span>            : {
<span class="lineNum">     665 </span>            :         unsigned long flags;
<span class="lineNum">     666 </span>            : 
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :         WREG32(R_000078_MC_INDEX, S_000078_MC_IND_ADDR(reg) |</span>
<span class="lineNum">     669 </span>            :                 S_000078_MC_IND_WR_EN(1));
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :         WREG32(R_00007C_MC_DATA, v);</span>
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :         WREG32(R_000078_MC_INDEX, 0x7F);</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<a name="673"><span class="lineNum">     673 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     674 </span>            : 
<span class="lineNum">     675 </span><span class="lineNoCov">          0 : static void rs690_mc_program(struct radeon_device *rdev)</span>
<span class="lineNum">     676 </span>            : {
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :         struct rv515_mc_save save;</span>
<span class="lineNum">     678 </span>            : 
<span class="lineNum">     679 </span>            :         /* Stops all mc clients */
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :         rv515_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">     681 </span>            : 
<span class="lineNum">     682 </span>            :         /* Wait for mc idle */
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :         if (rs690_mc_wait_for_idle(rdev))</span>
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait MC idle timeout before updating MC.\n&quot;);</span>
<span class="lineNum">     685 </span>            :         /* Program MC, should be a 32bits limited address space */
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000100_MCCFG_FB_LOCATION,</span>
<span class="lineNum">     687 </span>            :                         S_000100_MC_FB_START(rdev-&gt;mc.vram_start &gt;&gt; 16) |
<span class="lineNum">     688 </span>            :                         S_000100_MC_FB_TOP(rdev-&gt;mc.vram_end &gt;&gt; 16));
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :         WREG32(R_000134_HDP_FB_LOCATION,</span>
<span class="lineNum">     690 </span>            :                 S_000134_HDP_FB_START(rdev-&gt;mc.vram_start &gt;&gt; 16));
<span class="lineNum">     691 </span>            : 
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :         rv515_mc_resume(rdev, &amp;save);</span>
<a name="693"><span class="lineNum">     693 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     694 </span>            : 
<span class="lineNum">     695 </span><span class="lineNoCov">          0 : static int rs690_startup(struct radeon_device *rdev)</span>
<span class="lineNum">     696 </span>            : {
<span class="lineNum">     697 </span>            :         int r;
<span class="lineNum">     698 </span>            : 
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :         rs690_mc_program(rdev);</span>
<span class="lineNum">     700 </span>            :         /* Resume clock */
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :         rv515_clock_startup(rdev);</span>
<span class="lineNum">     702 </span>            :         /* Initialize GPU configuration (# pipes, ...) */
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :         rs690_gpu_init(rdev);</span>
<span class="lineNum">     704 </span>            :         /* Initialize GART (initialize after TTM so we can allocate
<span class="lineNum">     705 </span>            :          * memory through TTM but finalize after TTM) */
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :         r = rs400_gart_enable(rdev);</span>
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     709 </span>            : 
<span class="lineNum">     710 </span>            :         /* allocate wb buffer */
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :         r = radeon_wb_init(rdev);</span>
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     714 </span>            : 
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP fences (%d).\n&quot;, r);</span>
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     719 </span>            :         }
<span class="lineNum">     720 </span>            : 
<span class="lineNum">     721 </span>            :         /* Enable IRQ */
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;irq.installed) {</span>
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :                 r = radeon_irq_kms_init(rdev);</span>
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     726 </span>            :         }
<span class="lineNum">     727 </span>            : 
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :         rs600_irq_set(rdev);</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r300.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL);</span>
<span class="lineNum">     730 </span>            :         /* 1M ring buffer */
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :         r = r100_cp_init(rdev, 1024 * 1024);</span>
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP (%d).\n&quot;, r);</span>
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     735 </span>            :         }
<span class="lineNum">     736 </span>            : 
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :         r = radeon_ib_pool_init(rdev);</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;IB initialization failed (%d).\n&quot;, r);</span>
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     741 </span>            :         }
<span class="lineNum">     742 </span>            : 
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :         r = radeon_audio_init(rdev);</span>
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing audio\n&quot;);</span>
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     747 </span>            :         }
<span class="lineNum">     748 </span>            : 
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="750"><span class="lineNum">     750 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     751 </span>            : 
<span class="lineNum">     752 </span><span class="lineNoCov">          0 : int rs690_resume(struct radeon_device *rdev)</span>
<span class="lineNum">     753 </span>            : {
<span class="lineNum">     754 </span>            :         int r;
<span class="lineNum">     755 </span>            : 
<span class="lineNum">     756 </span>            :         /* Make sur GART are not working */
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :         rs400_gart_disable(rdev);</span>
<span class="lineNum">     758 </span>            :         /* Resume clock before doing reset */
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :         rv515_clock_startup(rdev);</span>
<span class="lineNum">     760 </span>            :         /* Reset gpu before posting otherwise ATOM will enter infinite loop */
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev)) {</span>
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n&quot;,</span>
<span class="lineNum">     763 </span>            :                         RREG32(R_000E40_RBBM_STATUS),
<span class="lineNum">     764 </span>            :                         RREG32(R_0007C0_CP_STAT));
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     766 </span>            :         /* post */
<span class="lineNum">     767 </span><span class="lineNoCov">          0 :         atom_asic_init(rdev-&gt;mode_info.atom_context);</span>
<span class="lineNum">     768 </span>            :         /* Resume clock after posting */
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :         rv515_clock_startup(rdev);</span>
<span class="lineNum">     770 </span>            :         /* Initialize surface registers */
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">     772 </span>            : 
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">     774 </span><span class="lineNoCov">          0 :         r = rs690_startup(rdev);</span>
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="779"><span class="lineNum">     779 </span>            : }</a>
<span class="lineNum">     780 </span>            : 
<span class="lineNum">     781 </span><span class="lineNoCov">          0 : int rs690_suspend(struct radeon_device *rdev)</span>
<span class="lineNum">     782 </span>            : {
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :         radeon_pm_suspend(rdev);</span>
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :         radeon_audio_fini(rdev);</span>
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :         r100_cp_disable(rdev);</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :         radeon_wb_disable(rdev);</span>
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :         rs600_irq_disable(rdev);</span>
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :         rs400_gart_disable(rdev);</span>
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="790"><span class="lineNum">     790 </span>            : }</a>
<span class="lineNum">     791 </span>            : 
<span class="lineNum">     792 </span><span class="lineNoCov">          0 : void rs690_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     793 </span>            : {
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :         radeon_pm_fini(rdev);</span>
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :         radeon_audio_fini(rdev);</span>
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :         r100_cp_fini(rdev);</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :         radeon_wb_fini(rdev);</span>
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :         radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :         radeon_gem_fini(rdev);</span>
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :         rs400_gart_fini(rdev);</span>
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :         radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">     802 </span><span class="lineNoCov">          0 :         radeon_fence_driver_fini(rdev);</span>
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :         radeon_bo_fini(rdev);</span>
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :         radeon_atombios_fini(rdev);</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;bios);</span>
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :         rdev-&gt;bios = NULL;</span>
<a name="807"><span class="lineNum">     807 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     808 </span>            : 
<span class="lineNum">     809 </span><span class="lineNoCov">          0 : int rs690_init(struct radeon_device *rdev)</span>
<span class="lineNum">     810 </span>            : {
<span class="lineNum">     811 </span>            :         int r;
<span class="lineNum">     812 </span>            : 
<span class="lineNum">     813 </span>            :         /* Disable VGA */
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :         rv515_vga_render_disable(rdev);</span>
<span class="lineNum">     815 </span>            :         /* Initialize scratch registers */
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :         radeon_scratch_init(rdev);</span>
<span class="lineNum">     817 </span>            :         /* Initialize surface registers */
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">     819 </span>            :         /* restore some register to sane defaults */
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :         r100_restore_sanity(rdev);</span>
<span class="lineNum">     821 </span>            :         /* TODO: disable VGA need to use VGA request */
<span class="lineNum">     822 </span>            :         /* BIOS*/
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :         if (!radeon_get_bios(rdev)) {</span>
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">     825 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     826 </span>            :         }
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :         if (rdev-&gt;is_atom_bios) {</span>
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :                 r = radeon_atombios_init(rdev);</span>
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     831 </span>            :         } else {
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Expecting atombios for RV515 GPU\n&quot;);</span>
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     834 </span>            :         }
<span class="lineNum">     835 </span>            :         /* Reset gpu before posting otherwise ATOM will enter infinite loop */
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev)) {</span>
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev,</span>
<span class="lineNum">     838 </span>            :                         &quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n&quot;,
<span class="lineNum">     839 </span>            :                         RREG32(R_000E40_RBBM_STATUS),
<span class="lineNum">     840 </span>            :                         RREG32(R_0007C0_CP_STAT));
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     842 </span>            :         /* check if cards are posted or not */
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :         if (radeon_boot_test_post_card(rdev) == false)</span>
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     845 </span>            : 
<span class="lineNum">     846 </span>            :         /* Initialize clocks */
<span class="lineNum">     847 </span><span class="lineNoCov">          0 :         radeon_get_clock_info(rdev-&gt;ddev);</span>
<span class="lineNum">     848 </span>            :         /* initialize memory controller */
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :         rs690_mc_init(rdev);</span>
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :         rv515_debugfs(rdev);</span>
<span class="lineNum">     851 </span>            :         /* Fence driver */
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_init(rdev);</span>
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     855 </span>            :         /* Memory manager */
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :         r = radeon_bo_init(rdev);</span>
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :         r = rs400_gart_init(rdev);</span>
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :         rs600_set_safe_registers(rdev);</span>
<span class="lineNum">     863 </span>            : 
<span class="lineNum">     864 </span>            :         /* Initialize power management */
<span class="lineNum">     865 </span><span class="lineNoCov">          0 :         radeon_pm_init(rdev);</span>
<span class="lineNum">     866 </span>            : 
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :         r = rs690_startup(rdev);</span>
<span class="lineNum">     869 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     870 </span>            :                 /* Somethings want wront with the accel init stop accel */
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Disabling GPU acceleration\n&quot;);</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :                 r100_cp_fini(rdev);</span>
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :                 radeon_wb_fini(rdev);</span>
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :                 radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :                 rs400_gart_fini(rdev);</span>
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :                 radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     880 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
