#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016ab5d2e050 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000016ab5d741f0_0 .var "Ruwr", 0 0;
v0000016ab5d74290_0 .var "clk", 0 0;
v0000016ab5d74330_0 .var "datawrite", 31 0;
v0000016ab5d743d0_0 .var "r1", 4 0;
v0000016ab5d74470_0 .net "r1out", 31 0, v0000016ab5d73f70_0;  1 drivers
v0000016ab5d74510_0 .var "r2", 4 0;
v0000016ab5d745b0_0 .net "r2out", 31 0, v0000016ab5d740b0_0;  1 drivers
v0000016ab5dcdf40_0 .var "rd", 4 0;
S_0000016ab5d2e1e0 .scope module, "rm1" "registersmemory" 2 14, 3 1 0, S_0000016ab5d2e050;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "r1";
    .port_info 1 /INPUT 5 "r2";
    .port_info 2 /INPUT 5 "rd";
    .port_info 3 /INPUT 32 "datawrite";
    .port_info 4 /INPUT 1 "Ruwr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "r1out";
    .port_info 7 /OUTPUT 32 "r2out";
v0000016ab5d26b90 .array "RF", 31 0, 31 0;
v0000016ab5d2b400_0 .net "Ruwr", 0 0, v0000016ab5d741f0_0;  1 drivers
v0000016ab5d26750_0 .net "clk", 0 0, v0000016ab5d74290_0;  1 drivers
v0000016ab5d2e370_0 .net "datawrite", 31 0, v0000016ab5d74330_0;  1 drivers
v0000016ab5d2e410_0 .net "r1", 4 0, v0000016ab5d743d0_0;  1 drivers
v0000016ab5d73f70_0 .var "r1out", 31 0;
v0000016ab5d74010_0 .net "r2", 4 0, v0000016ab5d74510_0;  1 drivers
v0000016ab5d740b0_0 .var "r2out", 31 0;
v0000016ab5d74150_0 .net "rd", 4 0, v0000016ab5dcdf40_0;  1 drivers
E_0000016ab5d659a0 .event negedge, v0000016ab5d26750_0;
    .scope S_0000016ab5d2e1e0;
T_0 ;
    %wait E_0000016ab5d659a0;
    %load/vec4 v0000016ab5d2b400_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000016ab5d2e410_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000016ab5d2e370_0;
    %load/vec4 v0000016ab5d74150_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016ab5d26b90, 0, 4;
T_0.0 ;
    %load/vec4 v0000016ab5d2b400_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000016ab5d2e410_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000016ab5d26b90, 4;
    %assign/vec4 v0000016ab5d73f70_0, 0;
    %load/vec4 v0000016ab5d74010_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000016ab5d26b90, 4;
    %assign/vec4 v0000016ab5d740b0_0, 0;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000016ab5d2e1e0;
T_1 ;
    %vpi_call 3 25 "$readmemb", "registerfile.txt", v0000016ab5d26b90 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000016ab5d2e050;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ab5d74290_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000016ab5d2e050;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0000016ab5d74290_0;
    %inv;
    %store/vec4 v0000016ab5d74290_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000016ab5d2e050;
T_4 ;
    %vpi_call 2 17 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ab5d741f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016ab5d74510_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016ab5d743d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016ab5d74330_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016ab5dcdf40_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016ab5d741f0_0, 0, 1;
    %pushi/vec4 481184, 0, 32;
    %store/vec4 v0000016ab5d74330_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016ab5dcdf40_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ab5d741f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016ab5d74510_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016ab5d743d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016ab5d74330_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016ab5dcdf40_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016ab5d741f0_0, 0, 1;
    %pushi/vec4 572264, 0, 32;
    %store/vec4 v0000016ab5d74330_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016ab5dcdf40_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ab5d741f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016ab5d74510_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016ab5d743d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016ab5d74330_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016ab5dcdf40_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016ab5d741f0_0, 0, 1;
    %pushi/vec4 342916, 0, 32;
    %store/vec4 v0000016ab5d74330_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016ab5dcdf40_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ab5d741f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016ab5d74510_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016ab5d743d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016ab5d74330_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016ab5dcdf40_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016ab5d741f0_0, 0, 1;
    %pushi/vec4 1234673, 0, 32;
    %store/vec4 v0000016ab5d74330_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016ab5dcdf40_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016ab5d741f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016ab5d74510_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016ab5d743d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016ab5d74330_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016ab5dcdf40_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "ru.sv";
