Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../rtl/lib/trigp01a.v" in library work
Compiling verilog file "../../rtl/lib/trign01a.v" in library work
Module <trigp01a> compiled
Compiling verilog file "../../rtl/lib/rsync02a.v" in library work
Module <trign01a> compiled
Compiling verilog file "../../rtl/lib/cgate01a.v" in library work
Module <rsync02a> compiled
Compiling verilog file "../../rtl/lib/syncd01a.v" in library work
Module <cgate01a> compiled
Compiling verilog file "../../rtl/lib/rstx_01a.v" in library work
Module <syncd01a> compiled
Compiling verilog file "../../rtl/lib/rsrx_01a.v" in library work
Module <rstx_01a> compiled
Compiling verilog file "../../rtl/lib/rsclk01a.v" in library work
Module <rsrx_01a> compiled
Compiling verilog file "../../rtl/uart_transaction/uart_io.v" in library work
Module <rsclk01a> compiled
Compiling verilog file "../../rtl/debugger/switch_box.v" in library work
Module <uart_io> compiled
Compiling verilog file "ipcore_dir/line_fifo.v" in library work
Module <switch_box> compiled
Compiling verilog file "ipcore_dir/dcm_pll.v" in library work
Module <line_fifo> compiled
Compiling verilog file "../../rtl/uart_transaction/uart_transaction.v" in library work
Module <dcm_pll> compiled
Compiling verilog file "../../rtl/tree_link/tree_link.v" in library work
Module <uart_transaction> compiled
Compiling verilog file "../../rtl/line_buffer/line_buffer.v" in library work
Module <tree_link> compiled
Compiling verilog file "../../rtl/debugger/debugger.v" in library work
Module <line_buffer> compiled
Compiling verilog file "../../rtl/clock_reset/clock_reset.v" in library work
Module <debugger> compiled
Compiling verilog file "../../rtl/top.v" in library work
Module <clock_reset> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <clock_reset> in library <work>.

Analyzing hierarchy for module <tree_link> in library <work> with parameters.
	P_LINK_DEBUG = "11"
	P_LINK_HOLE = "01"
	P_LINK_LINEBUF = "10"
	P_LINK_NONE = "00"
	P_STATE_CMD_ACCEPT = "01"
	P_STATE_IDLE = "00"
	P_STATE_WAIT_RESP = "10"

Analyzing hierarchy for module <uart_transaction> in library <work> with parameters.
	P_STATE_CAPTURE = "0"
	P_STATE_CMD_HANDSHAKE = "1001"
	P_STATE_FETCH_ADDR0 = "0010"
	P_STATE_FETCH_ADDR1 = "0011"
	P_STATE_FETCH_BURST0 = "0100"
	P_STATE_FETCH_BURST1 = "0101"
	P_STATE_FETCH_CMD = "0001"
	P_STATE_FETCH_WRD0 = "0110"
	P_STATE_FETCH_WRD1 = "0111"
	P_STATE_IDLE = "0000"
	P_STATE_ISSUE_CMD = "1000"
	P_STATE_TX_KICK = "1"

Analyzing hierarchy for module <line_buffer> in library <work> with parameters.
	P_STATE_INIT = "0000"
	P_STATE_WAIT0 = "0001"
	P_STATE_WAIT1 = "0010"

Analyzing hierarchy for module <debugger> in library <work>.

Analyzing hierarchy for module <syncd01a> in library <work> with parameters.
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <dcm_pll> in library <work>.

Analyzing hierarchy for module <rsync02a> in library <work>.

Analyzing hierarchy for module <uart_io> in library <work>.

Analyzing hierarchy for module <syncd01a> in library <work> with parameters.
	width = "00000000000000000000000000001001"

Analyzing hierarchy for module <syncd01a> in library <work> with parameters.
	width = "00000000000000000000000000000101"

Analyzing hierarchy for module <trigp01a> in library <work>.

Analyzing hierarchy for module <switch_box> in library <work>.

Analyzing hierarchy for module <rsclk01a> in library <work>.

Analyzing hierarchy for module <rstx_01a> in library <work> with parameters.
	P_STATE_IDLE = "0"
	P_STATE_SENDING = "1"

Analyzing hierarchy for module <rsrx_01a> in library <work>.

Analyzing hierarchy for module <syncd01a> in library <work> with parameters.
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <syncd01a> in library <work> with parameters.
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <syncd01a> in library <work> with parameters.
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <syncd01a> in library <work> with parameters.
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <trigp01a> in library <work>.

Analyzing hierarchy for module <cgate01a> in library <work>.

Analyzing hierarchy for module <trign01a> in library <work>.

Analyzing hierarchy for module <rsync02a> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <clock_reset> in library <work>.
WARNING:Xst:916 - "../../rtl/clock_reset/clock_reset.v" line 71: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/clock_reset/clock_reset.v" line 72: Delay is ignored for synthesis.
Module <clock_reset> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <p_bufi> in unit <clock_reset>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <p_bufi> in unit <clock_reset>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <p_bufi> in unit <clock_reset>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <p_bufi> in unit <clock_reset>.
Analyzing module <syncd01a.1> in library <work>.
	width = 32'sb00000000000000000000000000000001
WARNING:Xst:916 - "../../rtl/lib/syncd01a.v" line 21: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/syncd01a.v" line 22: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/syncd01a.v" line 24: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/syncd01a.v" line 25: Delay is ignored for synthesis.
Module <syncd01a.1> is correct for synthesis.
 
Analyzing module <dcm_pll> in library <work>.
Module <dcm_pll> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <dcm_pll>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <dcm_pll>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <dcm_pll>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <dcm_pll>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <dcm_pll>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <dcm_pll>.
    Set user-defined property "CLKFX_MULTIPLY =  5" for instance <DCM_SP_INST> in unit <dcm_pll>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <dcm_pll>.
    Set user-defined property "CLKIN_PERIOD =  100.000000" for instance <DCM_SP_INST> in unit <dcm_pll>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <dcm_pll>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <dcm_pll>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <dcm_pll>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <dcm_pll>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <dcm_pll>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <dcm_pll>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <dcm_pll>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <dcm_pll>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <dcm_pll>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <dcm_pll>.
Analyzing module <rsync02a> in library <work>.
WARNING:Xst:916 - "../../rtl/lib/rsync02a.v" line 19: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/rsync02a.v" line 20: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/rsync02a.v" line 22: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/rsync02a.v" line 23: Delay is ignored for synthesis.
Module <rsync02a> is correct for synthesis.
 
Analyzing module <tree_link> in library <work>.
	P_LINK_DEBUG = 2'b11
	P_LINK_HOLE = 2'b01
	P_LINK_LINEBUF = 2'b10
	P_LINK_NONE = 2'b00
	P_STATE_CMD_ACCEPT = 2'b01
	P_STATE_IDLE = 2'b00
	P_STATE_WAIT_RESP = 2'b10
WARNING:Xst:916 - "../../rtl/tree_link/tree_link.v" line 104: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/tree_link/tree_link.v" line 105: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/tree_link/tree_link.v" line 106: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/tree_link/tree_link.v" line 107: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/tree_link/tree_link.v" line 108: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
	Calling function <route_by_address>.
	Calling function <sel_SCmdAccept>.
	Calling function <sel_SResp>.
	Calling function <sel_SData>.
Module <tree_link> is correct for synthesis.
 
Analyzing module <uart_transaction> in library <work>.
	P_STATE_CAPTURE = 1'b0
	P_STATE_CMD_HANDSHAKE = 4'b1001
	P_STATE_FETCH_ADDR0 = 4'b0010
	P_STATE_FETCH_ADDR1 = 4'b0011
	P_STATE_FETCH_BURST0 = 4'b0100
	P_STATE_FETCH_BURST1 = 4'b0101
	P_STATE_FETCH_CMD = 4'b0001
	P_STATE_FETCH_WRD0 = 4'b0110
	P_STATE_FETCH_WRD1 = 4'b0111
	P_STATE_IDLE = 4'b0000
	P_STATE_ISSUE_CMD = 4'b1000
	P_STATE_TX_KICK = 1'b1
WARNING:Xst:916 - "../../rtl/uart_transaction/uart_transaction.v" line 104: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/uart_transaction/uart_transaction.v" line 105: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/uart_transaction/uart_transaction.v" line 106: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/uart_transaction/uart_transaction.v" line 107: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/uart_transaction/uart_transaction.v" line 108: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <uart_transaction> is correct for synthesis.
 
Analyzing module <uart_io> in library <work>.
WARNING:Xst:916 - "../../rtl/uart_transaction/uart_io.v" line 64: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/uart_transaction/uart_io.v" line 65: Delay is ignored for synthesis.
Module <uart_io> is correct for synthesis.
 
Analyzing module <rsclk01a> in library <work>.
WARNING:Xst:916 - "../../rtl/lib/rsclk01a.v" line 17: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/rsclk01a.v" line 18: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/rsclk01a.v" line 50: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/rsclk01a.v" line 51: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/rsclk01a.v" line 54: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
	Calling function <EnablePeriod>.
	Calling function <PeriodError>.
Module <rsclk01a> is correct for synthesis.
 
Analyzing module <cgate01a> in library <work>.
WARNING:Xst:916 - "../../rtl/lib/cgate01a.v" line 20: Delay is ignored for synthesis.
WARNING:Xst:905 - "../../rtl/lib/cgate01a.v" line 20: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <w_open>
Module <cgate01a> is correct for synthesis.
 
Analyzing module <rstx_01a> in library <work>.
	P_STATE_IDLE = 1'b0
	P_STATE_SENDING = 1'b1
WARNING:Xst:916 - "../../rtl/lib/rstx_01a.v" line 38: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/rstx_01a.v" line 39: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/rstx_01a.v" line 42: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/rstx_01a.v" line 43: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/rstx_01a.v" line 46: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <rstx_01a> is correct for synthesis.
 
Analyzing module <rsrx_01a> in library <work>.
WARNING:Xst:916 - "../../rtl/lib/rsrx_01a.v" line 23: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/rsrx_01a.v" line 24: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/rsrx_01a.v" line 26: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/rsrx_01a.v" line 27: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/rsrx_01a.v" line 65: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <rsrx_01a> is correct for synthesis.
 
Analyzing module <trigp01a> in library <work>.
WARNING:Xst:916 - "../../rtl/lib/trigp01a.v" line 23: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/trigp01a.v" line 24: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/trigp01a.v" line 25: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/trigp01a.v" line 27: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/trigp01a.v" line 28: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <trigp01a> is correct for synthesis.
 
Analyzing module <trign01a> in library <work>.
WARNING:Xst:916 - "../../rtl/lib/trign01a.v" line 23: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/trign01a.v" line 24: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/trign01a.v" line 25: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/trign01a.v" line 27: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/trign01a.v" line 28: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <trign01a> is correct for synthesis.
 
Analyzing module <line_buffer> in library <work>.
	P_STATE_INIT = 4'b0000
	P_STATE_WAIT0 = 4'b0001
	P_STATE_WAIT1 = 4'b0010
WARNING:Xst:916 - "../../rtl/line_buffer/line_buffer.v" line 43: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/line_buffer/line_buffer.v" line 44: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/line_buffer/line_buffer.v" line 61: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/line_buffer/line_buffer.v" line 62: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/line_buffer/line_buffer.v" line 63: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
WARNING:Xst:2211 - "ipcore_dir/line_fifo.v" line 244: Instantiating black box module <line_fifo>.
Module <line_buffer> is correct for synthesis.
 
Analyzing module <syncd01a.2> in library <work>.
	width = 32'sb00000000000000000000000000001001
WARNING:Xst:916 - "../../rtl/lib/syncd01a.v" line 21: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/syncd01a.v" line 22: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/syncd01a.v" line 24: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/syncd01a.v" line 25: Delay is ignored for synthesis.
Module <syncd01a.2> is correct for synthesis.
 
Analyzing module <syncd01a.3> in library <work>.
	width = 32'sb00000000000000000000000000000101
WARNING:Xst:916 - "../../rtl/lib/syncd01a.v" line 21: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/syncd01a.v" line 22: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/syncd01a.v" line 24: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/lib/syncd01a.v" line 25: Delay is ignored for synthesis.
Module <syncd01a.3> is correct for synthesis.
 
Analyzing module <debugger> in library <work>.
WARNING:Xst:916 - "../../rtl/debugger/debugger.v" line 101: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/debugger/debugger.v" line 102: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/debugger/debugger.v" line 104: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/debugger/debugger.v" line 105: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../rtl/debugger/debugger.v" line 106: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
	Calling function <debug_selector>.
	Calling function <debug_selector>.
	Calling function <decode_7seg>.
	Calling function <decode_7seg>.
Module <debugger> is correct for synthesis.
 
Analyzing module <switch_box> in library <work>.
Module <switch_box> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <tree_link>.
    Related source file is "../../rtl/tree_link/tree_link.v".
    Found finite state machine <FSM_0> for signal <r_link_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_n                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <r_active_link>.
    Found 1-bit register for signal <r_cmd_write>.
    Found 8-bit register for signal <r_MAddr>.
    Found 3-bit register for signal <r_MCmd>.
    Found 8-bit register for signal <r_MData>.
    Found 1-bit register for signal <r_SCmdAccept>.
    Found 8-bit register for signal <r_SData>.
    Found 2-bit register for signal <r_SResp>.
    Found 1-bit 4-to-1 multiplexer for signal <sel_SCmdAccept/1/sel_SCmdAccept>.
    Found 8-bit 4-to-1 multiplexer for signal <sel_SData/1/sel_SData>.
    Found 2-bit 4-to-1 multiplexer for signal <sel_SResp/1/sel_SResp>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  34 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <tree_link> synthesized.


Synthesizing Unit <syncd01a_1>.
    Related source file is "../../rtl/lib/syncd01a.v".
    Found 1-bit register for signal <ff1<0>>.
    Found 1-bit register for signal <ff2<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <syncd01a_1> synthesized.


Synthesizing Unit <rsync02a>.
    Related source file is "../../rtl/lib/rsync02a.v".
    Found 1-bit register for signal <reset1_reg>.
    Found 1-bit register for signal <reset2_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <rsync02a> synthesized.


Synthesizing Unit <rstx_01a>.
    Related source file is "../../rtl/lib/rstx_01a.v".
    Found 1-bit register for signal <r_HoldTrigger>.
    Found 10-bit register for signal <r_shiftReg>.
    Found 1-bit register for signal <r_state>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <rstx_01a> synthesized.


Synthesizing Unit <cgate01a>.
    Related source file is "../../rtl/lib/cgate01a.v".
WARNING:Xst:737 - Found 1-bit latch for signal <latched>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <cgate01a> synthesized.


Synthesizing Unit <trigp01a>.
    Related source file is "../../rtl/lib/trigp01a.v".
    Found 1-bit register for signal <r_stage1>.
    Found 1-bit register for signal <r_stage2>.
    Found 1-bit register for signal <r_trigger>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <trigp01a> synthesized.


Synthesizing Unit <trign01a>.
    Related source file is "../../rtl/lib/trign01a.v".
    Found 1-bit register for signal <r_stage1>.
    Found 1-bit register for signal <r_stage2>.
    Found 1-bit register for signal <r_trigger>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <trign01a> synthesized.


Synthesizing Unit <syncd01a_2>.
    Related source file is "../../rtl/lib/syncd01a.v".
    Found 9-bit register for signal <ff1>.
    Found 9-bit register for signal <ff2>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <syncd01a_2> synthesized.


Synthesizing Unit <syncd01a_3>.
    Related source file is "../../rtl/lib/syncd01a.v".
    Found 5-bit register for signal <ff1>.
    Found 5-bit register for signal <ff2>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <syncd01a_3> synthesized.


Synthesizing Unit <line_buffer>.
    Related source file is "../../rtl/line_buffer/line_buffer.v".
WARNING:Xst:647 - Input <linebuf_MAddr<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_1> for signal <r_cap_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | writeClk                  (rising_edge)        |
    | Reset              | writeRst_n                (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <linebuf_SData>.
    Found 1-bit register for signal <r_capture_end>.
    Found 1-bit register for signal <r_capture_start>.
    Found 1-bit register for signal <r_countup>.
    Found 8-bit register for signal <r_DATA>.
    Found 8-bit register for signal <r_DATA_pre>.
    Found 1-bit register for signal <r_HREF>.
    Found 1-bit register for signal <r_HREF_pre>.
    Found 1-bit register for signal <r_kicked>.
    Found 9-bit register for signal <r_line_addr>.
    Found 5-bit register for signal <r_line_size>.
    Found 9-bit up counter for signal <r_linecount>.
    Found 1-bit register for signal <r_read_enable>.
    Found 1-bit register for signal <r_VSYNC>.
    Found 9-bit adder for signal <w_capture_area$addsub0000> created at line 218.
    Found 9-bit comparator greatequal for signal <w_capture_area$cmp_ge0000> created at line 218.
    Found 9-bit comparator less for signal <w_capture_area$cmp_lt0000> created at line 218.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  46 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <line_buffer> synthesized.


Synthesizing Unit <dcm_pll>.
    Related source file is "ipcore_dir/dcm_pll.v".
Unit <dcm_pll> synthesized.


Synthesizing Unit <rsclk01a>.
    Related source file is "../../rtl/lib/rsclk01a.v".
    Found 16x20-bit ROM for signal <r_bitRateSel$rom0000>.
    Found 1-bit register for signal <clken>.
    Found 7-bit register for signal <r_accumulatedError>.
    Found 4-bit register for signal <r_bitRateSel>.
    Found 15-bit register for signal <r_periodCounter>.
    Found 7-bit addsub for signal <w_accumulatedError$share0000> created at line 62.
    Found 15-bit comparator equal for signal <w_clkEn>.
    Found 7-bit comparator greater for signal <w_errorExpired>.
    Found 15-bit adder for signal <w_periodCounter$addsub0000> created at line 27.
    Summary:
	inferred   1 ROM(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <rsclk01a> synthesized.


Synthesizing Unit <rsrx_01a>.
    Related source file is "../../rtl/lib/rsrx_01a.v".
WARNING:Xst:646 - Signal <w_stopEdge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <rxParallelData>.
    Found 2-bit register for signal <rxStatus>.
    Found 8-bit register for signal <r_rxCount>.
    Found 1-bit register for signal <r_rxdSync0>.
    Found 1-bit register for signal <r_rxdSync1>.
    Found 8-bit register for signal <r_shiftInData>.
    Summary:
	inferred  28 D-type flip-flop(s).
Unit <rsrx_01a> synthesized.


Synthesizing Unit <switch_box>.
    Related source file is "../../rtl/debugger/switch_box.v".
Unit <switch_box> synthesized.


Synthesizing Unit <clock_reset>.
    Related source file is "../../rtl/clock_reset/clock_reset.v".
WARNING:Xst:1780 - Signal <clkx1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <cam_clk>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_reset> synthesized.


Synthesizing Unit <debugger>.
    Related source file is "../../rtl/debugger/debugger.v".
WARNING:Xst:647 - Input <debugger_MAddr<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x8-bit ROM for signal <decode_7seg/1/decode_7seg>.
    Found 16x8-bit ROM for signal <decode_7seg/2/decode_7seg>.
    Found 8-bit register for signal <debugger_SData>.
    Found 4-bit 16-to-1 multiplexer for signal <debug_selector/1/debug_selector>.
    Found 4-bit 16-to-1 multiplexer for signal <debug_selector/2/debug_selector>.
    Found 8-bit register for signal <r_debug_reg1>.
    Found 8-bit register for signal <r_debug_reg2>.
    Found 8-bit register for signal <r_debug_reg3>.
    Found 8-bit register for signal <r_debug_reg4>.
    Found 1-bit register for signal <r_read_enable>.
    Found 4-bit updown counter for signal <r_select1>.
    Found 4-bit updown counter for signal <r_select2>.
    Found 4-bit register for signal <r_selected_out1>.
    Found 4-bit register for signal <r_selected_out2>.
    Summary:
	inferred   2 ROM(s).
	inferred   2 Counter(s).
	inferred  49 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <debugger> synthesized.


Synthesizing Unit <uart_io>.
    Related source file is "../../rtl/uart_transaction/uart_io.v".
    Found 1-bit register for signal <r_divTxClk>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <uart_io> synthesized.


Synthesizing Unit <uart_transaction>.
    Related source file is "../../rtl/uart_transaction/uart_transaction.v".
WARNING:Xst:646 - Signal <w_rx_status<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <w_RD_cmd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <r_req_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 22                                             |
    | Inputs             | 7                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset_n                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <r_burst_counter>.
    Found 8-bit subtractor for signal <r_burst_counter$addsub0000> created at line 87.
    Found 1-bit register for signal <r_burst_flag>.
    Found 1-bit register for signal <r_burst_type>.
    Found 8-bit register for signal <r_MAddr>.
    Found 3-bit register for signal <r_MCmd>.
    Found 3-bit register for signal <r_MCmd_pre>.
    Found 8-bit register for signal <r_MData>.
    Found 1-bit register for signal <r_outstanding>.
    Found 1-bit register for signal <r_pre_unlock>.
    Found 1-bit register for signal <r_resp_state>.
    Found 1-bit register for signal <r_rx_fetch>.
    Found 8-bit register for signal <r_tx_data>.
    Found 1-bit register for signal <r_tx_start>.
    Found 8-bit adder for signal <w_MAddr_next$addsub0000> created at line 90.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  45 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <uart_transaction> synthesized.


Synthesizing Unit <top>.
    Related source file is "../../rtl/top.v".
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <stop_trigger> of the block <trigp01a> are unconnected in block <rsrx_01a>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x20-bit ROM                                         : 2
 16x8-bit ROM                                          : 2
# Adders/Subtractors                                   : 7
 15-bit adder                                          : 2
 7-bit addsub                                          : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 3
 4-bit updown counter                                  : 2
 9-bit up counter                                      : 1
# Registers                                            : 121
 1-bit register                                        : 83
 10-bit register                                       : 1
 15-bit register                                       : 2
 2-bit register                                        : 2
 3-bit register                                        : 4
 4-bit register                                        : 4
 5-bit register                                        : 3
 7-bit register                                        : 2
 8-bit register                                        : 18
 9-bit register                                        : 2
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 6
 15-bit comparator equal                               : 2
 7-bit comparator greater                              : 2
 9-bit comparator greatequal                           : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 1
 4-bit 16-to-1 multiplexer                             : 2
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <uart_transaction/r_req_state/FSM> on signal <r_req_state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000000100
 0011  | 0000001000
 0100  | 0000010000
 0101  | 0010000000
 0110  | 0000100000
 0111  | 0100000000
 1000  | 0001000000
 1001  | 1000000000
---------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <line_buffer/r_cap_state/FSM> on signal <r_cap_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <tree_link/r_link_state/FSM> on signal <r_link_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Reading core <ipcore_dir/line_fifo.ngc>.
Loading core <line_fifo> for timing and area information for instance <i_fifo>.
WARNING:Xst:1710 - FF/Latch <r_active_link_2> (without init value) has a constant value of 0 in block <tree_link>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 1 in block <r_bitRateSel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <1> (without init value) has a constant value of 1 in block <r_bitRateSel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 1 in block <r_bitRateSel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <1> (without init value) has a constant value of 1 in block <r_bitRateSel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <r_MAddr_7> of sequential type is unconnected in block <tree_link>.
WARNING:Xst:2404 -  FFs/Latches <r_active_link<2:2>> (without init value) have a constant value of 0 in block <tree_link>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 4
 16x20-bit ROM                                         : 2
 16x8-bit ROM                                          : 2
# Adders/Subtractors                                   : 7
 15-bit adder                                          : 2
 7-bit addsub                                          : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 3
 4-bit updown counter                                  : 2
 9-bit up counter                                      : 1
# Registers                                            : 345
 Flip-Flops                                            : 345
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 6
 15-bit comparator equal                               : 2
 7-bit comparator greater                              : 2
 9-bit comparator greatequal                           : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 1
 4-bit 16-to-1 multiplexer                             : 2
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <tree_link> ...
WARNING:Xst:1710 - FF/Latch <r_MCmd_2> (without init value) has a constant value of 0 in block <tree_link>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_MCmd_2> (without init value) has a constant value of 0 in block <tree_link>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <rstx_01a> ...

Optimizing unit <syncd01a_2> ...

Optimizing unit <syncd01a_3> ...

Optimizing unit <line_buffer> ...

Optimizing unit <rsclk01a> ...

Optimizing unit <rsrx_01a> ...

Optimizing unit <switch_box> ...

Optimizing unit <clock_reset> ...

Optimizing unit <debugger> ...

Optimizing unit <uart_transaction> ...
WARNING:Xst:1710 - FF/Latch <tree_link/r_SResp_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_transaction/uart_io/i_RxClk/r_bitRateSel_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_transaction/uart_io/i_RxClk/r_bitRateSel_0> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_transaction/uart_io/i_TxClk/r_bitRateSel_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart_transaction/uart_io/i_TxClk/r_bitRateSel_0> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tree_link/r_MAddr_7> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <uart_transaction/uart_io/i_RxClk/r_bitRateSel_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <uart_transaction/uart_io/i_RxClk/r_bitRateSel_2> 
INFO:Xst:2261 - The FF/Latch <uart_transaction/uart_io/i_TxClk/r_bitRateSel_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <uart_transaction/uart_io/i_TxClk/r_bitRateSel_2> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 11.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <line_buffer/i_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <line_buffer/i_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <line_buffer/i_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <line_buffer/i_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <line_buffer/i_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <line_buffer/i_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <line_buffer/i_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <line_buffer/i_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
FlipFlop tree_link/r_MAddr_0 has been replicated 1 time(s)
FlipFlop tree_link/r_MAddr_1 has been replicated 1 time(s)
FlipFlop tree_link/r_MAddr_4 has been replicated 1 time(s)
FlipFlop tree_link/r_active_link_0 has been replicated 1 time(s)
FlipFlop tree_link/r_active_link_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 372
 Flip-Flops                                            : 372

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 40

Cell Usage :
# BELS                             : 1062
#      GND                         : 2
#      INV                         : 16
#      LUT1                        : 62
#      LUT2                        : 129
#      LUT2_D                      : 7
#      LUT2_L                      : 2
#      LUT3                        : 168
#      LUT3_D                      : 9
#      LUT3_L                      : 1
#      LUT4                        : 313
#      LUT4_D                      : 12
#      LUT4_L                      : 31
#      MUXCY                       : 150
#      MUXF5                       : 58
#      MUXF6                       : 8
#      VCC                         : 2
#      XORCY                       : 92
# FlipFlops/Latches                : 602
#      FD                          : 6
#      FDC                         : 349
#      FDCE                        : 213
#      FDE                         : 1
#      FDP                         : 17
#      FDPE                        : 6
#      FDRE                        : 8
#      LD_1                        : 2
# RAMS                             : 16
#      RAMB16_S1_S1                : 16
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 40
#      IBUF                        : 16
#      IBUFG                       : 2
#      OBUF                        : 22
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                      527  out of   4656    11%  
 Number of Slice Flip Flops:            602  out of   9312     6%  
 Number of 4 input LUTs:                750  out of   9312     8%  
 Number of IOs:                          40
 Number of bonded IOBs:                  40  out of     66    60%  
 Number of BRAMs:                        16  out of     20    80%  
 Number of GCLKs:                         3  out of     24    12%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------+--------------------------------------------------------+-------+
Clock Signal                                                                       | Clock buffer(FF name)                                  | Load  |
-----------------------------------------------------------------------------------+--------------------------------------------------------+-------+
xipMCLK                                                                            | clock_reset/dcm_pll/DCM_SP_INST:CLKFX                  | 402   |
xipCAM_PCLK                                                                        | IBUFG+BUFG                                             | 201   |
clock_reset/cam_clk                                                                | NONE(clock_reset/i_reset_cam/reset1_reg)               | 2     |
xipMCLK                                                                            | IBUFG                                                  | 2     |
uart_transaction/uart_io/w_RxClk(uart_transaction/uart_io/i_RxClk/cgate01a/gclk1:O)| NONE(*)(uart_transaction/uart_io/rxrx_01a/r_rxCount_0) | 16    |
uart_transaction/uart_io/w_TxClk(uart_transaction/uart_io/i_TxClk/cgate01a/gclk1:O)| NONE(*)(uart_transaction/uart_io/rxtx_01a/r_shiftReg_0)| 11    |
-----------------------------------------------------------------------------------+--------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                       | Buffer(FF name)                                                                                                               | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
clock_reset/mreset_n_inv(uart_transaction/uart_io/rxtx_01a/reset_n_inv1_INV_0:O)                                                                                     | NONE(clock_reset/cam_clk)                                                                                                     | 272   |
line_buffer/r_cap_state_FSM_Acst_FSM_inv(line_buffer/sync_line_size/reset_n_inv1_INV_0:O)                                                                            | NONE(line_buffer/r_DATA_0)                                                                                                    | 66    |
line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0)  | 60    |
line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0)  | 60    |
line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                     | 45    |
line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)| 35    |
uart_transaction/uart_io/i_RxClk/r_bitRateSel_Acst_inv(uart_transaction/uart_io/i_RxClk/r_bitRateSel_Acst_inv1_INV_0:O)                                              | NONE(uart_transaction/uart_io/i_RxClk/clken)                                                                                  | 24    |
clock_reset/i_reset_cam/reset_in_inv(clock_reset/i_reset_cam/reset_in_inv1:O)                                                                                        | NONE(clock_reset/i_reset_cam/reset1_reg)                                                                                      | 6     |
clock_reset/i_reset_p/reset2_reg(clock_reset/i_reset_p/reset2_reg:Q)                                                                                                 | NONE(line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                        | 6     |
line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                        | 3     |
line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)           | 2     |
line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                        | 2     |
uart_transaction/uart_io/i_RxClk/EnablePeriod_1_EnablePeriod<5>(XST_GND:G)                                                                                           | NONE(clock_reset/i_reset_sync/ff1_0)                                                                                          | 2     |
uart_transaction/uart_io/rxrx_01a/internal_reset/reset_in_inv(uart_transaction/uart_io/rxrx_01a/internal_reset/reset_in_inv1:O)                                      | NONE(uart_transaction/uart_io/rxrx_01a/internal_reset/reset1_reg)                                                             | 2     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 43.716ns (Maximum Frequency: 22.875MHz)
   Minimum input arrival time before clock: 1.946ns
   Maximum output required time after clock: 8.832ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'xipMCLK'
  Clock period: 43.716ns (frequency: 22.875MHz)
  Total number of paths / destination ports: 5687 / 774
-------------------------------------------------------------------------
Delay:               8.743ns (Levels of Logic = 5)
  Source:            tree_link/r_MCmd_0 (FF)
  Destination:       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram (RAM)
  Source Clock:      xipMCLK rising 5.0X
  Destination Clock: xipMCLK rising 5.0X

  Data Path: tree_link/r_MCmd_0 to line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.591   0.743  tree_link/r_MCmd_0 (tree_link/r_MCmd_0)
     LUT4:I2->O           10   0.704   0.917  line_buffer/w_fifo_read_enable11 (line_buffer/w_read_enable)
     LUT4:I2->O            7   0.704   0.883  line_buffer/w_fifo_read_enable1 (line_buffer/w_fifo_read_enable)
     begin scope: 'line_buffer/i_fifo'
     LUT4:I0->O           32   0.704   1.266  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1_1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1)
     LUT4:I3->O            8   0.704   0.757  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<1>)
     RAMB16_S1_S1:ENB          0.770          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp1x1.ram
    ----------------------------------------
    Total                      8.743ns (4.177ns logic, 4.566ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'xipCAM_PCLK'
  Clock period: 11.071ns (frequency: 90.323MHz)
  Total number of paths / destination ports: 13902 / 468
-------------------------------------------------------------------------
Delay:               11.071ns (Levels of Logic = 15)
  Source:            line_buffer/sync_line_addr/ff2_0 (FF)
  Destination:       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram (RAM)
  Source Clock:      xipCAM_PCLK rising
  Destination Clock: xipCAM_PCLK rising

  Data Path: line_buffer/sync_line_addr/ff2_0 to line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  line_buffer/sync_line_addr/ff2_0 (line_buffer/sync_line_addr/ff2_0)
     LUT2:I0->O            1   0.704   0.000  line_buffer/Madd_w_capture_area_addsub0000_lut<0> (line_buffer/Madd_w_capture_area_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  line_buffer/Madd_w_capture_area_addsub0000_cy<0> (line_buffer/Madd_w_capture_area_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  line_buffer/Madd_w_capture_area_addsub0000_cy<1> (line_buffer/Madd_w_capture_area_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  line_buffer/Madd_w_capture_area_addsub0000_cy<2> (line_buffer/Madd_w_capture_area_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  line_buffer/Madd_w_capture_area_addsub0000_cy<3> (line_buffer/Madd_w_capture_area_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  line_buffer/Madd_w_capture_area_addsub0000_cy<4> (line_buffer/Madd_w_capture_area_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  line_buffer/Madd_w_capture_area_addsub0000_cy<5> (line_buffer/Madd_w_capture_area_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  line_buffer/Madd_w_capture_area_addsub0000_cy<6> (line_buffer/Madd_w_capture_area_addsub0000_cy<6>)
     MUXCY:CI->O           0   0.059   0.000  line_buffer/Madd_w_capture_area_addsub0000_cy<7> (line_buffer/Madd_w_capture_area_addsub0000_cy<7>)
     XORCY:CI->O           1   0.804   0.499  line_buffer/Madd_w_capture_area_addsub0000_xor<8> (line_buffer/w_capture_area_addsub0000<8>)
     LUT2:I1->O            1   0.704   0.000  line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut<8> (line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut<8>)
     MUXCY:S->O            4   0.864   0.666  line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8> (line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>)
     LUT3:I1->O            5   0.704   0.808  line_buffer/w_fifo_write_enable1 (line_buffer/w_fifo_write_enable)
     begin scope: 'line_buffer/i_fifo'
     LUT2:I0->O           61   0.704   1.271  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     RAMB16_S1_S1:WEA          1.253          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram
    ----------------------------------------
    Total                     11.071ns (7.205ns logic, 3.866ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_reset/cam_clk'
  Clock period: 1.319ns (frequency: 758.150MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.319ns (Levels of Logic = 0)
  Source:            clock_reset/i_reset_cam/reset1_reg (FF)
  Destination:       clock_reset/i_reset_cam/reset2_reg (FF)
  Source Clock:      clock_reset/cam_clk rising
  Destination Clock: clock_reset/cam_clk rising

  Data Path: clock_reset/i_reset_cam/reset1_reg to clock_reset/i_reset_cam/reset2_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  clock_reset/i_reset_cam/reset1_reg (clock_reset/i_reset_cam/reset1_reg)
     FDC:D                     0.308          clock_reset/i_reset_cam/reset2_reg
    ----------------------------------------
    Total                      1.319ns (0.899ns logic, 0.420ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uart_transaction/uart_io/w_RxClk'
  Clock period: 2.225ns (frequency: 449.438MHz)
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Delay:               2.225ns (Levels of Logic = 1)
  Source:            uart_transaction/uart_io/rxrx_01a/r_rxCount_1 (FF)
  Destination:       uart_transaction/uart_io/rxrx_01a/r_rxCount_0 (FF)
  Source Clock:      uart_transaction/uart_io/w_RxClk rising
  Destination Clock: uart_transaction/uart_io/w_RxClk rising

  Data Path: uart_transaction/uart_io/rxrx_01a/r_rxCount_1 to uart_transaction/uart_io/rxrx_01a/r_rxCount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  uart_transaction/uart_io/rxrx_01a/r_rxCount_1 (uart_transaction/uart_io/rxrx_01a/r_rxCount_1)
     LUT3:I0->O            1   0.704   0.000  uart_transaction/uart_io/rxrx_01a/r_rxCount_mux0000<7>1 (uart_transaction/uart_io/rxrx_01a/r_rxCount_mux0000<7>)
     FDC:D                     0.308          uart_transaction/uart_io/rxrx_01a/r_rxCount_0
    ----------------------------------------
    Total                      2.225ns (1.603ns logic, 0.622ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uart_transaction/uart_io/w_TxClk'
  Clock period: 3.749ns (frequency: 266.738MHz)
  Total number of paths / destination ports: 29 / 11
-------------------------------------------------------------------------
Delay:               3.749ns (Levels of Logic = 3)
  Source:            uart_transaction/uart_io/rxtx_01a/r_shiftReg_8 (FF)
  Destination:       uart_transaction/uart_io/rxtx_01a/r_state (FF)
  Source Clock:      uart_transaction/uart_io/w_TxClk rising
  Destination Clock: uart_transaction/uart_io/w_TxClk rising

  Data Path: uart_transaction/uart_io/rxtx_01a/r_shiftReg_8 to uart_transaction/uart_io/rxtx_01a/r_state
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  uart_transaction/uart_io/rxtx_01a/r_shiftReg_8 (uart_transaction/uart_io/rxtx_01a/r_shiftReg_8)
     LUT4:I0->O            1   0.704   0.000  uart_transaction/uart_io/rxtx_01a/w_state111 (uart_transaction/uart_io/rxtx_01a/w_state111)
     MUXF5:I0->O           1   0.321   0.499  uart_transaction/uart_io/rxtx_01a/w_state11_f5 (uart_transaction/uart_io/rxtx_01a/w_state11)
     LUT4:I1->O            1   0.704   0.000  uart_transaction/uart_io/rxtx_01a/w_state34 (uart_transaction/uart_io/rxtx_01a/w_state)
     FDC:D                     0.308          uart_transaction/uart_io/rxtx_01a/r_state
    ----------------------------------------
    Total                      3.749ns (2.628ns logic, 1.121ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'xipCAM_PCLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            xipCAM_D<7> (PAD)
  Destination:       line_buffer/r_DATA_pre_7 (FF)
  Destination Clock: xipCAM_PCLK rising

  Data Path: xipCAM_D<7> to line_buffer/r_DATA_pre_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  xipCAM_D_7_IBUF (xipCAM_D_7_IBUF)
     FDC:D                     0.308          line_buffer/r_DATA_pre_7
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'xipMCLK'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            xinRESET (PAD)
  Destination:       clock_reset/i_reset_sync/ff1_0 (FF)
  Destination Clock: xipMCLK rising

  Data Path: xinRESET to clock_reset/i_reset_sync/ff1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  xinRESET_IBUF (xinRESET_IBUF)
     FDC:D                     0.308          clock_reset/i_reset_sync/ff1_0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_reset/cam_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            clock_reset/i_reset_cam/reset2_reg (FF)
  Destination:       xonCAM_RESET (PAD)
  Source Clock:      clock_reset/cam_clk rising

  Data Path: clock_reset/i_reset_cam/reset2_reg to xonCAM_RESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  clock_reset/i_reset_cam/reset2_reg (clock_reset/i_reset_cam/reset2_reg)
     OBUF:I->O                 3.272          xonCAM_RESET_OBUF (xonCAM_RESET)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uart_transaction/uart_io/w_TxClk'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              6.230ns (Levels of Logic = 2)
  Source:            uart_transaction/uart_io/rxtx_01a/r_state (FF)
  Destination:       xopTXD (PAD)
  Source Clock:      uart_transaction/uart_io/w_TxClk rising

  Data Path: uart_transaction/uart_io/rxtx_01a/r_state to xopTXD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.591   1.243  uart_transaction/uart_io/rxtx_01a/r_state (uart_transaction/uart_io/rxtx_01a/r_state)
     LUT2:I0->O            1   0.704   0.420  uart_transaction/uart_io/rxtx_01a/txSerialData1 (xopTXD_OBUF)
     OBUF:I->O                 3.272          xopTXD_OBUF (xopTXD)
    ----------------------------------------
    Total                      6.230ns (4.567ns logic, 1.663ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'xipMCLK'
  Total number of paths / destination ports: 337 / 15
-------------------------------------------------------------------------
Offset:              8.832ns (Levels of Logic = 4)
  Source:            debugger/switch_box/sync_sw4/ff2_0 (FF)
  Destination:       xon7Seg1_A (PAD)
  Source Clock:      xipMCLK rising 5.0X

  Data Path: debugger/switch_box/sync_sw4/ff2_0 to xon7Seg1_A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  debugger/switch_box/sync_sw4/ff2_0 (debugger/switch_box/sync_sw4/ff2_0)
     LUT4:I0->O            8   0.704   0.932  debugger/switch_box/pushing1 (debugger/w_sw_pushing)
     LUT3:I0->O            7   0.704   0.883  debugger/w_monitor_out2<3>1 (debugger/w_monitor_out2<3>)
     LUT4:I0->O            1   0.704   0.420  debugger/Mrom_decode_7seg_2_decode_7seg51 (xon7Seg2_F_OBUF)
     OBUF:I->O                 3.272          xon7Seg2_F_OBUF (xon7Seg2_F)
    ----------------------------------------
    Total                      8.832ns (5.975ns logic, 2.857ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.15 secs
 
--> 

Total memory usage is 288600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  100 (   0 filtered)
Number of infos    :   12 (   0 filtered)

