{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624316035558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624316035558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 19:53:55 2021 " "Processing started: Mon Jun 21 19:53:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624316035558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316035558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Circuito -c testando " "Command: quartus_map --read_settings_files=on --write_settings_files=off Circuito -c testando" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316035559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624316036252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624316036252 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "maquina4.v(37) " "Verilog HDL information at maquina4.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "maquina4.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/maquina4.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1624316046793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina4.v 1 1 " "Found 1 design units, including 1 entities, in source file maquina4.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquina4 " "Found entity 1: maquina4" {  } { { "maquina4.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/maquina4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624316046794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046794 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlOutputDisplay.v(335) " "Verilog HDL information at controlOutputDisplay.v(335): always construct contains both blocking and non-blocking assignments" {  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 335 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1624316046798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controloutputdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file controloutputdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlOutputDisplay " "Found entity 1: controlOutputDisplay" {  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624316046798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046798 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "get_val_tot.v(176) " "Verilog HDL information at get_val_tot.v(176): always construct contains both blocking and non-blocking assignments" {  } { { "get_val_tot.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/get_val_tot.v" 176 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1624316046801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_val_tot.v 1 1 " "Found 1 design units, including 1 entities, in source file get_val_tot.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_val_tot " "Found entity 1: get_val_tot" {  } { { "get_val_tot.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/get_val_tot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624316046802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046802 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "get_id.v(29) " "Verilog HDL information at get_id.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "get_id.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/get_id.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1624316046805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_id.v 1 1 " "Found 1 design units, including 1 entities, in source file get_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_id " "Found entity 1: get_id" {  } { { "get_id.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/get_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624316046805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing.v 1 1 " "Found 1 design units, including 1 entities, in source file timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing " "Found entity 1: timing" {  } { { "timing.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/timing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624316046809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_id.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_id " "Found entity 1: comparator_id" {  } { { "comparator_id.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/comparator_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624316046812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincircuit.v 1 1 " "Found 1 design units, including 1 entities, in source file maincircuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainCircuit " "Found entity 1: mainCircuit" {  } { { "mainCircuit.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624316046815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_overall.v 1 1 " "Found 1 design units, including 1 entities, in source file rst_overall.v" { { "Info" "ISGN_ENTITY_NAME" "1 rst_overall " "Found entity 1: rst_overall" {  } { { "rst_overall.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/rst_overall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624316046818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_id.v 1 1 " "Found 1 design units, including 1 entities, in source file add_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_id " "Found entity 1: add_id" {  } { { "add_id.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/add_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624316046822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_next_state.v 1 1 " "Found 1 design units, including 1 entities, in source file get_next_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_next_state " "Found entity 1: get_next_state" {  } { { "get_next_state.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/get_next_state.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624316046825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file button_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_sensor " "Found entity 1: button_sensor" {  } { { "button_sensor.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/button_sensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624316046828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046828 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainCircuit.v(17) " "Verilog HDL Instantiation warning at mainCircuit.v(17): instance has no name" {  } { { "mainCircuit.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1624316046831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainCircuit.v(23) " "Verilog HDL Instantiation warning at mainCircuit.v(23): instance has no name" {  } { { "mainCircuit.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1624316046831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainCircuit.v(27) " "Verilog HDL Instantiation warning at mainCircuit.v(27): instance has no name" {  } { { "mainCircuit.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1624316046832 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainCircuit.v(36) " "Verilog HDL Instantiation warning at mainCircuit.v(36): instance has no name" {  } { { "mainCircuit.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1624316046832 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainCircuit.v(39) " "Verilog HDL Instantiation warning at mainCircuit.v(39): instance has no name" {  } { { "mainCircuit.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1624316046832 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainCircuit.v(43) " "Verilog HDL Instantiation warning at mainCircuit.v(43): instance has no name" {  } { { "mainCircuit.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1624316046832 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainCircuit.v(50) " "Verilog HDL Instantiation warning at mainCircuit.v(50): instance has no name" {  } { { "mainCircuit.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1624316046832 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainCircuit.v(55) " "Verilog HDL Instantiation warning at mainCircuit.v(55): instance has no name" {  } { { "mainCircuit.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1624316046832 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainCircuit.v(58) " "Verilog HDL Instantiation warning at mainCircuit.v(58): instance has no name" {  } { { "mainCircuit.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1624316046832 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainCircuit.v(62) " "Verilog HDL Instantiation warning at mainCircuit.v(62): instance has no name" {  } { { "mainCircuit.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1624316046832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainCircuit " "Elaborating entity \"mainCircuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624316046898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_overall rst_overall:comb_3 " "Elaborating entity \"rst_overall\" for hierarchy \"rst_overall:comb_3\"" {  } { { "mainCircuit.v" "comb_3" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624316046900 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst rst_overall.v(7) " "Verilog HDL Always Construct warning at rst_overall.v(7): inferring latch(es) for variable \"rst\", which holds its previous value in one or more paths through the always construct" {  } { { "rst_overall.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/rst_overall.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624316046901 "|rst_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst rst_overall.v(10) " "Inferred latch for \"rst\" at rst_overall.v(10)" {  } { { "rst_overall.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/rst_overall.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046901 "|rst_overall"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_id add_id:comb_4 " "Elaborating entity \"add_id\" for hierarchy \"add_id:comb_4\"" {  } { { "mainCircuit.v" "comb_4" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624316046901 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "add_id.v(22) " "Verilog HDL Case Statement information at add_id.v(22): all case item expressions in this case statement are onehot" {  } { { "add_id.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/add_id.v" 22 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624316046902 "|mainCircuit|add_id:comb_4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "add_id.v(50) " "Verilog HDL Case Statement information at add_id.v(50): all case item expressions in this case statement are onehot" {  } { { "add_id.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/add_id.v" 50 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624316046902 "|mainCircuit|add_id:comb_4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "add_id.v(20) " "Verilog HDL Case Statement information at add_id.v(20): all case item expressions in this case statement are onehot" {  } { { "add_id.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/add_id.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624316046902 "|mainCircuit|add_id:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_next_state get_next_state:comb_5 " "Elaborating entity \"get_next_state\" for hierarchy \"get_next_state:comb_5\"" {  } { { "mainCircuit.v" "comb_5" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624316046903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina4 maquina4:comb_6 " "Elaborating entity \"maquina4\" for hierarchy \"maquina4:comb_6\"" {  } { { "mainCircuit.v" "comb_6" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624316046905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing timing:comb_7 " "Elaborating entity \"timing\" for hierarchy \"timing:comb_7\"" {  } { { "mainCircuit.v" "comb_7" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624316046907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 timing.v(41) " "Verilog HDL assignment warning at timing.v(41): truncated value with size 32 to match size of target (25)" {  } { { "timing.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/timing.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624316046908 "|timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_sensor button_sensor:comb_8 " "Elaborating entity \"button_sensor\" for hierarchy \"button_sensor:comb_8\"" {  } { { "mainCircuit.v" "comb_8" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624316046908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_id get_id:comb_9 " "Elaborating entity \"get_id\" for hierarchy \"get_id:comb_9\"" {  } { { "mainCircuit.v" "comb_9" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624316046910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_val_tot get_val_tot:comb_10 " "Elaborating entity \"get_val_tot\" for hierarchy \"get_val_tot:comb_10\"" {  } { { "mainCircuit.v" "comb_10" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624316046911 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state get_val_tot.v(189) " "Verilog HDL Always Construct warning at get_val_tot.v(189): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "get_val_tot.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/get_val_tot.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624316046912 "|get_val_tot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_id comparator_id:comb_11 " "Elaborating entity \"comparator_id\" for hierarchy \"comparator_id:comb_11\"" {  } { { "mainCircuit.v" "comb_11" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624316046913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlOutputDisplay controlOutputDisplay:comb_12 " "Elaborating entity \"controlOutputDisplay\" for hierarchy \"controlOutputDisplay:comb_12\"" {  } { { "mainCircuit.v" "comb_12" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/mainCircuit.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624316046915 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "row controlOutputDisplay.v(43) " "Verilog HDL Always Construct warning at controlOutputDisplay.v(43): variable \"row\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624316046916 "|controlOutputDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col controlOutputDisplay.v(43) " "Verilog HDL Always Construct warning at controlOutputDisplay.v(43): variable \"col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624316046916 "|controlOutputDisplay"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val_tot controlOutputDisplay.v(213) " "Verilog HDL Always Construct warning at controlOutputDisplay.v(213): variable \"val_tot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624316046916 "|controlOutputDisplay"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d2 controlOutputDisplay.v(30) " "Verilog HDL Always Construct warning at controlOutputDisplay.v(30): inferring latch(es) for variable \"d2\", which holds its previous value in one or more paths through the always construct" {  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624316046916 "|controlOutputDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 controlOutputDisplay.v(333) " "Verilog HDL assignment warning at controlOutputDisplay.v(333): truncated value with size 32 to match size of target (14)" {  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624316046916 "|controlOutputDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controlOutputDisplay.v(350) " "Verilog HDL assignment warning at controlOutputDisplay.v(350): truncated value with size 32 to match size of target (2)" {  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624316046917 "|controlOutputDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[0\] controlOutputDisplay.v(30) " "Inferred latch for \"d2\[0\]\" at controlOutputDisplay.v(30)" {  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046917 "|controlOutputDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[1\] controlOutputDisplay.v(30) " "Inferred latch for \"d2\[1\]\" at controlOutputDisplay.v(30)" {  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046917 "|controlOutputDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[2\] controlOutputDisplay.v(30) " "Inferred latch for \"d2\[2\]\" at controlOutputDisplay.v(30)" {  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046917 "|controlOutputDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[3\] controlOutputDisplay.v(30) " "Inferred latch for \"d2\[3\]\" at controlOutputDisplay.v(30)" {  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046917 "|controlOutputDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[4\] controlOutputDisplay.v(30) " "Inferred latch for \"d2\[4\]\" at controlOutputDisplay.v(30)" {  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046917 "|controlOutputDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[5\] controlOutputDisplay.v(30) " "Inferred latch for \"d2\[5\]\" at controlOutputDisplay.v(30)" {  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046917 "|controlOutputDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[6\] controlOutputDisplay.v(30) " "Inferred latch for \"d2\[6\]\" at controlOutputDisplay.v(30)" {  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046917 "|controlOutputDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[7\] controlOutputDisplay.v(30) " "Inferred latch for \"d2\[7\]\" at controlOutputDisplay.v(30)" {  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316046917 "|controlOutputDisplay"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlOutputDisplay:comb_12\|d2\[0\] " "Latch controlOutputDisplay:comb_12\|d2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maquina4:comb_6\|state_now\[1\] " "Ports D and ENA on the latch are fed by the same signal maquina4:comb_6\|state_now\[1\]" {  } { { "maquina4.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/maquina4.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624316047244 ""}  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624316047244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlOutputDisplay:comb_12\|d2\[1\] " "Latch controlOutputDisplay:comb_12\|d2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maquina4:comb_6\|WideOr5 " "Ports D and ENA on the latch are fed by the same signal maquina4:comb_6\|WideOr5" {  } { { "maquina4.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/maquina4.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624316047244 ""}  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624316047244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlOutputDisplay:comb_12\|d2\[2\] " "Latch controlOutputDisplay:comb_12\|d2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maquina4:comb_6\|WideOr5 " "Ports D and ENA on the latch are fed by the same signal maquina4:comb_6\|WideOr5" {  } { { "maquina4.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/maquina4.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624316047244 ""}  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624316047244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlOutputDisplay:comb_12\|d2\[3\] " "Latch controlOutputDisplay:comb_12\|d2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maquina4:comb_6\|state_now\[0\] " "Ports D and ENA on the latch are fed by the same signal maquina4:comb_6\|state_now\[0\]" {  } { { "maquina4.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/maquina4.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624316047244 ""}  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624316047244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlOutputDisplay:comb_12\|d2\[4\] " "Latch controlOutputDisplay:comb_12\|d2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maquina4:comb_6\|state_now\[1\] " "Ports D and ENA on the latch are fed by the same signal maquina4:comb_6\|state_now\[1\]" {  } { { "maquina4.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/maquina4.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624316047245 ""}  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624316047245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlOutputDisplay:comb_12\|d2\[5\] " "Latch controlOutputDisplay:comb_12\|d2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maquina4:comb_6\|state_now\[1\] " "Ports D and ENA on the latch are fed by the same signal maquina4:comb_6\|state_now\[1\]" {  } { { "maquina4.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/maquina4.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624316047245 ""}  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624316047245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlOutputDisplay:comb_12\|d2\[6\] " "Latch controlOutputDisplay:comb_12\|d2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maquina4:comb_6\|state_now\[0\] " "Ports D and ENA on the latch are fed by the same signal maquina4:comb_6\|state_now\[0\]" {  } { { "maquina4.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/maquina4.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624316047245 ""}  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624316047245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlOutputDisplay:comb_12\|d2\[7\] " "Latch controlOutputDisplay:comb_12\|d2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maquina4:comb_6\|state_now\[1\] " "Ports D and ENA on the latch are fed by the same signal maquina4:comb_6\|state_now\[1\]" {  } { { "maquina4.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/maquina4.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624316047245 ""}  } { { "controlOutputDisplay.v" "" { Text "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/controlOutputDisplay.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624316047245 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624316047539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "269 " "Implemented 269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624316047549 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624316047549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "246 " "Implemented 246 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624316047549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624316047549 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/output_files/testando.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/PBL3 Circuito/Pbl 3 Circuito/output_files/testando.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316047591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624316047609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 21 19:54:07 2021 " "Processing ended: Mon Jun 21 19:54:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624316047609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624316047609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624316047609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624316047609 ""}
