# Introduction
## Signal
### Analog signal æ¨¡æ‹Ÿä¿¡å·
- è¿ç»­å–å€¼ï¼ˆæ— é™å¯èƒ½å€¼ï¼‰
- may lose quality (hard to fix)
### Digital signal
Finite possible values
- Binary Digital Signal
> Each binary digit is a ==bit==

æ˜“äºæ¢å¤ï¼ŒæŸä¸ªèŒƒå›´è¯†åˆ«ä¸º 0ï¼ŒæŸä¸ªèŒƒå›´è¯†åˆ«ä¸º 1 å³å¯
### A/D Conversion
#### A2D
- æ ¸å¿ƒæ­¥éª¤ï¼š
    1. é‡‡æ ·ï¼ˆSamplingï¼‰ï¼šæŒ‰å›ºå®šæ—¶é—´é—´éš”ï¼ˆé‡‡æ ·ç‡ï¼‰é‡‡é›†æ¨¡æ‹Ÿä¿¡å·çš„å¹…å€¼ï¼Œå°†è¿ç»­æ—¶é—´ä¿¡å·è½¬æ¢ä¸ºç¦»æ•£æ—¶é—´ä¿¡å·
    2. é‡åŒ–ï¼ˆQuantizationï¼‰ï¼šå°†é‡‡æ ·å¾—åˆ°çš„å¹…å€¼æ˜ å°„åˆ°æœ‰é™çš„æ•°å­—å–å€¼ï¼ˆå¦‚ç”¨ â€œ00â€ è¡¨ç¤º 0Vã€â€œ01â€ è¡¨ç¤º 1V ç­‰ï¼‰
- å…³é”®å‚æ•°ï¼š
    - **é‡‡æ ·ç‡ï¼ˆSample Rateï¼‰**ï¼šå•ä½æ—¶é—´å†…çš„é‡‡æ ·æ¬¡æ•°ï¼Œé‡‡æ ·ç‡è¶Šé«˜ï¼Œæ•°å­—ä¿¡å·å¯¹æ¨¡æ‹Ÿä¿¡å·çš„æ—¶é—´ç»´åº¦è¿˜åŸè¶Šç²¾å‡†
    - **åˆ†è¾¨ç‡ï¼ˆResolutionï¼‰**ï¼šé‡åŒ–æ—¶å¯è¡¨ç¤ºçš„å¹…å€¼ç­‰çº§æ•°é‡ï¼Œç”±äºŒè¿›åˆ¶ä½æ•°å†³å®šï¼ˆå¦‚ 2 ä½äºŒè¿›åˆ¶å¯è¡¨ç¤º 4 ä¸ªç­‰çº§ï¼Œ8 ä½å¯è¡¨ç¤º 256 ä¸ªç­‰çº§ï¼‰ã€‚åˆ†è¾¨ç‡è¶Šé«˜ï¼Œæ•°å­—ä¿¡å·å¯¹æ¨¡æ‹Ÿä¿¡å·çš„å¹…å€¼è¿˜åŸè¶Šç»†è…»
#### D2A
ç¦»æ•£çš„æ•°å­—ä¿¡å·è½¬æ¢å›è¿ç»­çš„æ¨¡æ‹Ÿä¿¡å·çš„è¿‡ç¨‹

- Typical Digital System
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250919195059502.png)

## äºŒè¿›åˆ¶
### äºŒè¿›åˆ¶è½¬åè¿›åˆ¶
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250920164108241.png)
### åè¿›åˆ¶è½¬äºŒè¿›åˆ¶
#### æ•´æ•°
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250920164154274.png)
ä»ä¸‹å¾€ä¸Š
#### å°æ•°
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250920164355999.png)
åå¤ä¹˜äºŒï¼Œå–æ•´æ•°éƒ¨åˆ†ï¼Œä»ä¸Šå¾€ä¸‹

### äºŒè¿›åˆ¶/å…­è¿›åˆ¶/å…«è¿›åˆ¶
äºŒè¿›åˆ¶ä¸åå…­è¿›åˆ¶å¯é€šè¿‡å››ä½ä¸€ç»„å¿«é€Ÿè½¬åŒ–

|                                                                                                     | Example                                                                                             |
| :-------------------------------------------------------------------------------------------------- | :-------------------------------------------------------------------------------------------------- |
| ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250920164801940.png) | ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250920165002238.png) |
### è´Ÿæ•°
ä¸‰ç§æ–¹å¼è¡¨ç¤º
#### Sign and magnitude
S&M
**MSB**(most significant bit) ä»£è¡¨ç¬¦å·
0 ä»£è¡¨æ­£ï¼Œ1 ä»£è¡¨è´Ÿ
> 1100->-4
#### 1 's complement code
**Negation** ç¿»è½¬æ‰€æœ‰ä½æ•°
> 1100->0011->-3
#### 2's complement code
1. Negation
2. plus 1
> 1100->0011->0100->-4

è®¡ç®—æœºä¸­signed numbers ä»¥ 2's complement å½¢å¼å‚¨å­˜
#### Sign Extension
repeat sign bit w/o changing the value
- 1011 = ==1111==1011
- 0101 = ==0000==0101

### è®¡ç®—
æœ‰**overflow** éœ€è¦åŠ ä¸Šcarryï¼Œå¦åˆ™ä¸åŠ 
æ£€æŸ¥æ–¹æ³•ï¼š
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250920230942319.png)

# Basic Logic Gates
## æ™¶ä½“ç®¡ (Transistor)
æœ¬è´¨ï¼šç”µå­å¼€å…³ Electronic switch
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250920231413268.png)
ä¸Šå›¾çš„ Voltage: Low ä¸€èˆ¬å®šä¹‰ä¸º 0ï¼ˆæ¥åœ°ï¼‰High ä¸€èˆ¬ä¸ºé 0

## CMOS æ™¶ä½“ç®¡
å…¨ç§°: Complementary Metal-Oxide-Semiconductor
![fa160c3ab374e4f9869fae547a82a4ce.jpg](https://raw.githubusercontent.com/wycyll/obsidian-images/master/fa160c3ab374e4f9869fae547a82a4ce.jpg)
- **nMOS æ™¶ä½“ç®¡**ï¼šå½“æ …æï¼ˆGateï¼‰æ–½åŠ é«˜ç”µå¹³ï¼ˆ1ï¼‰æ—¶ï¼Œæºæï¼ˆSourceï¼‰å’Œæ¼æï¼ˆDrainï¼‰ä¹‹é—´å½¢æˆå¯¼ç”µé€šé“ï¼Œæ™¶ä½“ç®¡å¯¼é€šï¼›ä½ç”µå¹³ï¼ˆ0ï¼‰æ—¶æˆªæ­¢
- **pMOS æ™¶ä½“ç®¡**ï¼šä¸ nMOS ç›¸åï¼Œæ …ææ–½åŠ ä½ç”µå¹³ï¼ˆ0ï¼‰æ—¶å¯¼é€šï¼Œé«˜ç”µå¹³ï¼ˆ1ï¼‰æ—¶æˆªæ­¢

## Truth Table
- å·¦ä¾§åˆ—ï¼šåˆ—å‡ºæ‰€æœ‰è¾“å…¥å˜é‡çš„**å…¨éƒ¨å¯èƒ½ç»„åˆ**ï¼Œè‹¥æœ‰ N ä¸ªè¾“å…¥ï¼Œç»„åˆæ•°é‡ä¸º $2^N$ï¼ˆå¦‚ 2 ä¸ªè¾“å…¥æœ‰ 4 ç§ç»„åˆï¼Œ3 ä¸ªè¾“å…¥æœ‰ 8 ç§ç»„åˆï¼‰
- å³ä¾§åˆ—ï¼šå¯¹åº”æ¯ç§è¾“å…¥ç»„åˆçš„è¾“å‡ºç»“æœ

|                                                                                                     |                                                                                                         |
| :-------------------------------------------------------------------------------------------------- | :------------------------------------------------------------------------------------------------------ |
| ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250920232650100.png) | ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250920232843378.png)<br> |
## Three Basic Logic Gates
ä»æ•ˆç‡ï¼ˆåŠŸè€—ä¸é€Ÿåº¦ï¼‰è§’åº¦åˆ†æï¼ŒnMOS ä¸ pMOS å¿…é¡»é‡‡ç”¨ â€œä¸²è” - å¹¶è”äº’è¡¥ç»“æ„â€ï¼ˆå¦‚ nMOS ä¸²è”ã€pMOS å¹¶è”ï¼Œæˆ–åä¹‹ï¼‰
![0c389e9ce6829a1ba3a087907c415177.jpg](https://raw.githubusercontent.com/wycyll/obsidian-images/master/0c389e9ce6829a1ba3a087907c415177.jpg)

> z: Connecting point between p&mMOS
### AND Logic
- é€»è¾‘å®šä¹‰ï¼šä»…å½“**æ‰€æœ‰è¾“å…¥å‡ä¸º 1**æ—¶ï¼Œè¾“å‡ºæ‰ä¸º 1ï¼›å¦åˆ™è¾“å‡ºä¸º 0
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250920232407136.png)
![b70ec8fd5554899fb1f573333f65766a.jpg](https://raw.githubusercontent.com/wycyll/obsidian-images/master/b70ec8fd5554899fb1f573333f65766a.jpg)

### OR Logic
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250921003531885.png)

### NOT Logic
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250921003821707.png)

### ä¼˜å…ˆçº§
F = a AND NOT ( b OR NOT (c) )
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250921004101172.png) 

=  aÂ·( b + c' )'
**éè¿ç®—ï¼ˆNOTï¼‰ > ä¸è¿ç®—ï¼ˆANDï¼‰ > æˆ–è¿ç®—ï¼ˆORï¼‰**

## Other Gates
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250923011925557.png)

==XOR åœ¨ä¸¤ä¸ªè¾“å…¥æ—¶å¯ç”¨æ¥å¯¹æ¯”æ˜¯å¦ç›¸ç­‰==
- åœ¨ CMOS å·¥è‰ºä¸­ï¼Œä¸é—¨ï¼ˆANDï¼‰æ˜¯é€šè¿‡ â€œä¸éé—¨ï¼ˆNANDï¼‰åŠ éé—¨ï¼ˆNOTï¼‰â€ å®ç°çš„
- æˆ–é—¨ï¼ˆORï¼‰æ˜¯é€šè¿‡ â€œæˆ–éé—¨ï¼ˆNORï¼‰åŠ éé—¨ï¼ˆNOTï¼‰â€ å®ç°çš„
- å› æ­¤ï¼Œä¸éé—¨ï¼ˆNANDï¼‰å’Œæˆ–éé—¨ï¼ˆNORï¼‰åœ¨ CMOS ç”µè·¯ä¸­æ›´å¸¸è¢«ç›´æ¥åˆ¶é€ 

# Boolean Algebra & Optimization
## Terminology
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250923113041283.png)

æ³¨æ„ï¼šæ²¡æœ‰ Sum termï¼Œå¿…é¡»è¦åƒa+b è¿™ç§æ‰æ˜¯sum termã€‚è¦æ˜¯literal çš„å’Œ
Sum-of-products å¯ä»¥ç®€å†™ä¸ºSOP
Product of sum å¯ç®€å†™ä¸º POS

## Basic Theorem
1. Theorem 1
- (a)Â $x + 0 = x$Â Â 
- (b)Â $x \cdot 0 = 0$

2. Theorem 2
- (a)Â $x + x' = 1$Â 
- (b)Â $x \cdot x' = 0$Â 

3. Theorem 3
- (a)Â $x + x = x$Â Â Â Â Â Â 
- (b)Â $x \cdot x = x$

4. Theorem 4
- (a)Â $x + 1 = 1$
- (b)Â $x \cdot 1 = x$

5. Involution
- $(x')' = x$

6. Commutative
- (a)Â $x + y = y + x$Â Â 
- (b) $xy = yx$

7. Associative
- (a)Â $x + (y + z) = (x + y) + z$
- (b)Â $x(yz) = (xy)z$

8. Distributive
- (a)Â $x(y + z) = xy + xz$Â 
- (b) $x + yz = (x+y)(x+z)$ 
#proof å¯¹å³è¾¹Â $(x + y)(x + z)$Â è¿›è¡Œ**å±•å¼€**ï¼Œåˆ©ç”¨é€»è¾‘è¿ç®—çš„åŸºæœ¬å®šå¾‹ï¼ˆå¦‚åˆ†é…å¾‹ã€å¹‚ç­‰å¾‹ã€å¸æ”¶å¾‹ï¼‰ç®€åŒ–ï¼Œçœ‹æ˜¯å¦èƒ½å¾—åˆ°å·¦è¾¹Â $x + yz$ã€‚
1. å±•å¼€å³è¾¹ï¼š $(x + y)(x + z) = xÂ·x + xÂ·z + yÂ·x + yÂ·z$
    
2. åˆ©ç”¨**å¹‚ç­‰å¾‹**ï¼ˆ$xÂ·x = x$ï¼‰ç®€åŒ–ï¼š $= x + xz + xy + yz$
    
3. åˆ©ç”¨**å¸æ”¶å¾‹**ï¼ˆ$x + xz = x(1 + z) = xÂ·1 = x$ï¼Œå› ä¸ºÂ $1 + z = 1$ï¼‰ï¼ŒåŒç†Â $x + xy = x$ï¼š $= x + yz$

 9.Absorption
- (a)Â $x + xy = x$Â 
- (b)Â $x(x + y) = x$
#proof $x\cdot{(x+y)}=x\cdot x+x\cdot y=1\cdot x+xy=x(1+y)=1\cdot x=x$

10. Theorem 5
- (a)Â $xy + xy' = x$Â Â Â Â Â Â 
#proof $x(y+y')$ 
- (b)Â $(x + y)(x + y') = x$
#proof æå–å…¬å› å¼ $x+$ : $x+yy'=x$

 11.ğŸ¦‹Theorem 6
- (a)Â $x + x'y = x + y$Â Â Â Â Â Â Â 
#proof $(x+x')(x+y)=1\cdot(x+y)=x+y$
- (b)Â $x(x' + y) = xy$

å¯ç±»æ¯” **+** ä¸º Union å¹¶é›†ã€‚ç±»æ¯” **Â·** ä¸º Intersect äº¤é›†ã€‚

### DeMorgan's Law
- (a) $(x+y)'=x'y'$
- (b) $(xy)'=x'+y'$
> **Exercise**
> ![5ef65baa07f3c6b311ea2e16e0a9bd2b.jpg](https://raw.githubusercontent.com/wycyll/obsidian-images/master/5ef65baa07f3c6b311ea2e16e0a9bd2b.jpg)

### XOR Properties
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250923153409435.png)
XOR å¯è§†ä¸ºæ¯”è¾ƒä¸¤ä¸ªæ•°ï¼Œç›¸åŒå– 0ï¼Œä¸åŒå– 1
> $x\oplus y=x'y+xy'$

$x\odot y=x'y'+xy=(x\oplus y)'$ #XNOR
## Minterm & Maxterm
### æœ€å°é¡¹ï¼ˆMintermï¼‰
- å®šä¹‰ï¼š**n ä¸ªå˜é‡çš„"ANDè¿ç®—ï¼ˆä¹˜ç§¯ï¼‰"é¡¹**ï¼Œå…¶ä¸­**æ¯ä¸ªå˜é‡æ°å¥½å‡ºç°ä¸€æ¬¡**ï¼ˆè¦ä¹ˆåŸå½¢å¼ aï¼Œè¦ä¹ˆåå½¢å¼ a'ï¼Œä½† a å’Œ a'ä¸åŒæ—¶å‡ºç°ï¼‰
- ç¬¦å·ï¼šç”¨Â $m_i$Â è¡¨ç¤ºï¼ˆiÂ æ˜¯ç¼–å·ï¼‰
### æœ€å¤§é¡¹ï¼ˆMaxtermï¼‰
- å®šä¹‰ï¼š**n ä¸ªå˜é‡çš„"ORè¿ç®—ï¼ˆå’Œï¼‰"é¡¹**ï¼Œå…¶ä¸­**æ¯ä¸ªå˜é‡æ°å¥½å‡ºç°ä¸€æ¬¡**
- ç¬¦å·ï¼šç”¨Â $M_i$Â è¡¨ç¤º
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250923160154506.png)
> æœ€å°é¡¹ / æœ€å¤§é¡¹çš„ç¼–å·Â iï¼Œæ˜¯ â€œå˜é‡å–å€¼ç»„åˆâ€ çš„**åè¿›åˆ¶ç­‰æ•ˆå€¼**

### å†™Minterm å½¢å¼
#### Method 1
æ ¹æ® logic equation ä¾æ¬¡ä»£å…¥ï¼Œå†™å‡º truth table
ä» truth table é‡Œæ‰¾å‡ºä¸º 1 çš„ input ç»„åˆï¼Œå†™æˆ minterm çš„å½¢å¼
> ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250929202311496.png)
> sum of minterms

#### Method 2
æ­¥éª¤ï¼šä¹˜ä¸Š A+A'ï¼Œç›´åˆ°å‡ºç°æ‰€æœ‰å˜é‡ï¼Œä¹‹åå†™æˆ minterm ä¹‹å’Œï¼Œå†å»æ‰é‡å¤çš„ã€‚
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251001221841693.png)

### Relationship
-  $m_{i}'=M_{i}$
> e.g.: $m_{0}=x'y'z'$; $m_{0}'=(x'y'z')'=x+y+z=M_{0}$
> if all the terms are indexed by 0-7,
> F= $\sum m(1.2.4.7)=\prod M(0.3.5.6)$


# Logic Optimization
## Criteria
How to define a "better" circuit?

| æŒ‡æ ‡                | å®šä¹‰                         | ä¼°ç®—è§„åˆ™                                                                       |
| ----------------- | -------------------------- | -------------------------------------------------------------------------- |
| **å»¶è¿Ÿï¼ˆDelayï¼‰**     | è¾“å…¥ä¿¡å·å˜åŒ–åˆ°è¾“å‡ºç¨³å®šçš„æ—¶é—´ï¼Œå†³å®šç”µè·¯ â€œè¿è¡Œé€Ÿåº¦â€ | æ¯ä¸ª gate å»¶è¿Ÿ = 1 gate-delayï¼ˆå¿½ç•¥ invertersï¼‰å¯»æ‰¾ ==critical pathï¼ˆç»è¿‡ gate æ•°é‡æœ€å¤§çš„ï¼‰== |
| **å°ºå¯¸ï¼ˆSize/Areaï¼‰** | ç”µè·¯å ç”¨çš„ç‰©ç†èµ„æºï¼Œå¯¹åº”å®ç°æˆæœ¬           | æ¯ä¸ªé—¨==è¾“å…¥==éœ€ 2 ä¸ªæ™¶ä½“ç®¡                                                          |
| **åŠŸè€—ï¼ˆPowerï¼‰**     | CMOS ç”µè·¯ï¼Œä¸å¼€å…³é¢‘ç‡ã€ç”µå‹ç›¸å…³         | åŠ¨æ€åŠŸè€—å…¬å¼ï¼š$P = k \cdot C V^2 f$ï¼ˆk ä¸ºå¸¸æ•°ï¼ŒC ä¸ºç”µå®¹ï¼ŒV ä¸ºç”µå‹ï¼Œf ä¸ºé¢‘ç‡ï¼‰                      |

## Boolean algebraic optimization
- ï¼ˆalgebraic methodsï¼‰
æ ¸å¿ƒæ˜¯åˆ©ç”¨å¸ƒå°”ä»£æ•°å®šå¾‹ï¼Œå‡å°‘é¡¹æ•°å’Œliteralsï¼Œä»è€Œå‡å°‘ gateæ•°é‡ã€‚

> e.g. **Two-level size optimization** using algebraic methods
> ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250930133314898.png)
> åŸè¡¨è¾¾å¼ 4 ä¸ªé¡¹ã€12 ä¸ªæ–‡å­—â†’åŒ–ç®€å 2 ä¸ªé¡¹ã€4 ä¸ªæ–‡å­—ï¼›
> å¯¹åº”æ™¶ä½“ç®¡ä» 24 ä¸ªâ†’8 ä¸ªï¼Œå»¶è¿Ÿå§‹ç»ˆä¸º 2 çº§ï¼ˆANDâ†’ORï¼‰

> e.g. **Multi-level optimization**
> Sacrifices delay for smaller size
> ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250930133716632.png)

#æ•ˆæœ 
- ä¸»è¦ä¼˜åŒ–ç›®æ ‡ï¼š**Size**ï¼ˆå‡å°‘è¾“å…¥æ•°/æ™¶ä½“ç®¡æ•°é‡ï¼‰
- å¦‚æœè¡¨è¾¾å¼æ°å¥½åŒ–ç®€æˆæ›´å°‘çš„å±‚æ¬¡ï¼Œä¹Ÿå¯èƒ½é¡ºå¸¦å‡å° Delay
## Two-level size optimization
- å½¢å¼ï¼šSum of Products (AND-OR æˆ–è€… OR-AND) â†’ æ€»æ˜¯ **ä¸¤çº§ç”µè·¯**
- Delayï¼š**å›ºå®š** 2 gate-delays
#æ•ˆæœ 
- ç›®æ ‡ï¼šå‡å°‘é—¨è¾“å…¥æ•° â†’ ä¼˜åŒ– **Size**
- å¸¸ç”¨å·¥å…·ï¼š
    
    - å¸ƒå°”ä»£æ•°ï¼ˆæ‰‹å·¥ï¼‰
        
    - K-mapï¼šé€‚åˆ â‰¤ 5â€“6 ä¸ªå˜é‡
        
    - Quineâ€“McCluskeyï¼šç³»ç»ŸåŒ–ç®—æ³•

### K-map
#æ•ˆæœ å¾—åˆ°æœ€ç®€ SOP
1. å½¢çŠ¶ï¼šä»…å…è®¸çŸ©å½¢æˆ–æ­£æ–¹å½¢ï¼ˆä¸å…è®¸ L å½¢ï¼‰
2. æ•°é‡ï¼šæ¯ç»„åŒ…å«Â $2^N$Â ä¸ª â€œ1â€ï¼ˆN=0,1,2...ï¼Œå¦‚ 1ã€2ã€4ã€8 ä¸ªï¼‰
3. èŒƒå›´ï¼šå°½é‡è¦†ç›–æ›´å¤š â€œ1â€ï¼ˆå‡å°‘é¡¹æ•°ï¼‰ï¼Œä¸”æ‰€æœ‰ â€œ1â€ å¿…é¡»è¢«è¦†ç›–
4. è¾¹ç¼˜ç¯ç»•ï¼šK-map çš„å·¦å³è¾¹ç¼˜ã€ä¸Šä¸‹è¾¹ç¼˜è§†ä¸ºç›¸é‚»
5. 5 ä¸ªå˜é‡ï¼šæŠŠ Eï¼ˆç¬¬äº”ä¸ªå˜é‡ï¼‰æ§åˆ¶ä¸å˜ï¼Œå†™ä¸¤ä¸ª equationï¼Œåœ¨å‰é¢åˆ†åˆ«ä¹˜ä¸Š E å’Œ E'

![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251001212057686.png)

> e.g.![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251001212019178.png)

#### Prime Implicants (PI)
- Definition
		Implicant: a product term
		PI: a group that cannot be entirely contained by another implicant
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251001214152276.png)

#### Essential PI
1. æ ¹æ®â€œ1â€æ‰¾ã€‚åªèƒ½è¢«ä¸€ä¸ª PI cover çš„ 1 ä½¿å¾—è¿™ä¸ª PI æˆä¸º essential PI
2. éšåæŠŠè¿™ä¸ª essential PI å†™åˆ° equation é‡Œé¢
3. å‰©ä¸‹çš„æ²¡è¢« essential PI conver çš„ 1 ç”¨ non-essential PI æ¥è¦†ç›–ï¼ˆä¸éœ€è¦ç”¨å…¨éƒ¨çš„ non-essential PIï¼‰
![4af6e4021d1c25c65dbba8ea4e77d87a.jpg](https://raw.githubusercontent.com/wycyll/obsidian-images/master/4af6e4021d1c25c65dbba8ea4e77d87a.jpg)

ğŸ¾è¡¥å……ï¼š
æ­¤å¤„å…ˆæ±‚ F'å† inverse æ±‚ Fï¼ŒåŒ–ç®€å‡ºæ¥çš„è¡¨è¾¾å¼ input æ›´å°‘ï¼ˆsize æ›´å°ï¼‰ï¼Œdelay ä¸€æ ·
> é¢˜ç›®å†™ simplest way æ‰éœ€è¦è¿™æ ·è€ƒè™‘ F'
### Don't Care
- å®šä¹‰ï¼š
æŸäº›è¾“å…¥ç»„åˆ â€œä¸å¯èƒ½å‡ºç°â€ï¼ˆå¦‚åè¿›åˆ¶è®¡æ•°å™¨çš„ 10~15ï¼‰ï¼Œå…¶è¾“å‡ºå¯è§†ä¸º â€œä»»æ„å€¼ï¼ˆ0 æˆ– 1ï¼‰â€ï¼Œæ ‡æ³¨ä¸º Xã€‚
- ä½œç”¨ï¼š
X æ ¹æ® â€œåˆ†ç»„éœ€æ±‚â€ çµæ´»è§†ä¸º 1 æˆ– 0ã€‚è‹¥è§†ä¸º 1 èƒ½åˆå¹¶æ›´å¤š 1ï¼Œå°±å½“ 1 ç”¨ï¼Œä»è€Œå‡å°‘é¡¹æ•°ã€‚
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20250930104705837.png)
## Multi-level optimization
We donâ€™t always need the speed of two level logic. Multiple levels may yield fewer gate
- å…è®¸å¤šäºä¸¤çº§çš„é€»è¾‘ï¼Œé€šè¿‡å› å¼åˆ†è§£ï¼ˆæå–å…¬å› å¼ï¼‰å‡å°‘æ–‡å­—æ•°
#æ•ˆæœ 
- ç›®æ ‡ï¼šè¿›ä¸€æ­¥å‡å° **Size**
- ä»£ä»·ï¼š**Delay å¢åŠ **
> å¹¶ä¸æ€»æ˜¯éœ€è¦ä¸¤çº§é€»è¾‘çš„é€Ÿåº¦â€”â€”multi-levelå¯èƒ½æœ‰æ›´å°‘çš„é—¨
> ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251001205053750.png)
## Critical Path
- å®šä¹‰ï¼šç”µè·¯é‡Œä»è¾“å…¥åˆ°è¾“å‡ºçš„æœ€é•¿å»¶æ—¶è·¯å¾„
- ä¼˜åŒ–æ€è·¯ï¼š
    
    - å¦‚æœç›®æ ‡æ˜¯é€Ÿåº¦ï¼ˆå‡å°‘ Delayï¼‰ï¼Œè¦ç¼©çŸ­ critical path
        
    - å¯¹éå…³é”®è·¯å¾„ï¼Œå¯ä»¥multi-levelï¼Œé™ä½ Size
        
#æ•ˆæœ ç»¼åˆè€ƒè™‘ delay ä¸ size/power trade-off çš„æ¦‚å¿µ(==both==)
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251001210134889.png)

### Power Optimization
> éšç€èŠ¯ç‰‡ä¸Šçš„æ™¶ä½“ç®¡æ•°é‡è¶Šæ¥è¶Šå¤šï¼ŒåŠŸè€—çš„ â€œé™ä½é€Ÿåº¦â€ è·Ÿä¸ä¸ŠèŠ¯ç‰‡ â€œå°ºå¯¸ç¼©å°çš„é€Ÿåº¦â€ã€‚è¿™ä¼šå¯¼è‡´ä¸€ä¸ªç›´æ¥é—®é¢˜ï¼šæ•£çƒ­å˜å¾—å›°éš¾ï¼ˆèŠ¯ç‰‡å‘çƒ­å¢å¤šï¼Œå†·å´éš¾åº¦å¤§å¹…æå‡ï¼‰ã€‚

- CMOS æŠ€æœ¯ä¸­çš„ â€œåŠ¨æ€åŠŸè€—â€
> åœ¨ CMOS èŠ¯ç‰‡é‡Œï¼Œå¯¼çº¿ä» 0 ç”µå¹³åˆ‡æ¢åˆ° 1 ç”µå¹³çš„è¿‡ç¨‹ä¼šæ¶ˆè€—èƒ½é‡ï¼Œè¿™ç§åŠŸè€—è¢«ç§°ä¸ºÂ dynamic powerã€‚

åŠ¨æ€åŠŸè€—çš„è®¡ç®—å…¬å¼ä¸ºï¼š$P = k \times C \times V^2 \times f$
- kï¼šå¸¸æ•°ï¼›
- Cï¼šå¯¼çº¿çš„ç”µå®¹ï¼ˆç”µå®¹è¶Šå¤§ï¼Œå¯¼çº¿å­˜å‚¨çš„ç”µè·è¶Šå¤šï¼Œåˆ‡æ¢æ—¶è€—èƒ½è¶Šå¤šï¼‰ï¼›
- Vï¼šç”µå‹ï¼ˆç”µå‹è¶Šé«˜ï¼Œç”µå¹³åˆ‡æ¢çš„èƒ½é‡å˜åŒ–è¶Šå¤§ï¼Œè€—ç”µè¶Šå¤šï¼‰ï¼›
- fï¼šåˆ‡æ¢é¢‘ç‡ï¼ˆå•ä½æ—¶é—´å†…åˆ‡æ¢æ¬¡æ•°è¶Šå¤šï¼Œæ€»åŠŸè€—è¶Šé«˜ï¼‰ã€‚

æ–¹æ³•
 1. é™ä½ç”µå‹ï¼šä½†ä¼šå¯¼è‡´èŠ¯ç‰‡è¿è¡Œå˜æ…¢ï¼Œä¸”ç”µå‹å­˜åœ¨ â€œä¸‹é™â€ï¼ˆè¿‡ä½åˆ™èŠ¯ç‰‡æ— æ³•æ­£å¸¸å·¥ä½œï¼‰ã€‚
2. Use low-power gates
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251001222958316.png)

# Combination Circuit
## Definition
| å¯¹æ¯”ç»´åº¦  | ç»„åˆé€»è¾‘ç”µè·¯ï¼ˆCombinational Circuitï¼‰ | æ—¶åºé€»è¾‘ç”µè·¯ï¼ˆSequential Circuitï¼‰ |
| ----- | ----------------------------- | -------------------------- |
| è¾“å‡ºä¾èµ–  | ä»…ä¾èµ–ã€Œå½“å‰æ—¶åˆ»çš„è¾“å…¥ç»„åˆã€ï¼Œä¸å†å²çŠ¶æ€æ— å…³        | ä¾èµ–ã€Œå½“å‰è¾“å…¥ + ç”µè·¯å†å²çŠ¶æ€ã€ï¼ˆæœ‰è®°å¿†ï¼‰     |
| ç”µè·¯ç»“æ„  | æ— åé¦ˆå›è·¯ï¼Œæ— è®°å¿†å•å…ƒï¼ˆå¦‚è§¦å‘å™¨ï¼‰             | æœ‰åé¦ˆå›è·¯ï¼ˆè¾“å‡ºå›è¿è¾“å…¥ï¼‰ï¼Œå«è®°å¿†å•å…ƒ        |
| åŠŸèƒ½å¤æ‚åº¦ | å®ç°åŸºç¡€é€»è¾‘ï¼ˆå¦‚åŠ æ³•ã€é€‰æ‹©ã€ç¼–ç ï¼‰ï¼Œåˆ†æç®€å•        | å®ç°å¤æ‚åŠŸèƒ½ï¼ˆå¦‚è®¡æ•°ã€å­˜å‚¨ï¼‰ï¼Œåˆ†æéš¾åº¦é«˜       |
| å…¸å‹ä¾‹å­  | Adderã€MUXã€Encoder/Decoder     | è®¡æ•°å™¨ã€å¯„å­˜å™¨ã€å­˜å‚¨å™¨                |
## æµç¨‹
1. Step 1ï¼šæ•è·åŠŸèƒ½ï¼ˆCapture the Functionï¼‰
	- ç›®æ ‡ï¼šæŠŠ â€œå®é™…éœ€æ±‚â€ è½¬åŒ–ä¸ºæ•°å­—é€»è¾‘è¯­è¨€ï¼ˆçœŸå€¼è¡¨æˆ–é€»è¾‘æ–¹ç¨‹ï¼‰ã€‚
	- é€‰æ‹©åŸåˆ™ï¼š
	    - è¾“å…¥å˜é‡å°‘ï¼ˆå¦‚â‰¤4 ä¸ªï¼‰ï¼šç”¨çœŸå€¼è¡¨ï¼ˆç›´è§‚ï¼Œä¸æ˜“é”™ï¼‰
	    - è¾“å…¥å˜é‡å¤šï¼ˆå¦‚â‰¥5 ä¸ªï¼‰ï¼šç”¨é€»è¾‘æ–¹ç¨‹
2. Step 2ï¼šè½¬æ¢ä¸ºæ–¹ç¨‹å¹¶åŒ–ç®€ï¼ˆConvert to Equationsï¼‰
	- æ ¸å¿ƒï¼šä»çœŸå€¼è¡¨ / éœ€æ±‚æ¨å¯¼å‡ºé€»è¾‘æ–¹ç¨‹ï¼Œå†ç”¨ â€œå¸ƒå°”ä»£æ•°â€ æˆ– â€œå¡è¯ºå›¾ï¼ˆK-mapï¼‰â€ åŒ–ç®€ï¼Œå‡å°‘é€»è¾‘é—¨æ•°é‡ï¼ˆä¼˜åŒ– Sizeï¼‰å’Œå»¶è¿Ÿï¼ˆä¼˜åŒ– Delayï¼‰ã€‚
3. Step 3ï¼šå®ç°ä¸ºé€»è¾‘ç”µè·¯ï¼ˆImplement as a Logic Circuitï¼‰
	- ç›®æ ‡ï¼šå°†åŒ–ç®€åçš„é€»è¾‘æ–¹ç¨‹ï¼Œç”¨ â€œä¸é—¨ã€æˆ–é—¨ã€å¼‚æˆ–é—¨â€ ç­‰åŸºç¡€é—¨ç”µè·¯è¿æ¥å®ç°ã€‚
	- å…³é”®æŠ€å·§ï¼šå¯å¤ç”¨é—¨ç”µè·¯ï¼ˆå¦‚å¤šä¸ªè¾“å‡ºå…±äº«ä¸€ä¸ªä¸é—¨ï¼‰ï¼Œè¿›ä¸€æ­¥ä¼˜åŒ–ç”µè·¯è§„æ¨¡ã€‚
> ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017011043509.png)

## Combinational Building Blocks
### Multiplexor (MUX)
- æ ¸å¿ƒåŠŸèƒ½ï¼šæ ¹æ®ã€Œé€‰æ‹©ä¿¡å·ã€ä» N ä¸ªæ•°æ®è¾“å…¥ä¸­é€‰ 1 ä¸ªè¾“å‡ºã€‚
- æ ‡è®°ï¼š*2 to 1* or *2 by 1* or *2 x 1* mux
- å…³é”®å‚æ•°ï¼š
    - æ•°æ®è¾“å…¥æ•° N â†’ é€‰æ‹©ä¿¡å·ä½æ•° kï¼Œæ»¡è¶³Â $k = \log_2 N$ï¼ˆå¦‚ 2 è¾“å…¥â†’1 ä½é€‰æ‹©ä½ï¼Œ4 è¾“å…¥â†’2 ä½é€‰æ‹©ä½ï¼‰
    - æ‰©å±•ï¼šå¯ç»„æˆ â€œN ä½ MUXâ€ï¼ˆå¦‚ 4 ä½ 2 é€‰ 1 MUXï¼Œç”¨ 4 ä¸ª 2 é€‰ 1 MUX å…±äº« 1 ä¸ªé€‰æ‹©ä½ï¼ŒåŒæ—¶å¤„ç† 4 ä½æ•°æ®
#### Internal Design
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017123715227.png)
- è¿˜å¯æœ‰ Bus ä»£æ›¿ inputï¼ˆå‡ ä¸ª bit åˆæˆä¸€ä¸ª busï¼‰ #bus
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017124316374.png)

### Half Adder
- æ ¸å¿ƒåŠŸèƒ½ï¼šå®ç°ã€Œ2 ä¸ª 1 ä½äºŒè¿›åˆ¶æ•°çš„åŠ æ³•ã€
- è¾“å…¥ / è¾“å‡ºï¼š
    - è¾“å…¥ï¼šåŠ æ•° Aã€è¢«åŠ æ•° Bï¼›
    - è¾“å‡ºï¼šæœ¬ä½å’Œ Sumï¼ˆAâŠ•Bï¼‰ã€å‘é«˜ä½è¿›ä½ Carryï¼ˆABï¼‰ï¼›
- ç”µè·¯ï¼š1 ä¸ªå¼‚æˆ–é—¨ï¼ˆç®— Sumï¼‰+1 ä¸ªä¸é—¨ï¼ˆç®— Carryï¼‰

|                                                                                                     |                                                                                                     |
| :-------------------------------------------------------------------------------------------------- | :-------------------------------------------------------------------------------------------------- |
| ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017124916901.png) | ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017124850458.png) |

### Full Adder
- æ ¸å¿ƒåŠŸèƒ½ï¼šå®ç°ã€Œ3 ä¸ª 1 ä½äºŒè¿›åˆ¶æ•°çš„åŠ æ³•ã€
- åŒ–ç®€ï¼š$\text{Sum} = \text{A'B'C} + \text{A'BC'} + \text{AB'C'} + \text{ABC}= \text{A'}(\text{B'C} + \text{BC'}) + \text{A}(\text{B'C'} + \text{BC})$ 
	ä»¤ $\text{D} = \text{B} \oplus \text{C}$ï¼Œåˆ™å¼å­å˜ä¸ºï¼š$\text{Sum} = \text{A'D} + \text{AD'}$
	è€Œ $\text{A'D} + \text{AD'}$ ä¹Ÿæ˜¯**å¼‚æˆ–è¿ç®—**ï¼ˆ$\text{A} \oplus \text{D}$ï¼‰ã€‚
    å°† $\text{D} = \text{B} \oplus \text{C}$ ä»£å›ï¼Œæœ€ç»ˆå¾—ï¼š$\text{Sum} = \text{A} \oplus \text{B} \oplus \text{C}$
    $\text{Carry} = \text{A'BC} + \text{AB'C} + \text{ABC'} + \text{ABC}= (\text{A} \oplus \text{B})\text{C} + \text{AB}$
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017125705444.png)
åŒ–ç®€åå˜æˆä¸¤ä¸ª Half Adder å’Œä¸€ä¸ª OR gate

### Carry-Ripple Adder
- æ ¸å¿ƒåŠŸèƒ½ï¼šå®ç°ã€Œå¤šä½äºŒè¿›åˆ¶æ•°åŠ æ³•ã€
- åŸç†ï¼šå°†å¤šä¸ªå…¨åŠ å™¨ â€œä¸²è”â€ï¼Œå‰ä¸€ä¸ªå…¨åŠ å™¨çš„ â€œè¿›ä½è¾“å‡ºâ€ ä½œä¸ºåä¸€ä¸ªçš„ â€œè¿›ä½è¾“å…¥â€ï¼ˆè¿›ä½åƒæ³¢æµªä¸€æ ·ä¼ é€’ï¼Œæ•…ç§° â€œè¡Œæ³¢â€ï¼‰
- ç‰¹ç‚¹ï¼šç”µè·¯ç®€å•ï¼Œä½†å»¶è¿Ÿç”± â€œè¿›ä½è·¯å¾„â€ å†³å®šï¼ˆ4 ä½åŠ æ³•å™¨éœ€ 4 ä¸ªå…¨åŠ å™¨å»¶è¿Ÿï¼‰
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017131956805.png)

### Two's Complement Adder/Subtractor
XOR Gate è‡ªå¸¦æ£€æŸ¥ overflow
#### Subtractor
åˆ«åï¼šLookahead Adder
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017143455603.png)
##### 4-Bit 2's Complement Subtractor
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017144216168.png)
> C0 è¡¥çš„æ˜¯ 1ï¼ˆæ ¹æ® 2's complement è§„åˆ™ï¼‰
#### Adder
> ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017144625824.png)

| å¯¹æ¯”é¡¹   | Carry-ripple Adder | è¡¥ç åŠ æ³•å™¨        | è¡¥ç å‡æ³•å™¨                 |
| ----- | ------------------ | ------------ | --------------------- |
| è¿ç®—å¯¹è±¡  | æ— ç¬¦å·æ•° / ç®€å•äºŒè¿›åˆ¶æ•°      | æœ‰ç¬¦å·æ•°çš„è¡¥ç       | æœ‰ç¬¦å·æ•°çš„è¡¥ç ï¼ˆå‡æ³•è½¬åŠ æ³•ï¼‰        |
| å‡æ³•æ”¯æŒ  | ä¸ç›´æ¥æ”¯æŒï¼ˆéœ€é¢å¤–é€»è¾‘ï¼‰       | ä¸ç›´æ¥æ”¯æŒï¼ˆåªåšåŠ æ³•ï¼‰  | æ”¯æŒï¼ˆé€šè¿‡ â€œå–å + åŠ  1â€ è½¬åŠ æ³•ï¼‰ |
| æœ€ä½ä½è¾“å…¥ | é€šå¸¸ä¸º 0              | 0            | 1                     |
| å–åé€»è¾‘  | æ—                   | æ—             | å¯¹å‡æ•°Â BÂ æ¯ä¸€ä½å–å           |
| æº¢å‡ºæ£€æµ‹  | ä¸€èˆ¬ä¸å†…ç½®ï¼ˆéœ€é¢å¤–æ‰©å±•ï¼‰       | å†…ç½®ï¼ˆæ£€æµ‹è¡¥ç åŠ æ³•æº¢å‡ºï¼‰ | å†…ç½®ï¼ˆåŒè¡¥ç åŠ æ³•ï¼Œå› æœ¬è´¨æ˜¯åŠ æ³•ï¼‰      |

### Arithmetic-Logic Unit (ALU)
- å®šä¹‰ï¼šALUæ˜¯ä¸€ç§ç¡¬ä»¶ç»„ä»¶ï¼Œèƒ½æ ¹æ®æ§åˆ¶è¾“å…¥ï¼Œæ‰§è¡Œå¤šç§ç®—æœ¯è¿ç®— (add, subtract, increment, etc.) å’Œå¤šç§é€»è¾‘è¿ç®— (AND, OR, etc.)
- åœ°ä½ï¼šKey component in computerï¼Œæ‰€æœ‰æ•°æ®çš„ç®—æœ¯ / é€»è¾‘è¿ç®—éƒ½ç”± ALU å®Œæˆã€‚
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017161554585.png)

### Encoder
- æ ¸å¿ƒåŠŸèƒ½ï¼šå°† â€œå¤šä¸ªç‹¬ç«‹è¾“å…¥ä¿¡å·â€ ç¼–ç ä¸º â€œäºŒè¿›åˆ¶ä»£ç â€
- åº”ç”¨ï¼šé”®ç›˜ç¼–ç ï¼ˆæ¯ä¸ªæŒ‰é”®å¯¹åº” 1 ä¸ªè¾“å…¥ï¼Œç¼–ç ä¸ºäºŒè¿›åˆ¶ç é€ CPUï¼‰
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017161824328.png)

### Decoder
- æ ¸å¿ƒåŠŸèƒ½ï¼šä¸ç¼–ç å™¨ â€œåå‘â€ï¼Œå°† â€œäºŒè¿›åˆ¶ä»£ç â€ è§£ç ä¸º â€œå”¯ä¸€çš„è¾“å‡ºä¿¡å·â€ï¼ˆå¦‚ 3 ä½è¾“å…¥â†’8 ä¸ªè¾“å‡º *3 by 8 decoder*ï¼‰
- è§„åˆ™ï¼š1 ç»„è¾“å…¥ä»£ç ï¼Œä»… 1 ä¸ªè¾“å‡ºæœ‰æ•ˆ
> one-hot: è¾“å‡ºåªæœ‰ä¸€ä¸ª 1, ä¸ä¹‹ç›¸å¯¹ one-cold è¾“å‡ºåªæœ‰ä¸€ä¸ª 0
- åº”ç”¨ï¼šæ•°ç ç®¡æ˜¾ç¤ºï¼ˆäºŒè¿›åˆ¶ç è§£ç ä¸º â€œå“ªæ®µç¯ç®¡äº®â€ çš„ä¿¡å·ï¼‰
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017163746470.png)
> $e$ æ˜¯ enable signal
> å½“æ˜¯ 1 çš„æ—¶å€™å®Œæˆæ­£å¸¸åŠŸèƒ½ï¼Œæ˜¯ 0 çš„æ—¶å€™ block
- Minterm Generator: è¾“å‡ºçš„éƒ½æ˜¯ minterm
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017164439314.png)

### Buffer
- Somewhat like a NOT gate without complementing the binary value 
- Amplify the driving capability of a signal 
	æ•°å­—ä¿¡å·ç»è¿‡é•¿å¯¼çº¿ä¼ è¾“ä¼šè¡°å‡ï¼Œbuffer å¯ä»¥æŠŠä¿¡å·æ¢å¤åˆ°åŸæ¥çš„å€¼ï¼Œæ¯”å¦‚æŠŠ 0.9 æ¢å¤åˆ° 1ï¼Œä½†æ˜¯è¡°å‡éœ€è¦åœ¨ä¸€å®šèŒƒå›´å†…å¦åˆ™ä¼šè¢«é”™è¯¯è¯†åˆ«
- Insert delay 
- Protect input from output
	å¦‚æœè¢«ç”µå‡»äº†ï¼Œbuffer ä¼šåä½†æ˜¯å…¶ä»–ä¸ä¼š
- éœ€è¦ä¾›ç”µ
#### Tri-state Buffer
C å¯èƒ½æœ‰ä¸‰ç§å€¼ï¼š0ï¼Œ1ï¼ŒZ
- Z ä¸º high impedenceï¼Œæ²¡æœ‰ç”µå‹ï¼Œå¯èƒ½æ˜¾ç¤ºä¸º 0
input ä¸èƒ½ä¸º Zï¼Œä½†æ˜¯ output å¯ä»¥
floating input å¸¦æ¥ uncertaintyï¼Œå¾ˆå±é™©

| Buffer                                                                                              | Tri-state Buffer                                                                                    |
| :-------------------------------------------------------------------------------------------------- | :-------------------------------------------------------------------------------------------------- |
| ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017164959047.png) | ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017165016461.png) |
- ä¸‰ç§ Tri-state Buffers
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017170823464.png)
	ç¬¬äºŒç§ï¼šTri-state inverter è¾“å‡º invert
	ç¬¬ä¸‰ç§ï¼šControl signal invert

> e.g. åŒå‘ I/O å£ï¼ˆå¦‚å•ç‰‡æœºçš„æ€»çº¿ï¼Œæ—¢å¯ä»¥è¾“å…¥åˆå¯ä»¥è¾“å‡ºï¼Œé ä¸‰æ€ç¼“å†²å™¨åˆ‡æ¢ï¼‰
> ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017165823707.png)

#### Application
![59903e4deaa416c1e3d5fa9617e68fb1.jpg](https://raw.githubusercontent.com/wycyll/obsidian-images/master/59903e4deaa416c1e3d5fa9617e68fb1.jpg)
- åœ¨ä¸€ä¸ªæ—¶åˆ»åªæœ‰ä¸€ä½ slave èƒ½å’Œ master å¯¹è¯ï¼Œé€šè¿‡ decoder æ¥æ§åˆ¶
- å›¾ä¸Šåªç»è¿‡ä¸€ä¸ª bufferï¼Œå¯ä»¥è¢« MUX ä»£æ›¿ï¼Œä½† MUX ç‰¹åˆ«å¤§æ—¶å»¶è¿Ÿç‰¹åˆ«å¤§

# Latches and Flip Flops
## Sequential Circuit
- Combinational circuit with *feedbacks*
- Decisive factor: 
	- Present inputs
	- Past input sequence 
	- Past outputs sequence
### Timing Concepts
- è¾“å…¥ - è¾“å‡ºä¼ æ’­å»¶è¿Ÿï¼ˆ*input-output propagation delay*ï¼‰ï¼šè¾“å…¥ä¿¡å·å˜åŒ–åï¼Œè¾“å‡ºä¿¡å·ç›¸åº”å˜åŒ–çš„å»¶è¿Ÿæ—¶é—´ï¼ˆç”±é€»è¾‘é—¨ã€å¯¼çº¿çš„å»¶è¿Ÿå†³å®šï¼‰ã€‚
- clockï¼šä¸ºæ—¶åºç”µè·¯æä¾› â€œåŒæ­¥èŠ‚æ‹â€ï¼Œè®©ç”µè·¯å„éƒ¨åˆ†åœ¨ç‰¹å®šæ—¶é—´ï¼ˆå¦‚æ—¶é’Ÿä¸Šå‡æ²¿ / ä¸‹é™æ²¿ï¼‰æ›´æ–°çŠ¶æ€ï¼ˆå¦‚è§¦å‘å™¨ã€å¯„å­˜å™¨çš„å·¥ä½œä¾èµ–æ—¶é’Ÿï¼‰ã€‚
- Other timing issues
> å¦‚ â€œå»ºç«‹æ—¶é—´ï¼ˆSetup Timeï¼Œè¾“å…¥éœ€åœ¨æ—¶é’Ÿæ²¿å‰ä¿æŒç¨³å®šçš„æ—¶é—´ï¼‰â€â€œä¿æŒæ—¶é—´ï¼ˆHold Timeï¼Œè¾“å…¥éœ€åœ¨æ—¶é’Ÿæ²¿åä¿æŒç¨³å®šçš„æ—¶é—´ï¼‰â€ç­‰ï¼Œè¿™äº›æ˜¯ä¿è¯æ—¶åºç”µè·¯æ­£ç¡®å·¥ä½œçš„çº¦æŸ

- Asynchronous: Control signal that **not** depend on clk signal
control signal æ˜¯ bossï¼Œæ§åˆ¶å˜åŒ–
> * Latch, ç»™ FF åŠ çš„ Clear ç­‰ç­‰ [[Course/270/Lecture Notes#Asynchronous Control Input|Lecture Notes]]

- Synchronous: Control signal that depend on clk signal
> * FFï¼Œç»™ FF åŠ çš„ Synchronous Clear ç­‰ç­‰ [[Course/270/Lecture Notes#Synchronous Control Input]]
### Representation
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018002158050.png)

### Clock Signal
> A typical control input
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018145952493.png)
1. æ—¶é’Ÿä¿¡å·çš„ä½œç”¨
æ—¶é’Ÿæ˜¯å‘¨æœŸæ€§è„‰å†²åºåˆ—ï¼ˆPeriodic pulse trainï¼‰ï¼Œç”¨äºåŒæ­¥æ—¶åºç”µè·¯çš„è¡Œä¸ºã€‚

2. æ—¶é’Ÿæ³¢å½¢çš„å…³é”®å…ƒç´ 
	- Rising edgesï¼šä¿¡å·ä»ä½ç”µå¹³è·³å˜åˆ°é«˜ç”µå¹³çš„ç¬é—´ï¼›
	- Falling edgesï¼šä¿¡å·ä»é«˜ç”µå¹³è·³å˜åˆ°ä½ç”µå¹³çš„ç¬é—´ï¼›
	- Duty cycleï¼šé«˜ç”µå¹³æŒç»­æ—¶é—´å æ•´ä¸ªå‘¨æœŸçš„ç™¾åˆ†æ¯”ï¼ˆå›¾ä¸­ä¸º 50%ï¼‰

3. æ—¶é’Ÿçš„æ ¸å¿ƒå‚æ•°
	- Clock periodï¼ˆæ—¶é’Ÿå‘¨æœŸï¼‰ï¼šè„‰å†²ä¹‹é—´çš„æ—¶é—´é—´éš”ï¼ˆå³ â€œä¸€æ¬¡å®Œæ•´å¾ªç¯çš„æ—¶é—´â€ï¼‰
	- Clock cycleï¼ˆæ—¶é’Ÿå‘¨æœŸ / å¾ªç¯ï¼‰ï¼šä¸ â€œClock periodâ€ åŒä¹‰ï¼ŒæŒ‡ä¸€æ¬¡ â€œé«˜ç”µå¹³â†’ä½ç”µå¹³â†’é«˜ç”µå¹³â€ çš„å®Œæ•´æ—¶é—´é—´éš”
	- Clock frequencyï¼šå‘¨æœŸçš„å€’æ•°
## Latch
### First Attempt
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017231229642.png)
> å°è¯•1ï¼šå°†è¾“å‡ºè¿å›è¾“å…¥

### SR Latch
-  ç»“æ„ï¼šè¾“å…¥ä¸ºÂ `Sï¼ˆSetï¼‰`Â å’ŒÂ `Rï¼ˆResetï¼‰`ï¼Œè¾“å‡ºä¸ºÂ `Q`Â å’ŒÂ `Q'`ï¼ˆäº’è¡¥ï¼‰ã€‚
- å·¥ä½œé€»è¾‘ï¼ˆNOR é—¨å®ç°ï¼Œé«˜ç”µå¹³æœ‰æ•ˆï¼‰
    - `S=1ï¼ŒR=0` (Set)ï¼šQ=1ï¼Œå³ä½¿ S å˜å› 0ï¼ŒQ ä»ä¿æŒ 1ï¼ˆè®°å¿†ï¼‰
    - `S=0ï¼ŒR=1` (Reset)ï¼šQ=0ï¼Œå³ä½¿ R å˜å› 0ï¼ŒQ ä»ä¿æŒ 0ï¼ˆè®°å¿†ï¼‰
    - `S=0ï¼ŒR=0` (Hold)ï¼šQ ä¿æŒå½“å‰çŠ¶æ€
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017232116906.png)
#### ç¦ç”¨çŠ¶æ€
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251017235530026.png)
åŒæ—¶æŒ‰ä¸‹ Sã€R åï¼ŒQ ä¼šæŒ¯è¡ã€‚ç”±äºé—¨çš„ delay ä»æœ‰å·®å¼‚ï¼Œæœ€åä¼šåœåœ¨ 0 æˆ– 1

#### Alternative Implement of SR Latch
- ç”¨NAND Gate æ¥å®ç°
![a9634af1b9028614f0f8eca3d94c7f37.jpg](https://raw.githubusercontent.com/wycyll/obsidian-images/master/a9634af1b9028614f0f8eca3d94c7f37.jpg)
å›¾ä¸­ä¸¤å¤„è¡¨æ˜ S å’Œ R çš„åŠŸèƒ½æœ‰åè½¬
#### Gated SR Latch
- é—®é¢˜ï¼šæ™®é€š SR é”å­˜å™¨åªè¦ S/R å˜åŒ–å°±å“åº”ï¼Œå®¹æ˜“å—å¹²æ‰°ï¼ˆå¦‚è¾“å…¥æ¯›åˆºï¼‰
- æ”¹è¿›ï¼šå¢åŠ Gï¼ˆGate Controlï¼‰ï¼Œåªæœ‰ G=1 æ—¶ï¼ŒS/R æ‰ç”Ÿæ•ˆï¼›G=0 æ—¶ï¼Œæ— è®º S/R å¦‚ä½•å˜åŒ–ï¼ŒQ ä¿æŒä¸å˜ï¼ˆé”å­˜çŠ¶æ€ï¼‰ã€‚

| G   | S     | R   | $Q^+$ | åŠŸèƒ½           |
| --- | ----- | --- | ----- | ------------ |
| 0   | Xï¼ˆä»»æ„ï¼‰ | X   | Qï¼ˆä¿æŒï¼‰ | Latch Locked |
| 1   | 0     | 0   | Qï¼ˆä¿æŒï¼‰ | Hold State   |
| 1   | 0     | 1   | 0     | Reset State  |
| 1   | 1     | 0   | 1     | Set State    |
| 1   | 1     | 1   | Xï¼ˆç¦ç”¨ï¼‰ | Not Allowed  |
### Gated D Latch
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018143840821.png)
- åŠŸèƒ½ï¼šTransparent Latch å½“ G æ˜¯é«˜ç”µå¹³çš„æ—¶å€™ D è¢« copy åˆ° Q
	- å…ƒä»¶ï¼šD combine S and R into one input
		Inverter é˜²æ­¢ S å’Œ R åŒæ—¶ä¸º 1
	- D=0: Reset 
	- D=1: Set 
	- G=0: Hold
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018145747604.png)

## Flip Flop
### D Flip Flop
> Rising-Edge Triggered D Flip Flop
- åŠŸèƒ½ï¼šå½“ clk å‡ºç° rising edge çš„æ—¶å€™ï¼ŒQ copy D
- Properties: Edge Sensitive
- è¢«æ›´å¹¿æ³›ä½¿ç”¨ï¼Œå› ä¸º register é‡Œæ˜¯ D FF
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018152003456.png)

1. Masterï¼ˆä¸»é”å­˜å™¨ï¼‰ï¼š
    
    1. å½“æ—¶é’ŸCLK=0æ—¶ï¼ŒMasteré€æ˜ï¼ˆG1=1ï¼‰ï¼Œè·Ÿéšè¾“å…¥Dçš„å€¼ï¼ˆP = Dï¼‰ã€‚
        
    2. å½“æ—¶é’ŸCLKä»0â†’1ï¼ˆä¸Šå‡æ²¿ï¼‰ï¼ŒMasteré”å­˜ï¼ˆG1=0ï¼‰ï¼Œä¿å­˜ä¸Šå‡æ²¿ç¬é—´çš„Då€¼ã€‚
        
2. Slaveï¼ˆä»é”å­˜å™¨ï¼‰ï¼š
    
    1. å½“æ—¶é’ŸCLK=0æ—¶ï¼ŒSlaveé”å­˜ï¼ˆG2=0ï¼‰ï¼Œä¿æŒä¹‹å‰çŠ¶æ€ï¼ˆQ = Q2ï¼‰ã€‚
        
    2. å½“æ—¶é’ŸCLK=1æ—¶ï¼ŒSlaveé€æ˜ï¼ˆG2=1ï¼‰ï¼Œå°†Masteré”å­˜çš„å€¼ï¼ˆPï¼‰ä¼ é€’åˆ°è¾“å‡ºQï¼ˆQ = Pï¼‰ã€‚
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018151950510.png)

![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018152211228.png)
#### Application 1
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018160444506.png)
å½“ä¸€ä¸ªæ—¶é’Ÿä¸Šå‡æ²¿åˆ°æ¥æ—¶ï¼š

1. D1è¯»å–Yï¼ŒD2è¯»å–Q1ï¼ŒD3è¯»å–Q2ï¼ŒD4è¯»å–Q3ã€‚
    
2. å®ƒä»¬åŒæ—¶æ›´æ–°å„è‡ªçš„è¾“å‡ºã€‚
    
3. åˆ°ä¸‹ä¸€ä¸ªæ—¶é’Ÿä¸Šå‡æ²¿åˆ°æ¥ä¹‹å‰ï¼ŒQ1, Q2, Q3, Q4 çš„å€¼éƒ½ä¿æŒä¸å˜ã€‚

#### Application 2
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018160559872.png)

### J-K Flip Flop
> Rising Edge-triggered J-K Flip Flop
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018160655333.png)
- è¡Œä¸º
    
    - `J=0, K=0`: ä¿æŒ (Hold)ã€‚`Q`çš„å€¼ä¸å˜
        
    - `J=0, K=1`: å¤ä½ (Reset/Clear)ã€‚`Q` å¼ºåˆ¶å˜ä¸º `0`
        
    - `J=1, K=0`: ç½®ä½ (Set)ã€‚`Q`å¼ºåˆ¶å˜ä¸º `1`ã€‚
        
    - `J=1, K=1`: ç¿»è½¬ (Toggle)ã€‚`Q`çš„å€¼ç¿»è½¬

## T Flip Flop
> Rising Edge-triggered T Flip Flop
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018161138550.png)
- è¡Œä¸º:
    - å¦‚æœ `T=1`ï¼ˆtoggleï¼‰ï¼Œæ—¶é’Ÿæ²¿åˆ°æ¥åï¼Œè¾“å‡º `Q` ä¼šç¿»è½¬
        
    - å¦‚æœ `T=0`ï¼ˆholdï¼‰ï¼Œæ—¶é’Ÿæ²¿åˆ°æ¥åï¼Œè¾“å‡º `Q` ä¿æŒä¸å˜
        
- ä¸»è¦ç”¨é€”:
    - äºŒè¿›åˆ¶è®¡æ•°å™¨: å°†Tè¾“å…¥ç«¯å›ºå®šä¸ºé«˜ç”µå¹³ï¼ˆT=1ï¼‰ï¼Œæ¯ä¸ªæ—¶é’Ÿå‘¨æœŸ`Q`éƒ½ä¼šç¿»è½¬ä¸€æ¬¡ï¼Œå®ç°äº†å¯¹æ—¶é’Ÿè„‰å†²çš„è®¡æ•°ã€‚
        
    - åˆ†é¢‘å™¨: ä¸€ä¸ªTè§¦å‘å™¨ï¼ˆT=1ï¼‰çš„è¾“å‡ºé¢‘ç‡æ˜¯è¾“å…¥æ—¶é’Ÿé¢‘ç‡çš„ä¸€åŠã€‚

##  Asynchronous Control Input
Set å’Œ Clear ä¸¤ä¸ª control signal æ‰§è¡ŒåŠŸèƒ½æ—¶ä¸ç”¨è€ƒè™‘ D å’Œ clk^1

|                                                                                                     |                                                                                                                                                    |
| :-------------------------------------------------------------------------------------------------- | :------------------------------------------------------------------------------------------------------------------------------------------------- |
| ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018165523776.png) | ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018165627313.png)<br>Set å’Œ Clear ä¸Šæ–¹çš„æ¨ªæ ä»¥åŠ bubble è¡¨ç¤ºï¼šå½“ä¸º 0 æ—¶ï¼Œæ‰§è¡Œæ­£å¸¸åŠŸèƒ½ |
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018170430575.png)

##  Synchronous Control Input
Sync_clear éœ€è¦åœ¨æœ‰ rising-edge å¹¶ä¸”è‡ªå·± active çš„æ—¶å€™æ‰èƒ½ clear

|                                                                                                         |                                                                                                         |
| :------------------------------------------------------------------------------------------------------ | :------------------------------------------------------------------------------------------------------ |
| ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018170444428.png)<br> | ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018170521188.png)<br> |

## å¯¹æ¯”
| å¯¹æ¯”ç»´åº¦  | é”å­˜å™¨ï¼ˆLatchï¼‰                         | è§¦å‘å™¨ï¼ˆFlip-Flopï¼‰                    |
| ----- | ---------------------------------- | --------------------------------- |
| è§¦å‘æ–¹å¼  | level sensitive                    | edge sensitive                    |
| åŒæ­¥æ€§   | *asynchronous* to the clock signal | *synchronous* to the clock signal |
| æŠ—å¹²æ‰°èƒ½åŠ› | å¼±ï¼ˆæœ‰æ•ˆç”µå¹³æœŸé—´ï¼Œè¾“å…¥æ¯›åˆºä¼šå¯¼è‡´è¾“å‡ºè¯¯å˜ï¼‰              | å¼ºï¼ˆä»…è¾¹æ²¿é‡‡æ ·ï¼Œæ¯›åˆºä¸å½±å“ï¼‰                    |
| æ ¸å¿ƒé€»è¾‘  | é€æ˜æ¨¡å¼ï¼ˆæœ‰æ•ˆæ—¶è¾“å‡ºè·Ÿéšè¾“å…¥ï¼‰                    | è¾¹æ²¿é‡‡æ ·ï¼ˆä»…ç¬é—´å“åº”ï¼Œå…¶ä»–æ—¶é—´é”å­˜ï¼‰                |
| ç»“æ„å¤æ‚åº¦ | ç®€å•ï¼ˆ1 çº§äº¤å‰è€¦åˆé—¨ï¼Œå¦‚ SR é”å­˜å™¨ï¼‰              | å¤æ‚ï¼ˆ2 çº§ä¸»ä»é”å­˜å™¨ï¼Œå¦‚ D è§¦å‘å™¨ï¼‰              |
| å·¥ç¨‹åº”ç”¨  | å¼‚æ­¥ç”µè·¯ï¼ˆå¦‚æ€»çº¿ç¼“å†²ã€ä½åŠŸè€—è®¾è®¡ï¼‰                  | åŒæ­¥ç”µè·¯ï¼ˆå¦‚ CPU å¯„å­˜å™¨ã€è®¡æ•°å™¨ã€çŠ¶æ€æœºï¼‰           |
| æ§åˆ¶    | é™¤ clk å¤–è¿˜éœ€è¦æ§åˆ¶å…¶ä»–å› ä¸º asynchrnous       | åªéœ€è¦æ§åˆ¶ clk                         |
## Register
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018161742733.png)

> e.g.
> ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018161933559.png)
> - éœ€æ±‚ï¼šä¼ æ„Ÿå™¨è¾“å‡º 5 ä½æ¸©åº¦æ•°æ®ï¼Œæ¯å°æ—¶è®°å½•ä¸€æ¬¡ï¼Œæ˜¾ç¤º â€œ2 å°æ—¶å‰ã€1 å°æ—¶å‰ã€å½“å‰â€ ä¸‰ä¸ªæ¸©åº¦ï¼›
> - æ–¹æ¡ˆï¼šç”¨ 3 ä¸ª â€œ5 ä½ registerâ€ï¼ˆæ¯ä¸ªå¯„å­˜å™¨å« 5 ä¸ª D FFï¼‰ï¼Œå…±äº« æ¯å°æ—¶ä¸€æ¬¡çš„ clk
    - æ—¶é’Ÿè§¦å‘æ—¶ï¼Œå½“å‰æ¸©åº¦å­˜å…¥ â€œå½“å‰å¯„å­˜å™¨â€ï¼ŒåŸ â€œå½“å‰å¯„å­˜å™¨â€ æ•°æ®ç§»åˆ° â€œ1 å°æ—¶å‰å¯„å­˜å™¨â€ï¼ŒåŸ â€œ1 å°æ—¶å‰â€ æ•°æ®ç§»åˆ° â€œ2 å°æ—¶å‰å¯„å­˜å™¨â€ï¼›
    - ä¸‰ä¸ªå¯„å­˜å™¨çš„è¾“å‡ºåˆ†åˆ«æ¥ä¸‰ä¸ªæ˜¾ç¤ºå™¨ï¼Œå®ç°å†å²æ¸©åº¦å­˜å‚¨ä¸æ˜¾ç¤ºã€‚

### With  Synchronous Parallel Load
- åŠŸèƒ½ï¼š
	å½“ load ç­‰äº 0ï¼Œæ— è®ºè¾“å…¥ä»€ä¹ˆï¼ŒQ ä¸å˜
	å½“ load ç­‰äº 1ï¼ŒQ è·Ÿéš input å˜åŒ–

| ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251018170829777.png) | ![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251022183655994.png) |
| :-------------------------------------------------------------------------------------------------- | :-------------------------------------------------------------------------------------------------- |

# Verilog HDL
## Module & Port
Verilog æ ¸å¿ƒå•å…ƒæ˜¯Â Moduleï¼Œæ•°å­—ç”µè·¯åŠŸèƒ½å‡å°è£…åœ¨ Module å†…ï¼Œæ¯ä¸ª Module åŒ…å«ä¸‰éƒ¨åˆ†ï¼š
1. Port Declarationï¼šå®šä¹‰æ¨¡å—çš„input, outputï¼Œæ˜¯æ¨¡å—ä¸å¤–éƒ¨äº¤äº’çš„æ¥å£
    - ä¾‹ï¼šåŠåŠ å™¨ï¼ˆHalf Adderï¼‰æ¨¡å—Â `Add_half`Â çš„ç«¯å£ä¸ºÂ `sum`ï¼ˆè¾“å‡ºï¼Œå’Œï¼‰ã€`c_out`ï¼ˆè¾“å‡ºï¼Œè¿›ä½ï¼‰ã€`a`ï¼ˆè¾“å…¥ï¼ŒåŠ æ•° 1ï¼‰ã€`b`ï¼ˆè¾“å…¥ï¼ŒåŠ æ•° 2ï¼‰
2. Internal Signal Declarationï¼šç”¨Â `wire`Â å®šä¹‰æ¨¡å—å†…éƒ¨çš„è¿æ¥ä¿¡å·ï¼ˆå¦‚Â `c_out_bar`ï¼‰ï¼Œ`wire`Â ä»…ç”¨äºä¼ é€’ç»„åˆé€»è¾‘ä¿¡å·ï¼Œä¸èƒ½å­˜å‚¨æ•°æ®ï¼ˆä¸æ˜¯çœŸæ­£çš„ç”µçº¿ï¼‰
3. Logic Implementationï¼šé€šè¿‡ é—¨å®ä¾‹åŒ–ã€assign è¯­å¥ã€always å—ç­‰æ–¹å¼æè¿°ç”µè·¯é€»è¾‘ï¼Œæ‰€æœ‰é€»è¾‘*å¹¶è¡Œ*æ‰§è¡Œï¼ˆé¡ºåºä¸å½±å“ç»“æœï¼‰
### Half Adder (ç”¨ HDL)
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251022230037358.png)

### Full Adder
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251023000334211.png)

```verilog
module Add_full (sum, c_out, a, b, c_in); // Parent Module
input  a, b, c_in; 
output sum, c_out;
wire   w1, w2, w3; // å†…éƒ¨wireï¼šè¿æ¥å­æ¨¡å—çš„ä¸­é—´ä¿¡å·

// child moduleï¼ˆä¸¤ç§æ–¹å¼ï¼‰
Add_half M1 (w1, w2, a, b); // æŒ‰é¡ºåºå…³è”ï¼ˆpositionalï¼‰ï¼šç«¯å£é¡ºåºä¸Add_halfå®šä¹‰ä¸€è‡´
Add_half M2 (.sum(sum), .c_out(w3), .a(w1), .b(c_in)); // æŒ‰åç§°å…³è”ï¼ˆnamedï¼‰ï¼šé¡ºåºæ— å…³
or       (c_out, w2, w3); // primitive instantiation
endmodule
```

### Carry-Ripple Adder
#### Structural Model
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251023001144496.png)
```verilog
// 4bit
module Add_rca_4 (sum, c_out, a, b, c_in);
output [3:0] sum; // 4-bit bus
output       c_out;
input  [3:0] a, b; //  4-bit bus
input        c_in;
wire         c_in2, c_in3, c_in4; //

Add_full M1 (sum[0], c_in2, a[0], b[0], c_in); // æœ€ä½ä½ï¼ˆbit0ï¼‰
Add_full M2 (sum[1], c_in3, a[1], b[1], c_in2); // bit1ï¼Œè¿›ä½c_in2æ¥è‡ªM1
Add_full M3 (sum[2], c_in4, a[2], b[2], c_in3); // bit2
Add_full M4 (sum[3], c_out, a[3], b[3], c_in4); // æœ€é«˜ä½ï¼ˆbit3ï¼‰ï¼Œè¿›ä½c_outè¾“å‡º
endmodule

// 16bit
module Add_rca_16 (sum, c_out, a, b, c_in);
output [15:0] sum;
output        c_out;
input  [15:0] a, b;
input         c_in;
wire          c_in4, c_in8, c_in12;

Add_rca_4 M1 (sum[3:0],  c_in4,  a[3:0],  b[3:0],  c_in); // ç¬¬1ä¸ª4ä½ï¼ˆbit3~0ï¼‰
Add_rca_4 M2 (sum[7:4],  c_in8,  a[7:4],  b[7:4],  c_in4); // ç¬¬2ä¸ª4ä½ï¼ˆbit7~4ï¼‰
Add_rca_4 M3 (sum[11:8], c_in12, a[11:8], b[11:8], c_in8); // ç¬¬3ä¸ª4ä½
Add_rca_4 M4 (sum[15:12],c_out,  a[15:12],b[15:12],c_in12); // ç¬¬4ä¸ª4ä½
endmodule
```

> [3:0]çš„bus ä»£è¡¨ $s_{3}$ æ˜¯ MSB
> [0:3]çš„bus åˆ™ä»£è¡¨ $s_{0}$ æ˜¯ MSB
#### RTL
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251023012347690.png)
### Comparator
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251023001850033.png)
#### Structural Model
å…ˆç”»å‡º Gate-level Schematicï¼Œå†ç›´æ¥ç”¨é€»è¾‘é—¨ï¼ˆ`and`ã€`or`ã€`not`ã€`xnor`ï¼‰å®ä¾‹åŒ–ï¼Œå®Œå…¨æ˜ å°„ç¡¬ä»¶ç”µè·¯
```verilog
module compare_2_str (A_lt_B, A_gt_B, A_eq_B, A0, A1, B0, B1);
input  A0, A1, B0, B1;
output A_lt_B, A_gt_B, A_eq_B;
wire   w1, w2, w3, w4, w5, w6, w7; // å¯ä»¥implicitly declareï¼ˆä¸å†™å‡ºæ¥ï¼‰

//Order does NOT matter
//All gates operate in parallel when inputs change
not  (w6, A1); 
not  (w7, A0); 
xnor (w4, A1, B1); 
xnor (w5, A0, B0); 
and  (A_eq_B, w4, w5); 
and (w1, w6, B1); 
and (w2, w6, w7, B0); 
and (w3, w7, B1, B0); 
or  (A_lt_B, w1, w2, w3); 
nor (A_gt_B, A_lt_B, A_eq_B); 
endmodule
```
- é€‚ç”¨åœºæ™¯ï¼šéœ€ç²¾ç¡®æ§åˆ¶ç¡¬ä»¶ç»“æ„ï¼ˆå¦‚é¢ç§¯ä¼˜åŒ–ï¼‰ï¼Œä½†è®¾è®¡æ•ˆç‡ä½

#### RTL Model
> Register Transfer Level

ç”¨Â `assign`Â è¯­å¥ç›´æ¥æè¿°å¸ƒå°”æ–¹ç¨‹æˆ–æ•°æ®æ“ä½œï¼Œä¸å…³æ³¨å…·ä½“é—¨çº§ç»“æ„
```verilog
// æ–¹å¼1ï¼šç›´æ¥å†™å¸ƒå°”æ–¹ç¨‹
module compare_2 (A_lt_B, A_gt_B, A_eq_B, A1, A0, B1, B0);
input  A1, A0, B1, B0;
output A_lt_B, A_gt_B, A_eq_B;

// continuous assignment statements
// All concurrently excuted
assign A_lt_B = (~A1)&B1 | (~A1)&(~A0)&B0 | (~A0)&B1&B0;
assign A_eq_B = (~A1)&(~A0)&(~B1)&(~B0) | (~A1)&A0&(~B1)&B0 | A1&A0&B1&B0 | A1&(~A0)&B1&(~B0);
assign A_gt_B = A1&(~B1) | A0&(~B1)&(~B0) | A1&A0&(~B0);
endmodule

// æ–¹å¼2ï¼šç”¨æ‹¼æ¥è¿ç®—ç¬¦ï¼ˆConcatenationï¼‰ç®€åŒ–
module compare_2_logic (A_lt_B, A_gt_B, A_eq_B, A1, A0, B1, B0);
input  A1, A0, B1, B0;
output A_lt_B, A_gt_B, A_eq_B;

// {A1,A0}ï¼šå°†A1ï¼ˆé«˜ä½ï¼‰å’ŒA0ï¼ˆä½ä½ï¼‰æ‹¼æ¥æˆ2ä½æ€»çº¿
assign A_lt_B = ({A1, A0} < {B1, B0});
assign A_gt_B = ({A1, A0} > {B1, B0});
assign A_eq_B = ({A1, A0} == {B1, B0});
endmodule
```
- æ ¸å¿ƒï¼š`assign`Â è¯­å¥ç”¨äºç»„åˆé€»è¾‘ï¼Œä¿¡å·ç±»å‹ä¸ºÂ `wire`ï¼›æ‹¼æ¥è¿ç®—ç¬¦Â `{}`Â å¯å°†å¤šä¸ª 1 ä½ä¿¡å·ç»„åˆæˆæ€»çº¿ï¼Œç®€åŒ–ä»£ç 

#### Behavioral Model
ç”¨Â `always`Â å—æè¿°ç®—æ³•æµç¨‹ï¼Œä¸å…³æ³¨ç¡¬ä»¶ç»“æ„å’Œæ•°æ®æµåŠ¨ï¼Œä»…å®šä¹‰ â€œè¾“å…¥â†’è¾“å‡ºâ€ çš„é€»è¾‘å…³ç³»ï¼Œè®¾è®¡æ•ˆç‡æœ€é«˜
```verilog
module compare_2_algo (A_lt_B, A_gt_B, A_eq_B, A, B);
input  [1:0] A, B; // ç›´æ¥å®šä¹‰2ä½æ€»çº¿è¾“å…¥ï¼ˆA=[A1,A0], B=[B1,B0]ï¼‰
output A_lt_B, A_gt_B, A_eq_B;
reg    A_lt_B, A_gt_B, A_eq_B; // alwayså—å†…èµ‹å€¼çš„å˜é‡éœ€å®šä¹‰ä¸ºregç±»å‹

// Sensitivity List
always @(A or B) //A æˆ– B å˜åŒ–çš„æ—¶å€™å°±ä¼šæ‰§è¡Œä¸‹é¢çš„è¯­å¥
begin 
  A_lt_B = 0; // åˆå§‹åŒ–ï¼ˆé¿å…Unwanted Latchï¼‰
  A_gt_B = 0;
  A_eq_B = 0;
  
  if (A == B)      A_eq_B = 1; // A=Bæ—¶ï¼ŒA_eq_Bç½®1
  else if (A > B)  A_gt_B = 1; // A>Bæ—¶ï¼ŒA_gt_Bç½®1
  else             A_lt_B = 1; // å…¶ä½™æƒ…å†µï¼ˆA<Bï¼‰ï¼ŒA_lt_Bç½®1
//beginå’Œendé—´ä¸ºprocedural statement excuted within always
end
//æ‰§è¡Œå®Œååˆ°å¼€å¤´wait ç­‰ä¸‹ä¸€ä¸ªcondition
endmodule
```
- å…³é”®ï¼š`always`Â å—å†…çš„å˜é‡éœ€ä¸ºÂ `reg`Â ç±»å‹ï¼ˆ`reg`Â ä»…è¡¨ç¤º â€œå¯å­˜å‚¨å€¼â€ï¼Œä¸ä¸€å®šæ˜¯å¯„å­˜å™¨ï¼‰ï¼›Sensitive list éœ€åŒ…å«æ‰€æœ‰è§¦å‘ä¿¡å·ï¼Œé¿å…é—æ¼å¯¼è‡´é€»è¾‘é”™è¯¯

Simple Circuit ä¸€èˆ¬ç”¨coding, Complicated Circuit éœ€è¦è®¾è®¡ç”µè·¯
Behavioral level coding style æ˜¯ä¸€ç§downside çš„è‡ªä¸Šå‘ä¸‹çš„è®¾è®¡ high level of abstraction
ä¸ä¼šçŸ¥é“è¿è¡Œé€Ÿåº¦æœ‰å¤šå¿«

### 2-to-1 MUX
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251023181411119.png)

### DFF
```verilog
// Synchronous Resetï¼šä»…åœ¨æ—¶é’Ÿä¸Šå‡æ²¿ç”Ÿæ•ˆ
module D_ff_sync (q, data_in, clk, rst);
input  data_in, clk, rst;
output q;
reg    q;

// æ•æ„Ÿåˆ—è¡¨ï¼šä»…æ—¶é’Ÿä¸Šå‡æ²¿è§¦å‘
always @(posedge clk) begin
  if (rst == 1'b1) q < = 1'b0; // å¤ä½æœ‰æ•ˆï¼ˆrst=1ï¼‰ï¼Œqç½®0ï¼ˆåŒæ­¥äºæ—¶é’Ÿï¼‰
  else             q < = data_in; // å¦åˆ™ï¼Œqé‡‡æ ·data_in
end
endmodule

// Asynchronous Resetï¼šå¤ä½ä¿¡å·æœ‰æ•ˆå³ç”Ÿæ•ˆï¼Œæ— éœ€ç­‰æ—¶é’Ÿ
module D_ff_async (q, data_in, clk, rst);
input  data_in, clk, rst;
output q;
reg    q;

// æ—¶é’Ÿä¸Šå‡æ²¿ æˆ– å¤ä½ä¸Šå‡æ²¿
always @(posedge clk or posedge rst) begin
  if (rst == 1'b1) q <= 1'b0; // å¤ä½æœ‰æ•ˆï¼Œqç›´æ¥ç½®0ï¼ˆæ— éœ€ç­‰æ—¶é’Ÿï¼‰
  else             q <= data_in;
end
endmodule
```
### Register
```verilog
module D_reg4 (Data_in, clock, reset, Data_out);
input  [3:0] Data_in; // 4ä½è¾“å…¥æ•°æ®
input        clock, reset;
output [3:0] Data_out; // 4ä½è¾“å‡ºæ•°æ®
reg    [3:0] Data_out; // å¤šbit regï¼ˆ[3:0]è¡¨ç¤º4ä½ï¼‰

// å¼‚æ­¥å¤ä½ï¼Œæ—¶é’Ÿä¸Šå‡æ²¿è§¦å‘
always @(posedge reset or posedge clock) begin
  if (reset == 1'b1) Data_out <= 4'b0000; // å¤ä½æ—¶ï¼Œ4ä½å‡ç½®0
  else                Data_out <= Data_in; // æ—¶é’Ÿè¾¹æ²¿é‡‡æ ·Data_in
end
endmodule
```

- è§„åˆ™ï¼š`reg`Â ç±»å‹å˜é‡ä»…å½“ â€œèµ‹å€¼åŒæ­¥äºæ—¶é’Ÿè¾¹æ²¿â€ æ—¶ï¼Œæ‰ä¼šè¢«ç»¼åˆæˆÂ **Flip-Flop**ï¼›è‹¥ä»…ç”¨äºç»„åˆé€»è¾‘ï¼ˆå¦‚ always å—å†…æ— æ—¶é’Ÿï¼‰ï¼Œåˆ™å¯èƒ½ç»¼åˆæˆÂ `wire`Â æˆ–é”å­˜å™¨

### Parameterized Module
ç”¨Â `parameter`Â å®šä¹‰å¯é…ç½®å‚æ•°ï¼ˆå¦‚`size`ã€å»¶è¿ŸÂ `delay`ï¼‰ï¼Œå®ä¾‹åŒ–æ—¶å¯é‡å†™å‚æ•°ï¼Œæ— éœ€ä¿®æ”¹æ¨¡å—ä»£ç 
```verilog
// Parameterized Module
module Param_Examp (y_out, a, b);
parameter size = 8, delay = 15; // é»˜è®¤å‚æ•°ï¼š8ä½å®½åº¦ï¼Œ15å•ä½å»¶è¿Ÿ
output [size-1:0] y_out; // è¾“å‡ºå®½åº¦ç”±sizeå†³å®šï¼ˆ8ä½â†’[7:0]ï¼‰
input  [size-1:0] a, b;

wire [size-1:0] #delay y_out = a ~^ b; // wireæœ‰ä¸€å®šå»¶è¿Ÿ æ¨¡ä»¿reality
endmodule

// æ¨¡å—å®ä¾‹åŒ–ï¼šé‡å†™å‚æ•°
module Param_Top;
reg [7:0] b1, c1; // 8ä½è¾“å…¥ï¼ˆé»˜è®¤å‚æ•°ï¼‰
reg [3:0] b2, c2; // 4ä½è¾“å…¥ï¼ˆé‡å†™å‚æ•°ï¼‰
wire [7:0] y1_out;
wire [3:0] y2_out;

// å®ä¾‹1ï¼šä½¿ç”¨é»˜è®¤å‚æ•°ï¼ˆsize=8, delay=15ï¼‰
Param_Examp G1 (y1_out, b1, c1);

// å®ä¾‹2ï¼šé‡å†™å‚æ•°ï¼ˆsize=4, delay=5ï¼‰ï¼ŒæŒ‰å‚æ•°å®šä¹‰é¡ºåºä¼ é€’
Param_Examp #(4, 5) G2 (y2_out, b2, c2);
endmodule
```
![image.png](https://raw.githubusercontent.com/wycyll/obsidian-images/master/20251023185927122.png)

- ä¼˜åŠ¿ï¼šåŒä¸€æ¨¡å—å¯é€‚é…ä¸åŒéœ€æ±‚ï¼ˆå¦‚ 8 ä½ / 4 ä½æ•°æ®å¤„ç†ï¼‰ï¼Œå‡å°‘ä»£ç å†—ä½™

## Testbench
Tester è¾“å…¥åˆ° UUT (Unit Under Test)é‡Œï¼Œå½¢æˆ Testbenchï¼Œtestbench æ—¢æ²¡æœ‰è¾“å…¥ä¹Ÿæ²¡æœ‰è¾“å‡º
```verilog
module Test_Bench;
  parameter half_period = 50;

  wire Q;
  reg  D, clock, reset;

// tester
  D_ff UUT (Q, D, clock, reset);

  initial begin // one shot from top
    #0    clock = 0; D = 0; reset = 1;
    #100  reset = 0;
    #20   D = 1; #150  D = 0; #10    D = 1;
    #20   D = 0; #20    D = 1; #100  D = 0;
  end // time is accumulated

  always #half_period clock = ~clock;

  initial #1000 $stop;
endmodule
```

- æ ¸å¿ƒï¼š
    - `initial`Â å—ï¼šç”¨äºç”Ÿæˆä¸€æ¬¡æ€§æ¿€åŠ±ï¼ˆå¦‚å¤ä½ã€è¾“å…¥æ•°æ®å˜åŒ–ï¼‰ï¼Œä»…æ‰§è¡Œä¸€æ¬¡ï¼›
    - `always`Â å—ï¼šç”¨äºç”Ÿæˆå‘¨æœŸæ€§ä¿¡å·ï¼ˆå¦‚æ—¶é’Ÿï¼‰ï¼Œå¾ªç¯æ‰§è¡Œï¼›
    - `#time`ï¼šè¡¨ç¤ºå»¶è¿Ÿï¼ˆå•ä½ç”±ä»¿çœŸå·¥å…·è®¾å®šï¼Œå¦‚ nsï¼‰ï¼›
    - `$stop`ï¼šä»¿çœŸç»“æŸå‘½ä»¤ã€‚