<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Oct  3 09:51:16 2024" VIVADOVERSION="2021.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="fifo_map" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="External_Ports_S_AXI_ACLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_ACLK"/>
        <CONNECTION INSTANCE="fifo_adapter_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_ARESETN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_S_AXI_ARESETN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_ARESETN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pop" SIGIS="undef" SIGNAME="External_Ports_pop">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_adapter_0" PORT="pop"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clear" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_clear">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_adapter_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="fifo_adapter_0_data_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_adapter_0" PORT="data_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="not_empty" SIGIS="undef" SIGNAME="fifo_adapter_0_not_empty">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_adapter_0" PORT="not_empty"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="count" RIGHT="0" SIGIS="data" SIGNAME="fifo_adapter_0_count">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fifo_adapter_0" PORT="count"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="S_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_awvalid" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_awready" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_wvalid" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_wready" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_bvalid" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_bready" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="S_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_arvalid" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_arready" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_rvalid" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_rready" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_regmap_0" PORT="S_AXI_RREADY"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="fifo_map_S_AXI_ACLK"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_rready"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="3" FULLNAME="/axi_regmap_0" HWVERSION="1.0" INSTANCE="axi_regmap_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_regmap" VLNV="SHREC:SHREC:axi_regmap:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH0" VALUE="16"/>
        <PARAMETER NAME="WIDTH1" VALUE="8"/>
        <PARAMETER NAME="WIDTH2" VALUE="1"/>
        <PARAMETER NAME="WIDTH3" VALUE="32"/>
        <PARAMETER NAME="WIDTH4" VALUE="32"/>
        <PARAMETER NAME="WIDTH5" VALUE="32"/>
        <PARAMETER NAME="WIDTH6" VALUE="32"/>
        <PARAMETER NAME="WIDTH7" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="fifo_map_axi_regmap_0_1"/>
        <PARAMETER NAME="NUM_REGS" VALUE="3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="REG0_OUT" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_REG0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adapter_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="REG0_IN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="REG0_WR" SIGIS="undef" SIGNAME="axi_regmap_0_REG0_WR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adapter_0" PORT="push"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="REG0_RD" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="REG1_OUT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="REG1_IN" RIGHT="0" SIGIS="undef" SIGNAME="fifo_adapter_0_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adapter_0" PORT="count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="REG1_WR" SIGIS="undef"/>
        <PORT DIR="O" NAME="REG1_RD" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="REG2_OUT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="REG2_IN" RIGHT="0" SIGIS="undef" SIGNAME="fifo_adapter_0_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_adapter_0" PORT="full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="REG2_WR" SIGIS="undef"/>
        <PORT DIR="O" NAME="REG2_RD" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="External_Ports_S_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_S_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="axi_regmap_0_S_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fifo_map_imp" PORT="S_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="fifo_map_S_AXI_ACLK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/fifo_adapter_0" HWVERSION="1.0" INSTANCE="fifo_adapter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_adapter" VLNV="xilinx.com:module_ref:fifo_adapter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="fifo_map_fifo_adapter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="axi_regmap_0_REG0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_regmap_0" PORT="REG0_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="fifo_adapter_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="push" SIGIS="undef" SIGNAME="axi_regmap_0_REG0_WR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_regmap_0" PORT="REG0_WR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pop" SIGIS="undef" SIGNAME="External_Ports_pop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pop"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="count" RIGHT="0" SIGIS="undef" SIGNAME="fifo_adapter_0_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_regmap_0" PORT="REG1_IN"/>
            <CONNECTION INSTANCE="External_Ports" PORT="count"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_S_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_clear">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clear"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="not_empty" SIGIS="undef" SIGNAME="fifo_adapter_0_not_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="not_empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef" SIGNAME="fifo_adapter_0_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_regmap_0" PORT="REG2_IN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
