<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="four_bit_alu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="four_bit_alu_arch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="four_bit_alu_arch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="four_bit_alu_arch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="four_bit_alu_arch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_alu_arch.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bit_alu_arch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="four_bit_alu_arch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="four_bit_alu_arch.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="four_bit_alu_arch_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="four_bit_alu_arch_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_alu_arch_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_alu_arch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_alu_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_alu_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="four_bit_alu_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_alu_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/four_bit_alu_arch_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/four_bit_alu_arch_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1759120022" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1759120022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759120423" xil_pn:in_ck="-1910178163909456632" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1759120423">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="four_bit_alu_arch.vhd"/>
      <outfile xil_pn:name="four_bit_alu_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1759120458" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2688121037641103622" xil_pn:start_ts="1759120458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759120458" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6551339928943856776" xil_pn:start_ts="1759120458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759120022" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1245779633772780353" xil_pn:start_ts="1759120022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759120459" xil_pn:in_ck="-1910178163909456632" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1759120458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="four_bit_alu_arch.vhd"/>
      <outfile xil_pn:name="four_bit_alu_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1759120468" xil_pn:in_ck="-1910178163909456632" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8844079104284922386" xil_pn:start_ts="1759120459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="four_bit_alu_tb_beh.prj"/>
      <outfile xil_pn:name="four_bit_alu_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1759120469" xil_pn:in_ck="6241849506380792543" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6391178979568236709" xil_pn:start_ts="1759120468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="four_bit_alu_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1759079980" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1759079980">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759079980" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1565796102545845251" xil_pn:start_ts="1759079980">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759079980" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1245779633772780353" xil_pn:start_ts="1759079980">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759079980" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1759079980">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759079980" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3200392702595217147" xil_pn:start_ts="1759079980">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759079980" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252412973481" xil_pn:start_ts="1759079980">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759079980" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4968461083591915895" xil_pn:start_ts="1759079980">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759119833" xil_pn:in_ck="-2052595679770141688" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4960106211933635396" xil_pn:start_ts="1759119809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="four_bit_alu_arch.lso"/>
      <outfile xil_pn:name="four_bit_alu_arch.ngc"/>
      <outfile xil_pn:name="four_bit_alu_arch.ngr"/>
      <outfile xil_pn:name="four_bit_alu_arch.prj"/>
      <outfile xil_pn:name="four_bit_alu_arch.stx"/>
      <outfile xil_pn:name="four_bit_alu_arch.syr"/>
      <outfile xil_pn:name="four_bit_alu_arch.xst"/>
      <outfile xil_pn:name="four_bit_alu_arch_vhdl.prj"/>
      <outfile xil_pn:name="four_bit_alu_arch_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1759079938" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3684713340427488560" xil_pn:start_ts="1759079938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759079942" xil_pn:in_ck="-2052595679770150434" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="6603495670025540716" xil_pn:start_ts="1759079938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/four_bit_alu_arch_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/four_bit_alu_arch_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
