###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Mon Dec 20 12:51:31 2021
#  Design:            Subsystem
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix Subsystem_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin Product8_out1_2_reg[7]/C 
Endpoint:   Product8_out1_2_reg[7]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.643
  Slack Time                   -4.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                          |       |               |           |       |  Time   |   Time   | 
     |--------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                    |   v   | reset         |           |       |   0.000 |    4.361 | 
     | FE_OFC0_reset/A          |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.361 | 
     | FE_OFC0_reset/Q          |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.834 | 
     | g2619/B                  |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.013 |   0.486 |    4.847 | 
     | g2619/Q                  |   ^   | n_173         | NO2I1HDX1 | 0.157 |   0.643 |    5.004 | 
     | Product8_out1_2_reg[7]/D |   ^   | n_173         | DFRQHDX1  | 0.000 |   0.643 |    5.004 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.361 | 
     | Product8_out1_2_reg[7]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.361 | 
     +----------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin Sum7_out1_reg[6]/C 
Endpoint:   Sum7_out1_reg[6]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.643
  Slack Time                   -4.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset              |   v   | reset         |           |       |   0.000 |    4.361 | 
     | FE_OFC0_reset/A    |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.361 | 
     | FE_OFC0_reset/Q    |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.834 | 
     | g2716/B            |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.014 |   0.487 |    4.848 | 
     | g2716/Q            |   ^   | n_76          | NO2I1HDX1 | 0.157 |   0.643 |    5.004 | 
     | Sum7_out1_reg[6]/D |   ^   | n_76          | DFRQHDX1  | 0.000 |   0.643 |    5.004 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.361 | 
     | Sum7_out1_reg[6]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.361 | 
     +----------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin Product8_out1_2_reg[6]/C 
Endpoint:   Product8_out1_2_reg[6]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.643
  Slack Time                   -4.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                          |       |               |           |       |  Time   |   Time   | 
     |--------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                    |   v   | reset         |           |       |   0.000 |    4.361 | 
     | FE_OFC0_reset/A          |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.361 | 
     | FE_OFC0_reset/Q          |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.834 | 
     | g2649/B                  |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.016 |   0.490 |    4.850 | 
     | g2649/Q                  |   ^   | n_143         | NO2I1HDX1 | 0.154 |   0.643 |    5.004 | 
     | Product8_out1_2_reg[6]/D |   ^   | n_143         | DFRQHDX1  | 0.000 |   0.643 |    5.004 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.361 | 
     | Product8_out1_2_reg[6]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.361 | 
     +----------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin Sum7_out1_reg[7]/C 
Endpoint:   Sum7_out1_reg[7]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.644
  Slack Time                   -4.360
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset              |   v   | reset         |           |       |   0.000 |    4.360 | 
     | FE_OFC0_reset/A    |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.360 | 
     | FE_OFC0_reset/Q    |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.833 | 
     | g2758/B            |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.014 |   0.487 |    4.847 | 
     | g2758/Q            |   ^   | n_34          | NO2I1HDX1 | 0.158 |   0.644 |    5.004 | 
     | Sum7_out1_reg[7]/D |   ^   | n_34          | DFRQHDX1  | 0.000 |   0.644 |    5.004 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.360 | 
     | Sum7_out1_reg[7]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.360 | 
     +----------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin Product8_out1_2_reg[3]/C 
Endpoint:   Product8_out1_2_reg[3]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.646
  Slack Time                   -4.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                          |       |               |           |       |  Time   |   Time   | 
     |--------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                    |   v   | reset         |           |       |   0.000 |    4.358 | 
     | FE_OFC0_reset/A          |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.358 | 
     | FE_OFC0_reset/Q          |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.831 | 
     | g2617/B                  |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.020 |   0.493 |    4.851 | 
     | g2617/Q                  |   ^   | n_175         | NO2I1HDX1 | 0.153 |   0.646 |    5.004 | 
     | Product8_out1_2_reg[3]/D |   ^   | n_175         | DFRQHDX1  | 0.000 |   0.646 |    5.004 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.358 | 
     | Product8_out1_2_reg[3]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.358 | 
     +----------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin Product8_out1_2_reg[8]/C 
Endpoint:   Product8_out1_2_reg[8]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.647
  Slack Time                   -4.357
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                          |       |               |           |       |  Time   |   Time   | 
     |--------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                    |   v   | reset         |           |       |   0.000 |    4.357 | 
     | FE_OFC0_reset/A          |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.357 | 
     | FE_OFC0_reset/Q          |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.830 | 
     | g2724/B                  |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.013 |   0.486 |    4.843 | 
     | g2724/Q                  |   ^   | n_68          | NO2I1HDX1 | 0.161 |   0.647 |    5.004 | 
     | Product8_out1_2_reg[8]/D |   ^   | n_68          | DFRQHDX1  | 0.000 |   0.647 |    5.004 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.357 | 
     | Product8_out1_2_reg[8]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.357 | 
     +----------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin Sum8_out1_reg[2]/C 
Endpoint:   Sum8_out1_reg[2]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.648
  Slack Time                   -4.356
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset              |   v   | reset         |           |       |   0.000 |    4.356 | 
     | FE_OFC0_reset/A    |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.356 | 
     | FE_OFC0_reset/Q    |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.829 | 
     | g2690/B            |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.021 |   0.494 |    4.850 | 
     | g2690/Q            |   ^   | n_102         | NO2I1HDX1 | 0.154 |   0.648 |    5.004 | 
     | Sum8_out1_reg[2]/D |   ^   | n_102         | DFRQHDX1  | 0.000 |   0.648 |    5.004 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.356 | 
     | Sum8_out1_reg[2]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.356 | 
     +----------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin Product8_out1_2_reg[2]/C 
Endpoint:   Product8_out1_2_reg[2]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.650
  Slack Time                   -4.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                          |       |               |           |       |  Time   |   Time   | 
     |--------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                    |   v   | reset         |           |       |   0.000 |    4.354 | 
     | FE_OFC0_reset/A          |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.354 | 
     | FE_OFC0_reset/Q          |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.827 | 
     | g2616/B                  |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.022 |   0.495 |    4.849 | 
     | g2616/Q                  |   ^   | n_176         | NO2I1HDX1 | 0.156 |   0.650 |    5.004 | 
     | Product8_out1_2_reg[2]/D |   ^   | n_176         | DFRQHDX1  | 0.000 |   0.650 |    5.004 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.354 | 
     | Product8_out1_2_reg[2]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.354 | 
     +----------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin Sum7_out1_reg[9]/C 
Endpoint:   Sum7_out1_reg[9]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.652
  Slack Time                   -4.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset              |   v   | reset         |           |       |   0.000 |    4.352 | 
     | FE_OFC0_reset/A    |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.352 | 
     | FE_OFC0_reset/Q    |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.825 | 
     | g2505/B            |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.014 |   0.487 |    4.839 | 
     | g2505/Q            |   ^   | n_287         | NO2I1HDX1 | 0.166 |   0.652 |    5.004 | 
     | Sum7_out1_reg[9]/D |   ^   | n_287         | DFRQHDX1  | 0.000 |   0.652 |    5.004 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.352 | 
     | Sum7_out1_reg[9]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.352 | 
     +----------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin Sum7_out1_reg[8]/C 
Endpoint:   Sum7_out1_reg[8]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.652
  Slack Time                   -4.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset              |   v   | reset         |           |       |   0.000 |    4.352 | 
     | FE_OFC0_reset/A    |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.352 | 
     | FE_OFC0_reset/Q    |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.825 | 
     | g2639/B            |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.014 |   0.487 |    4.839 | 
     | g2639/Q            |   ^   | n_153         | NO2I1HDX1 | 0.166 |   0.652 |    5.004 | 
     | Sum7_out1_reg[8]/D |   ^   | n_153         | DFRQHDX1  | 0.000 |   0.652 |    5.004 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.352 | 
     | Sum7_out1_reg[8]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.352 | 
     +----------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin Product8_out1_2_reg[4]/C 
Endpoint:   Product8_out1_2_reg[4]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.654
  Slack Time                   -4.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                          |       |               |           |       |  Time   |   Time   | 
     |--------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                    |   v   | reset         |           |       |   0.000 |    4.351 | 
     | FE_OFC0_reset/A          |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.351 | 
     | FE_OFC0_reset/Q          |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.824 | 
     | g2466/B                  |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.019 |   0.493 |    4.843 | 
     | g2466/Q                  |   ^   | n_326         | NO2I1HDX1 | 0.161 |   0.654 |    5.004 | 
     | Product8_out1_2_reg[4]/D |   ^   | n_326         | DFRQHDX1  | 0.000 |   0.654 |    5.004 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.351 | 
     | Product8_out1_2_reg[4]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.351 | 
     +----------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin Sum8_out1_reg[4]/C 
Endpoint:   Sum8_out1_reg[4]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.655
  Slack Time                   -4.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset              |   v   | reset         |           |       |   0.000 |    4.349 | 
     | FE_OFC0_reset/A    |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.349 | 
     | FE_OFC0_reset/Q    |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.822 | 
     | g2736/B            |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.015 |   0.488 |    4.837 | 
     | g2736/Q            |   ^   | n_56          | NO2I1HDX1 | 0.167 |   0.655 |    5.004 | 
     | Sum8_out1_reg[4]/D |   ^   | n_56          | DFRQHDX1  | 0.000 |   0.655 |    5.004 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.349 | 
     | Sum8_out1_reg[4]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.349 | 
     +----------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin Product8_out1_2_reg[5]/C 
Endpoint:   Product8_out1_2_reg[5]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.656
  Slack Time                   -4.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                          |       |               |           |       |  Time   |   Time   | 
     |--------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                    |   v   | reset         |           |       |   0.000 |    4.349 | 
     | FE_OFC0_reset/A          |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.349 | 
     | FE_OFC0_reset/Q          |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.822 | 
     | g2618/B                  |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.019 |   0.492 |    4.841 | 
     | g2618/Q                  |   ^   | n_174         | NO2I1HDX1 | 0.163 |   0.656 |    5.004 | 
     | Product8_out1_2_reg[5]/D |   ^   | n_174         | DFRQHDX1  | 0.000 |   0.656 |    5.004 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.349 | 
     | Product8_out1_2_reg[5]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.349 | 
     +----------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin Product1_out1_2_reg[10]/C 
Endpoint:   Product1_out1_2_reg[10]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.656
  Slack Time                   -4.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   v   | reset         |           |       |   0.000 |    4.348 | 
     | FE_OFC0_reset/A           |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.348 | 
     | FE_OFC0_reset/Q           |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.821 | 
     | g1952/B                   |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.033 |   0.506 |    4.854 | 
     | g1952/Q                   |   ^   | n_522         | NO2I1HDX1 | 0.150 |   0.656 |    5.004 | 
     | Product1_out1_2_reg[10]/D |   ^   | n_522         | DFRQHDX1  | 0.000 |   0.656 |    5.004 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |   -4.348 | 
     | Product1_out1_2_reg[10]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.348 | 
     +-----------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin Product1_out1_1_reg[21]/C 
Endpoint:   Product1_out1_1_reg[21]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.656
  Slack Time                   -4.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   v   | reset         |           |       |   0.000 |    4.348 | 
     | FE_OFC0_reset/A           |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.348 | 
     | FE_OFC0_reset/Q           |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.821 | 
     | g2773/B                   |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.032 |   0.505 |    4.853 | 
     | g2773/Q                   |   ^   | n_19          | NO2I1HDX1 | 0.152 |   0.656 |    5.004 | 
     | Product1_out1_1_reg[21]/D |   ^   | n_19          | DFRQHDX1  | 0.000 |   0.656 |    5.004 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |   -4.348 | 
     | Product1_out1_1_reg[21]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.348 | 
     +-----------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin In11_reg[7]/C 
Endpoint:   In11_reg[7]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.657
  Slack Time                   -4.347
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                 |       |               |           |       |  Time   |   Time   | 
     |-----------------+-------+---------------+-----------+-------+---------+----------| 
     | reset           |   v   | reset         |           |       |   0.000 |    4.347 | 
     | FE_OFC0_reset/A |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.347 | 
     | FE_OFC0_reset/Q |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.820 | 
     | g2662/B         |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.032 |   0.505 |    4.852 | 
     | g2662/Q         |   ^   | n_130         | NO2I1HDX1 | 0.152 |   0.657 |    5.004 | 
     | In11_reg[7]/D   |   ^   | n_130         | DFRQHDX1  | 0.000 |   0.657 |    5.004 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |   -4.347 | 
     | In11_reg[7]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.347 | 
     +-----------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin In11_reg[6]/C 
Endpoint:   In11_reg[6]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.658
  Slack Time                   -4.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                 |       |               |           |       |  Time   |   Time   | 
     |-----------------+-------+---------------+-----------+-------+---------+----------| 
     | reset           |   v   | reset         |           |       |   0.000 |    4.346 | 
     | FE_OFC0_reset/A |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.346 | 
     | FE_OFC0_reset/Q |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.819 | 
     | g2498/B         |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.032 |   0.506 |    4.852 | 
     | g2498/Q         |   ^   | n_294         | NO2I1HDX1 | 0.153 |   0.658 |    5.004 | 
     | In11_reg[6]/D   |   ^   | n_294         | DFRQHDX1  | 0.000 |   0.658 |    5.004 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |   -4.346 | 
     | In11_reg[6]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.346 | 
     +-----------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin Product1_out1_1_reg[22]/C 
Endpoint:   Product1_out1_1_reg[22]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.659
  Slack Time                   -4.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   v   | reset         |           |       |   0.000 |    4.345 | 
     | FE_OFC0_reset/A           |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.345 | 
     | FE_OFC0_reset/Q           |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.819 | 
     | g2774/B                   |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.032 |   0.505 |    4.850 | 
     | g2774/Q                   |   ^   | n_18          | NO2I1HDX1 | 0.154 |   0.659 |    5.004 | 
     | Product1_out1_1_reg[22]/D |   ^   | n_18          | DFRQHDX1  | 0.000 |   0.659 |    5.004 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |   -4.345 | 
     | Product1_out1_1_reg[22]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.345 | 
     +-----------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin In11_reg[5]/C 
Endpoint:   In11_reg[5]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.659
  Slack Time                   -4.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                 |       |               |           |       |  Time   |   Time   | 
     |-----------------+-------+---------------+-----------+-------+---------+----------| 
     | reset           |   v   | reset         |           |       |   0.000 |    4.345 | 
     | FE_OFC0_reset/A |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.345 | 
     | FE_OFC0_reset/Q |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.818 | 
     | g2661/B         |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.033 |   0.506 |    4.851 | 
     | g2661/Q         |   ^   | n_131         | NO2I1HDX1 | 0.153 |   0.659 |    5.004 | 
     | In11_reg[5]/D   |   ^   | n_131         | DFRQHDX2  | 0.000 |   0.659 |    5.004 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |   -4.345 | 
     | In11_reg[5]/C |   ^   | clk   | DFRQHDX2 | 0.000 |   0.000 |   -4.345 | 
     +-----------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin Sum8_out1_reg[3]/C 
Endpoint:   Sum8_out1_reg[3]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.659
  Slack Time                   -4.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset              |   v   | reset         |           |       |   0.000 |    4.345 | 
     | FE_OFC0_reset/A    |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.345 | 
     | FE_OFC0_reset/Q    |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.818 | 
     | g2727/B            |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.020 |   0.493 |    4.838 | 
     | g2727/Q            |   ^   | n_65          | NO2I1HDX1 | 0.166 |   0.659 |    5.004 | 
     | Sum8_out1_reg[3]/D |   ^   | n_65          | DFRQHDX1  | 0.000 |   0.659 |    5.004 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.345 | 
     | Sum8_out1_reg[3]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.345 | 
     +----------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin Sum3_out1_reg[11]/C 
Endpoint:   Sum3_out1_reg[11]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.660
  Slack Time                   -4.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   v   | reset         |           |       |   0.000 |    4.344 | 
     | FE_OFC0_reset/A     |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.344 | 
     | FE_OFC0_reset/Q     |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.817 | 
     | g2711/B             |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.038 |   0.511 |    4.856 | 
     | g2711/Q             |   ^   | n_81          | NO2I1HDX1 | 0.149 |   0.660 |    5.004 | 
     | Sum3_out1_reg[11]/D |   ^   | n_81          | DFRQHDX1  | 0.000 |   0.660 |    5.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |   -4.344 | 
     | Sum3_out1_reg[11]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.344 | 
     +-----------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin In11_reg[12]/C 
Endpoint:   In11_reg[12]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.660
  Slack Time                   -4.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                 |       |               |           |       |  Time   |   Time   | 
     |-----------------+-------+---------------+-----------+-------+---------+----------| 
     | reset           |   v   | reset         |           |       |   0.000 |    4.344 | 
     | FE_OFC0_reset/A |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.344 | 
     | FE_OFC0_reset/Q |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.817 | 
     | g2647/B         |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.037 |   0.510 |    4.854 | 
     | g2647/Q         |   ^   | n_145         | NO2I1HDX1 | 0.150 |   0.660 |    5.004 | 
     | In11_reg[12]/D  |   ^   | n_145         | DFRQHDX1  | 0.000 |   0.660 |    5.004 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |   -4.344 | 
     | In11_reg[12]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.344 | 
     +------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin In11_reg[4]/C 
Endpoint:   In11_reg[4]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.660
  Slack Time                   -4.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                 |       |               |           |       |  Time   |   Time   | 
     |-----------------+-------+---------------+-----------+-------+---------+----------| 
     | reset           |   v   | reset         |           |       |   0.000 |    4.344 | 
     | FE_OFC0_reset/A |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.344 | 
     | FE_OFC0_reset/Q |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.817 | 
     | g2670/B         |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.033 |   0.506 |    4.850 | 
     | g2670/Q         |   ^   | n_122         | NO2I1HDX1 | 0.154 |   0.660 |    5.004 | 
     | In11_reg[4]/D   |   ^   | n_122         | DFRQHDX1  | 0.000 |   0.660 |    5.004 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |   -4.344 | 
     | In11_reg[4]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.344 | 
     +-----------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin Product1_out1_2_reg[7]/C 
Endpoint:   Product1_out1_2_reg[7]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.661
  Slack Time                   -4.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                          |       |               |           |       |  Time   |   Time   | 
     |--------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                    |   v   | reset         |           |       |   0.000 |    4.343 | 
     | FE_OFC0_reset/A          |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.343 | 
     | FE_OFC0_reset/Q          |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.817 | 
     | g1997/B                  |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.030 |   0.503 |    4.846 | 
     | g1997/Q                  |   ^   | n_477         | NO2I1HDX1 | 0.158 |   0.661 |    5.004 | 
     | Product1_out1_2_reg[7]/D |   ^   | n_477         | DFRQHDX1  | 0.000 |   0.661 |    5.004 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.343 | 
     | Product1_out1_2_reg[7]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.343 | 
     +----------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin Product2_out1_2_reg[9]/C 
Endpoint:   Product2_out1_2_reg[9]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.661
  Slack Time                   -4.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                          |       |               |           |       |  Time   |   Time   | 
     |--------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                    |   v   | reset         |           |       |   0.000 |    4.343 | 
     | FE_OFC0_reset/A          |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.343 | 
     | FE_OFC0_reset/Q          |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.816 | 
     | g1968/B                  |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.033 |   0.506 |    4.849 | 
     | g1968/Q                  |   ^   | n_506         | NO2I1HDX1 | 0.155 |   0.661 |    5.004 | 
     | Product2_out1_2_reg[9]/D |   ^   | n_506         | DFRQHDX1  | 0.000 |   0.661 |    5.004 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.343 | 
     | Product2_out1_2_reg[9]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.343 | 
     +----------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin Product2_out1_2_reg[8]/C 
Endpoint:   Product2_out1_2_reg[8]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.661
  Slack Time                   -4.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                          |       |               |           |       |  Time   |   Time   | 
     |--------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                    |   v   | reset         |           |       |   0.000 |    4.343 | 
     | FE_OFC0_reset/A          |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.343 | 
     | FE_OFC0_reset/Q          |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.816 | 
     | g1983/B                  |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.033 |   0.506 |    4.849 | 
     | g1983/Q                  |   ^   | n_491         | NO2I1HDX1 | 0.156 |   0.661 |    5.004 | 
     | Product2_out1_2_reg[8]/D |   ^   | n_491         | DFRQHDX1  | 0.000 |   0.661 |    5.004 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.343 | 
     | Product2_out1_2_reg[8]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.343 | 
     +----------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin In11_reg[14]/C 
Endpoint:   In11_reg[14]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.662
  Slack Time                   -4.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                 |       |               |           |       |  Time   |   Time   | 
     |-----------------+-------+---------------+-----------+-------+---------+----------| 
     | reset           |   v   | reset         |           |       |   0.000 |    4.343 | 
     | FE_OFC0_reset/A |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.343 | 
     | FE_OFC0_reset/Q |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.816 | 
     | g2470/B         |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.038 |   0.511 |    4.854 | 
     | g2470/Q         |   ^   | n_322         | NO2I1HDX1 | 0.150 |   0.662 |    5.004 | 
     | In11_reg[14]/D  |   ^   | n_322         | DFRQHDX1  | 0.000 |   0.662 |    5.004 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |   -4.343 | 
     | In11_reg[14]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.343 | 
     +------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin Sum2_out1_reg[7]/C 
Endpoint:   Sum2_out1_reg[7]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.662
  Slack Time                   -4.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset              |   v   | reset         |           |       |   0.000 |    4.342 | 
     | FE_OFC0_reset/A    |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.342 | 
     | FE_OFC0_reset/Q    |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.815 | 
     | g2495/B            |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.030 |   0.503 |    4.845 | 
     | g2495/Q            |   ^   | n_297         | NO2I1HDX1 | 0.159 |   0.662 |    5.004 | 
     | Sum2_out1_reg[7]/D |   ^   | n_297         | DFRQHDX1  | 0.000 |   0.662 |    5.004 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.342 | 
     | Sum2_out1_reg[7]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.342 | 
     +----------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin In11_reg[13]/C 
Endpoint:   In11_reg[13]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.663
  Slack Time                   -4.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                 |       |               |           |       |  Time   |   Time   | 
     |-----------------+-------+---------------+-----------+-------+---------+----------| 
     | reset           |   v   | reset         |           |       |   0.000 |    4.341 | 
     | FE_OFC0_reset/A |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.341 | 
     | FE_OFC0_reset/Q |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.814 | 
     | g2652/B         |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.038 |   0.511 |    4.853 | 
     | g2652/Q         |   ^   | n_140         | NO2I1HDX1 | 0.152 |   0.663 |    5.004 | 
     | In11_reg[13]/D  |   ^   | n_140         | DFRQHDX1  | 0.000 |   0.663 |    5.004 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |   -4.341 | 
     | In11_reg[13]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.341 | 
     +------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin In11_reg[10]/C 
Endpoint:   In11_reg[10]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.663
  Slack Time                   -4.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                 |       |               |           |       |  Time   |   Time   | 
     |-----------------+-------+---------------+-----------+-------+---------+----------| 
     | reset           |   v   | reset         |           |       |   0.000 |    4.341 | 
     | FE_OFC0_reset/A |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.341 | 
     | FE_OFC0_reset/Q |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.814 | 
     | g2651/B         |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.035 |   0.508 |    4.849 | 
     | g2651/Q         |   ^   | n_141         | NO2I1HDX1 | 0.155 |   0.663 |    5.004 | 
     | In11_reg[10]/D  |   ^   | n_141         | DFRQHDX1  | 0.000 |   0.663 |    5.004 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |   -4.341 | 
     | In11_reg[10]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.341 | 
     +------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin Product1_out1_2_reg[8]/C 
Endpoint:   Product1_out1_2_reg[8]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.664
  Slack Time                   -4.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                          |       |               |           |       |  Time   |   Time   | 
     |--------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                    |   v   | reset         |           |       |   0.000 |    4.341 | 
     | FE_OFC0_reset/A          |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.341 | 
     | FE_OFC0_reset/Q          |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.814 | 
     | g1982/B                  |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.032 |   0.505 |    4.845 | 
     | g1982/Q                  |   ^   | n_492         | NO2I1HDX1 | 0.159 |   0.664 |    5.004 | 
     | Product1_out1_2_reg[8]/D |   ^   | n_492         | DFRQHDX1  | 0.000 |   0.664 |    5.004 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.341 | 
     | Product1_out1_2_reg[8]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.341 | 
     +----------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin Product1_out1_1_reg[23]/C 
Endpoint:   Product1_out1_1_reg[23]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.664
  Slack Time                   -4.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   v   | reset         |           |       |   0.000 |    4.340 | 
     | FE_OFC0_reset/A           |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.340 | 
     | FE_OFC0_reset/Q           |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.813 | 
     | g2775/B                   |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.032 |   0.505 |    4.846 | 
     | g2775/Q                   |   ^   | n_17          | NO2I1HDX1 | 0.159 |   0.664 |    5.004 | 
     | Product1_out1_1_reg[23]/D |   ^   | n_17          | DFRQHDX1  | 0.000 |   0.664 |    5.004 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |   -4.340 | 
     | Product1_out1_1_reg[23]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.340 | 
     +-----------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin Product3_out1_2_reg[11]/C 
Endpoint:   Product3_out1_2_reg[11]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.664
  Slack Time                   -4.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   v   | reset         |           |       |   0.000 |    4.340 | 
     | FE_OFC0_reset/A           |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.340 | 
     | FE_OFC0_reset/Q           |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.813 | 
     | g2510/B                   |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.038 |   0.511 |    4.851 | 
     | g2510/Q                   |   ^   | n_282         | NO2I1HDX1 | 0.153 |   0.664 |    5.004 | 
     | Product3_out1_2_reg[11]/D |   ^   | n_282         | DFRQHDX1  | 0.000 |   0.664 |    5.004 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |   -4.340 | 
     | Product3_out1_2_reg[11]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.340 | 
     +-----------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin Sum3_out1_reg[12]/C 
Endpoint:   Sum3_out1_reg[12]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.664
  Slack Time                   -4.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   v   | reset         |           |       |   0.000 |    4.340 | 
     | FE_OFC0_reset/A     |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.340 | 
     | FE_OFC0_reset/Q     |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.813 | 
     | g2655/B             |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.038 |   0.511 |    4.851 | 
     | g2655/Q             |   ^   | n_137         | NO2I1HDX1 | 0.153 |   0.664 |    5.004 | 
     | Sum3_out1_reg[12]/D |   ^   | n_137         | DFRQHDX1  | 0.000 |   0.664 |    5.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |   -4.340 | 
     | Sum3_out1_reg[12]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.340 | 
     +-----------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin Sum2_out1_reg[9]/C 
Endpoint:   Sum2_out1_reg[9]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.665
  Slack Time                   -4.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset              |   v   | reset         |           |       |   0.000 |    4.339 | 
     | FE_OFC0_reset/A    |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.339 | 
     | FE_OFC0_reset/Q    |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.812 | 
     | g2740/B            |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.034 |   0.507 |    4.846 | 
     | g2740/Q            |   ^   | n_52          | NO2I1HDX1 | 0.158 |   0.665 |    5.004 | 
     | Sum2_out1_reg[9]/D |   ^   | n_52          | DFRQHDX1  | 0.000 |   0.665 |    5.004 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.339 | 
     | Sum2_out1_reg[9]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.339 | 
     +----------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin In11_reg[15]/C 
Endpoint:   In11_reg[15]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.665
  Slack Time                   -4.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                 |       |               |           |       |  Time   |   Time   | 
     |-----------------+-------+---------------+-----------+-------+---------+----------| 
     | reset           |   v   | reset         |           |       |   0.000 |    4.339 | 
     | FE_OFC0_reset/A |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.339 | 
     | FE_OFC0_reset/Q |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.812 | 
     | g2653/B         |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.039 |   0.512 |    4.851 | 
     | g2653/Q         |   ^   | n_139         | NO2I1HDX1 | 0.154 |   0.665 |    5.004 | 
     | In11_reg[15]/D  |   ^   | n_139         | DFRQHDX1  | 0.000 |   0.665 |    5.004 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |   -4.339 | 
     | In11_reg[15]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.339 | 
     +------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin Product8_out1_2_reg[1]/C 
Endpoint:   Product8_out1_2_reg[1]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.665
  Slack Time                   -4.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                          |       |               |           |       |  Time   |   Time   | 
     |--------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                    |   v   | reset         |           |       |   0.000 |    4.339 | 
     | FE_OFC0_reset/A          |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.339 | 
     | FE_OFC0_reset/Q          |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.812 | 
     | g2614/B                  |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.023 |   0.497 |    4.835 | 
     | g2614/Q                  |   ^   | n_178         | NO2I1HDX1 | 0.169 |   0.665 |    5.004 | 
     | Product8_out1_2_reg[1]/D |   ^   | n_178         | DFRQHDX1  | 0.000 |   0.665 |    5.004 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.339 | 
     | Product8_out1_2_reg[1]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.339 | 
     +----------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin In11_reg[8]/C 
Endpoint:   In11_reg[8]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.666
  Slack Time                   -4.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                 |       |               |           |       |  Time   |   Time   | 
     |-----------------+-------+---------------+-----------+-------+---------+----------| 
     | reset           |   v   | reset         |           |       |   0.000 |    4.338 | 
     | FE_OFC0_reset/A |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.338 | 
     | FE_OFC0_reset/Q |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.812 | 
     | g2628/B         |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.034 |   0.507 |    4.845 | 
     | g2628/Q         |   ^   | n_164         | NO2I1HDX1 | 0.159 |   0.666 |    5.004 | 
     | In11_reg[8]/D   |   ^   | n_164         | DFRQHDX2  | 0.000 |   0.666 |    5.004 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |   -4.338 | 
     | In11_reg[8]/C |   ^   | clk   | DFRQHDX2 | 0.000 |   0.000 |   -4.338 | 
     +-----------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin Product4_out1_2_reg[11]/C 
Endpoint:   Product4_out1_2_reg[11]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.667
  Slack Time                   -4.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   v   | reset         |           |       |   0.000 |    4.338 | 
     | FE_OFC0_reset/A           |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.338 | 
     | FE_OFC0_reset/Q           |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.811 | 
     | g2528/B                   |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.038 |   0.511 |    4.849 | 
     | g2528/Q                   |   ^   | n_264         | NO2I1HDX1 | 0.155 |   0.667 |    5.004 | 
     | Product4_out1_2_reg[11]/D |   ^   | n_264         | DFRQHDX1  | 0.000 |   0.667 |    5.004 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |   -4.338 | 
     | Product4_out1_2_reg[11]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.338 | 
     +-----------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin In11_reg[11]/C 
Endpoint:   In11_reg[11]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.667
  Slack Time                   -4.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                 |       |               |           |       |  Time   |   Time   | 
     |-----------------+-------+---------------+-----------+-------+---------+----------| 
     | reset           |   v   | reset         |           |       |   0.000 |    4.338 | 
     | FE_OFC0_reset/A |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.338 | 
     | FE_OFC0_reset/Q |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.811 | 
     | g2643/B         |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.036 |   0.509 |    4.847 | 
     | g2643/Q         |   ^   | n_149         | NO2I1HDX1 | 0.157 |   0.667 |    5.004 | 
     | In11_reg[11]/D  |   ^   | n_149         | DFRQHDX2  | 0.000 |   0.667 |    5.004 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |   -4.338 | 
     | In11_reg[11]/C |   ^   | clk   | DFRQHDX2 | 0.000 |   0.000 |   -4.338 | 
     +------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin Sum3_out1_reg[13]/C 
Endpoint:   Sum3_out1_reg[13]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.668
  Slack Time                   -4.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   v   | reset         |           |       |   0.000 |    4.336 | 
     | FE_OFC0_reset/A     |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.336 | 
     | FE_OFC0_reset/Q     |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.809 | 
     | g2717/B             |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.038 |   0.511 |    4.847 | 
     | g2717/Q             |   ^   | n_75          | NO2I1HDX1 | 0.157 |   0.668 |    5.004 | 
     | Sum3_out1_reg[13]/D |   ^   | n_75          | DFRQHDX1  | 0.000 |   0.668 |    5.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |   -4.336 | 
     | Sum3_out1_reg[13]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.336 | 
     +-----------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin Product1_out1_2_reg[9]/C 
Endpoint:   Product1_out1_2_reg[9]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.669
  Slack Time                   -4.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                          |       |               |           |       |  Time   |   Time   | 
     |--------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                    |   v   | reset         |           |       |   0.000 |    4.335 | 
     | FE_OFC0_reset/A          |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.335 | 
     | FE_OFC0_reset/Q          |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.809 | 
     | g1967/B                  |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.034 |   0.507 |    4.842 | 
     | g1967/Q                  |   ^   | n_507         | NO2I1HDX1 | 0.162 |   0.669 |    5.004 | 
     | Product1_out1_2_reg[9]/D |   ^   | n_507         | DFRQHDX1  | 0.000 |   0.669 |    5.004 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.336 | 
     | Product1_out1_2_reg[9]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.336 | 
     +----------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin Product3_out1_2_reg[12]/C 
Endpoint:   Product3_out1_2_reg[12]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.669
  Slack Time                   -4.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   v   | reset         |           |       |   0.000 |    4.335 | 
     | FE_OFC0_reset/A           |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.335 | 
     | FE_OFC0_reset/Q           |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.808 | 
     | g2512/B                   |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.038 |   0.511 |    4.846 | 
     | g2512/Q                   |   ^   | n_280         | NO2I1HDX1 | 0.159 |   0.669 |    5.004 | 
     | Product3_out1_2_reg[12]/D |   ^   | n_280         | DFRQHDX1  | 0.000 |   0.669 |    5.004 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |   -4.335 | 
     | Product3_out1_2_reg[12]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.335 | 
     +-----------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin Product8_out1_2_reg[0]/C 
Endpoint:   Product8_out1_2_reg[0]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.670
  Slack Time                   -4.334
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                          |       |               |           |       |  Time   |   Time   | 
     |--------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                    |   v   | reset         |           |       |   0.000 |    4.334 | 
     | FE_OFC0_reset/A          |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.334 | 
     | FE_OFC0_reset/Q          |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.807 | 
     | g2607/B                  |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.023 |   0.497 |    4.830 | 
     | g2607/Q                  |   ^   | n_185         | NO2I1HDX1 | 0.174 |   0.670 |    5.004 | 
     | Product8_out1_2_reg[0]/D |   ^   | n_185         | DFRQHDX1  | 0.000 |   0.670 |    5.004 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.334 | 
     | Product8_out1_2_reg[0]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.334 | 
     +----------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin In11_reg[16]/C 
Endpoint:   In11_reg[16]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.671
  Slack Time                   -4.333
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                 |       |               |           |       |  Time   |   Time   | 
     |-----------------+-------+---------------+-----------+-------+---------+----------| 
     | reset           |   v   | reset         |           |       |   0.000 |    4.333 | 
     | FE_OFC0_reset/A |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.333 | 
     | FE_OFC0_reset/Q |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.806 | 
     | g2714/B         |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.039 |   0.512 |    4.845 | 
     | g2714/Q         |   ^   | n_78          | NO2I1HDX1 | 0.159 |   0.671 |    5.004 | 
     | In11_reg[16]/D  |   ^   | n_78          | DFRQHDX1  | 0.000 |   0.671 |    5.004 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |   -4.333 | 
     | In11_reg[16]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.333 | 
     +------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin Product2_out1_2_reg[10]/C 
Endpoint:   Product2_out1_2_reg[10]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.671
  Slack Time                   -4.333
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   v   | reset         |           |       |   0.000 |    4.333 | 
     | FE_OFC0_reset/A           |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.333 | 
     | FE_OFC0_reset/Q           |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.806 | 
     | g1953/B                   |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.032 |   0.506 |    4.839 | 
     | g1953/Q                   |   ^   | n_521         | NO2I1HDX1 | 0.166 |   0.671 |    5.004 | 
     | Product2_out1_2_reg[10]/D |   ^   | n_521         | DFRQHDX1  | 0.000 |   0.671 |    5.004 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |   -4.333 | 
     | Product2_out1_2_reg[10]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.333 | 
     +-----------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin In11_reg[3]/C 
Endpoint:   In11_reg[3]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.672
  Slack Time                   -4.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                 |       |               |           |       |  Time   |   Time   | 
     |-----------------+-------+---------------+-----------+-------+---------+----------| 
     | reset           |   v   | reset         |           |       |   0.000 |    4.332 | 
     | FE_OFC0_reset/A |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.332 | 
     | FE_OFC0_reset/Q |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.805 | 
     | g2658/B         |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.033 |   0.506 |    4.839 | 
     | g2658/Q         |   ^   | n_134         | NO2I1HDX1 | 0.166 |   0.672 |    5.004 | 
     | In11_reg[3]/D   |   ^   | n_134         | DFRQHDX1  | 0.000 |   0.672 |    5.004 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |   -4.332 | 
     | In11_reg[3]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.332 | 
     +-----------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin Product3_out1_2_reg[14]/C 
Endpoint:   Product3_out1_2_reg[14]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.672
  Slack Time                   -4.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   v   | reset         |           |       |   0.000 |    4.332 | 
     | FE_OFC0_reset/A           |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.332 | 
     | FE_OFC0_reset/Q           |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.805 | 
     | g2513/B                   |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.038 |   0.511 |    4.843 | 
     | g2513/Q                   |   ^   | n_279         | NO2I1HDX1 | 0.161 |   0.672 |    5.004 | 
     | Product3_out1_2_reg[14]/D |   ^   | n_279         | DFRQHDX1  | 0.000 |   0.672 |    5.004 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |   -4.332 | 
     | Product3_out1_2_reg[14]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.332 | 
     +-----------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin Sum3_out1_reg[14]/C 
Endpoint:   Sum3_out1_reg[14]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.673
  Slack Time                   -4.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   v   | reset         |           |       |   0.000 |    4.332 | 
     | FE_OFC0_reset/A     |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.332 | 
     | FE_OFC0_reset/Q     |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.805 | 
     | g2743/B             |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.038 |   0.512 |    4.843 | 
     | g2743/Q             |   ^   | n_49          | NO2I1HDX1 | 0.161 |   0.673 |    5.004 | 
     | Sum3_out1_reg[14]/D |   ^   | n_49          | DFRQHDX1  | 0.000 |   0.673 |    5.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |   -4.332 | 
     | Sum3_out1_reg[14]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.332 | 
     +-----------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin Product3_out1_2_reg[15]/C 
Endpoint:   Product3_out1_2_reg[15]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.673
  Slack Time                   -4.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   v   | reset         |           |       |   0.000 |    4.332 | 
     | FE_OFC0_reset/A           |   v   | reset         | BUHDX2    | 0.000 |   0.000 |    4.332 | 
     | FE_OFC0_reset/Q           |   v   | FE_OFN0_reset | BUHDX2    | 0.473 |   0.473 |    4.805 | 
     | g2514/B                   |   v   | FE_OFN0_reset | NO2I1HDX1 | 0.038 |   0.511 |    4.843 | 
     | g2514/Q                   |   ^   | n_278         | NO2I1HDX1 | 0.161 |   0.673 |    5.004 | 
     | Product3_out1_2_reg[15]/D |   ^   | n_278         | DFRQHDX1  | 0.000 |   0.673 |    5.004 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |   -4.332 | 
     | Product3_out1_2_reg[15]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.332 | 
     +-----------------------------------------------------------------------------------+ 

