

================================================================
== Vitis HLS Report for 'LeNet_wrapper'
================================================================
* Date:           Sun Nov  3 13:43:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |AXI_DMA_SLAVE_U0              |AXI_DMA_SLAVE                |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |SCIG_5u_1u_28u_20u_24u_0u_U0  |SCIG_5u_1u_28u_20u_24u_0u_s  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |SMM_1u_25u_20u_U0             |SMM_1u_25u_20u_s             |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |pool_2u_20u_24u_U0            |pool_2u_20u_24u_s            |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |SCIG_5u_20u_12u_50u_8u_0u_U0  |SCIG_5u_20u_12u_50u_8u_0u_s  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |SMM_1u_500u_50u_U0            |SMM_1u_500u_50u_s            |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |pool_2u_50u_8u_U0             |pool_2u_50u_8u_s             |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |FC_1u_800u_500u_U0            |FC_1u_800u_500u_s            |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |FC_1u_500u_10u_U0             |FC_1u_500u_10u_s             |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |AXI_DMA_MASTER_U0             |AXI_DMA_MASTER               |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |       14|    -|    1276|    612|    -|
|Instance         |      302|   82|   16332|  61340|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      316|   82|   17608|  61952|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      112|   37|      16|    116|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-----------------------------+---------+----+------+------+-----+
    |           Instance           |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------+-----------------------------+---------+----+------+------+-----+
    |AXI_DMA_MASTER_U0             |AXI_DMA_MASTER               |        0|   0|   510|  6954|    0|
    |AXI_DMA_SLAVE_U0              |AXI_DMA_SLAVE                |        0|   0|   506|  6767|    0|
    |FC_1u_500u_10u_U0             |FC_1u_500u_10u_s             |        0|  10|  1249|  4329|    0|
    |FC_1u_800u_500u_U0            |FC_1u_800u_500u_s            |      257|  15|  1896|  4863|    0|
    |SCIG_5u_1u_28u_20u_24u_0u_U0  |SCIG_5u_1u_28u_20u_24u_0u_s  |        8|   2|   883|  4633|    0|
    |SCIG_5u_20u_12u_50u_8u_0u_U0  |SCIG_5u_20u_12u_50u_8u_0u_s  |        8|   2|  1252|  6201|    0|
    |SMM_1u_25u_20u_U0             |SMM_1u_25u_20u_s             |        7|  14|  2263|  6433|    0|
    |SMM_1u_500u_50u_U0            |SMM_1u_500u_50u_s            |       22|  23|  2941|  8196|    0|
    |pool_2u_20u_24u_U0            |pool_2u_20u_24u_s            |        0|   8|  2711|  6829|    0|
    |pool_2u_50u_8u_U0             |pool_2u_50u_8u_s             |        0|   8|  2121|  6135|    0|
    +------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                         |                             |      302|  82| 16332| 61340|    0|
    +------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+-----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+-----+----+-----+------+-----+---------+
    |connect_0_U  |        2|  154|   0|    -|    50|   32|     1600|
    |connect_1_U  |        2|  154|   0|    -|    50|   32|     1600|
    |connect_2_U  |        0|   99|   0|    -|     2|   32|       64|
    |connect_3_U  |        2|  154|   0|    -|    50|   32|     1600|
    |connect_4_U  |        2|  154|   0|    -|    50|   32|     1600|
    |connect_5_U  |        0|   99|   0|    -|     2|   32|       64|
    |connect_6_U  |        2|  154|   0|    -|    50|   32|     1600|
    |connect_7_U  |        2|  154|   0|    -|    50|   32|     1600|
    |connect_8_U  |        2|  154|   0|    -|    50|   32|     1600|
    +-------------+---------+-----+----+-----+------+-----+---------+
    |Total        |       14| 1276|   0|    0|   354|  288|    11328|
    +-------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   | Source Object |    C Type    |
+-------------------+-----+-----+--------------+---------------+--------------+
|in_stream_TDATA    |   in|   64|          axis|      in_stream|       pointer|
|in_stream_TVALID   |   in|    1|          axis|      in_stream|       pointer|
|in_stream_TREADY   |  out|    1|          axis|      in_stream|       pointer|
|out_stream_TDATA   |  out|   64|          axis|     out_stream|       pointer|
|out_stream_TVALID  |  out|    1|          axis|     out_stream|       pointer|
|out_stream_TREADY  |   in|    1|          axis|     out_stream|       pointer|
|ap_clk             |   in|    1|  ap_ctrl_none|  LeNet_wrapper|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_none|  LeNet_wrapper|  return value|
+-------------------+-----+-----+--------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%connect_0 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 23 'alloca' 'connect_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%connect_1 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 24 'alloca' 'connect_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%connect_2 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 25 'alloca' 'connect_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%connect_3 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 26 'alloca' 'connect_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%connect_4 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 27 'alloca' 'connect_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%connect_5 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 28 'alloca' 'connect_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%connect_6 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 29 'alloca' 'connect_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%connect_7 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 30 'alloca' 'connect_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%connect_8 = alloca i64 1" [LeNet_wrapper.cpp:13]   --->   Operation 31 'alloca' 'connect_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln24 = call void @AXI_DMA_SLAVE, i64 %in_stream, i32 %connect_0" [LeNet_wrapper.cpp:24]   --->   Operation 32 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln24 = call void @AXI_DMA_SLAVE, i64 %in_stream, i32 %connect_0" [LeNet_wrapper.cpp:24]   --->   Operation 33 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln27 = call void @SCIG<5u, 1u, 28u, 20u, 24u, 0u>, i32 %connect_0, i32 %connect_1" [LeNet_wrapper.cpp:27]   --->   Operation 34 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln27 = call void @SCIG<5u, 1u, 28u, 20u, 24u, 0u>, i32 %connect_0, i32 %connect_1" [LeNet_wrapper.cpp:27]   --->   Operation 35 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln29 = call void @SMM<1u, 25u, 20u>, i32 %connect_1, i32 %connect_2, i32 %B_COL_1, i32 %B_ROW_1, i32 %OFMDim_current_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10" [LeNet_wrapper.cpp:29]   --->   Operation 36 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln29 = call void @SMM<1u, 25u, 20u>, i32 %connect_1, i32 %connect_2, i32 %B_COL_1, i32 %B_ROW_1, i32 %OFMDim_current_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10" [LeNet_wrapper.cpp:29]   --->   Operation 37 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln32 = call void @pool<2u, 20u, 24u>, i32 %connect_2, i32 %connect_3, i32 %IFMCH_curr_1, i32 %IFMDim_curr_1" [LeNet_wrapper.cpp:32]   --->   Operation 38 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln32 = call void @pool<2u, 20u, 24u>, i32 %connect_2, i32 %connect_3, i32 %IFMCH_curr_1, i32 %IFMDim_curr_1" [LeNet_wrapper.cpp:32]   --->   Operation 39 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln33 = call void @SCIG<5u, 20u, 12u, 50u, 8u, 0u>, i32 %connect_3, i32 %connect_4" [LeNet_wrapper.cpp:33]   --->   Operation 40 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln33 = call void @SCIG<5u, 20u, 12u, 50u, 8u, 0u>, i32 %connect_3, i32 %connect_4" [LeNet_wrapper.cpp:33]   --->   Operation 41 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln34 = call void @SMM<1u, 500u, 50u>, i32 %connect_4, i32 %connect_5, i32 %B_COL, i32 %B_ROW, i32 %OFMDim_current, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10" [LeNet_wrapper.cpp:34]   --->   Operation 42 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln34 = call void @SMM<1u, 500u, 50u>, i32 %connect_4, i32 %connect_5, i32 %B_COL, i32 %B_ROW, i32 %OFMDim_current, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10" [LeNet_wrapper.cpp:34]   --->   Operation 43 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln35 = call void @pool<2u, 50u, 8u>, i32 %connect_5, i32 %connect_6, i32 %IFMCH_curr, i32 %IFMDim_curr" [LeNet_wrapper.cpp:35]   --->   Operation 44 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln35 = call void @pool<2u, 50u, 8u>, i32 %connect_5, i32 %connect_6, i32 %IFMCH_curr, i32 %IFMDim_curr" [LeNet_wrapper.cpp:35]   --->   Operation 45 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln36 = call void @FC<1u, 800u, 500u>, i32 %connect_6, i32 %connect_7, i32 %B_COL_2, i32 %B_ROW_2, i32 %OFMDim_current_2, i8 %B, i8 %A" [LeNet_wrapper.cpp:36]   --->   Operation 46 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln36 = call void @FC<1u, 800u, 500u>, i32 %connect_6, i32 %connect_7, i32 %B_COL_2, i32 %B_ROW_2, i32 %OFMDim_current_2, i8 %B, i8 %A" [LeNet_wrapper.cpp:36]   --->   Operation 47 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln37 = call void @FC<1u, 500u, 10u>, i32 %connect_7, i32 %connect_8, i32 %B_COL_3, i32 %B_ROW_3, i32 %OFMDim_current_3" [LeNet_wrapper.cpp:37]   --->   Operation 48 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln37 = call void @FC<1u, 500u, 10u>, i32 %connect_7, i32 %connect_8, i32 %B_COL_3, i32 %B_ROW_3, i32 %OFMDim_current_3" [LeNet_wrapper.cpp:37]   --->   Operation 49 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln39 = call void @AXI_DMA_MASTER, i32 %connect_8, i64 %out_stream" [LeNet_wrapper.cpp:39]   --->   Operation 50 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln39 = call void @AXI_DMA_MASTER, i32 %connect_8, i64 %out_stream" [LeNet_wrapper.cpp:39]   --->   Operation 51 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 52 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln7 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [LeNet_wrapper.cpp:7]   --->   Operation 52 'specdataflowpipeline' 'specdataflowpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 85 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [LeNet_wrapper.cpp:3]   --->   Operation 89 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0" [LeNet_wrapper.cpp:3]   --->   Operation 90 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream, void @empty_7, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_stream"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty_7, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_stream"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @connect_0_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %connect_0, i32 %connect_0"   --->   Operation 95 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%empty_190 = specchannel i32 @_ssdm_op_SpecChannel, void @connect_1_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %connect_1, i32 %connect_1"   --->   Operation 97 'specchannel' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%empty_191 = specchannel i32 @_ssdm_op_SpecChannel, void @connect_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %connect_2, i32 %connect_2"   --->   Operation 99 'specchannel' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%empty_192 = specchannel i32 @_ssdm_op_SpecChannel, void @connect_3_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %connect_3, i32 %connect_3"   --->   Operation 101 'specchannel' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "%empty_193 = specchannel i32 @_ssdm_op_SpecChannel, void @connect_4_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %connect_4, i32 %connect_4"   --->   Operation 103 'specchannel' 'empty_193' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (0.00ns)   --->   "%empty_194 = specchannel i32 @_ssdm_op_SpecChannel, void @connect_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %connect_5, i32 %connect_5"   --->   Operation 105 'specchannel' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%empty_195 = specchannel i32 @_ssdm_op_SpecChannel, void @connect_6_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %connect_6, i32 %connect_6"   --->   Operation 107 'specchannel' 'empty_195' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%empty_196 = specchannel i32 @_ssdm_op_SpecChannel, void @connect_7_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %connect_7, i32 %connect_7"   --->   Operation 109 'specchannel' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%empty_197 = specchannel i32 @_ssdm_op_SpecChannel, void @connect_8_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %connect_8, i32 %connect_8"   --->   Operation 111 'specchannel' 'empty_197' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [LeNet_wrapper.cpp:41]   --->   Operation 113 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_COL_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ B_ROW_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ OFMDim_current_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ IFMCH_curr_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ IFMDim_curr_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ B_COL]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ B_ROW]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ OFMDim_current]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ IFMCH_curr]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ IFMDim_curr]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ B_COL_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ B_ROW_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ OFMDim_current_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ B]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_COL_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ B_ROW_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ OFMDim_current_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
connect_0                (alloca              ) [ 00111111111111111111111]
connect_1                (alloca              ) [ 00111111111111111111111]
connect_2                (alloca              ) [ 00111111111111111111111]
connect_3                (alloca              ) [ 00111111111111111111111]
connect_4                (alloca              ) [ 00111111111111111111111]
connect_5                (alloca              ) [ 00111111111111111111111]
connect_6                (alloca              ) [ 00111111111111111111111]
connect_7                (alloca              ) [ 00111111111111111111111]
connect_8                (alloca              ) [ 00111111111111111111111]
call_ln24                (call                ) [ 00000000000000000000000]
call_ln27                (call                ) [ 00000000000000000000000]
call_ln29                (call                ) [ 00000000000000000000000]
call_ln32                (call                ) [ 00000000000000000000000]
call_ln33                (call                ) [ 00000000000000000000000]
call_ln34                (call                ) [ 00000000000000000000000]
call_ln35                (call                ) [ 00000000000000000000000]
call_ln36                (call                ) [ 00000000000000000000000]
call_ln37                (call                ) [ 00000000000000000000000]
call_ln39                (call                ) [ 00000000000000000000000]
specdataflowpipeline_ln7 (specdataflowpipeline) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 00000000000000000000000]
spectopmodule_ln3        (spectopmodule       ) [ 00000000000000000000000]
specinterface_ln3        (specinterface       ) [ 00000000000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000000000000]
empty                    (specchannel         ) [ 00000000000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000000000]
empty_190                (specchannel         ) [ 00000000000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000000000]
empty_191                (specchannel         ) [ 00000000000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000000000]
empty_192                (specchannel         ) [ 00000000000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000000000]
empty_193                (specchannel         ) [ 00000000000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000000000]
empty_194                (specchannel         ) [ 00000000000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000000000]
empty_195                (specchannel         ) [ 00000000000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000000000]
empty_196                (specchannel         ) [ 00000000000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000000000]
empty_197                (specchannel         ) [ 00000000000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000000000]
ret_ln41                 (ret                 ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_COL_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_COL_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_ROW_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OFMDim_current_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFMDim_current_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="IFMCH_curr_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMCH_curr_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="IFMDim_curr_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMDim_curr_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="B_COL">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_COL"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="B_ROW">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="OFMDim_current">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFMDim_current"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="IFMCH_curr">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMCH_curr"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="IFMDim_curr">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMDim_curr"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="B_COL_2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_COL_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="B_ROW_2">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW_2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="OFMDim_current_2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFMDim_current_2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="B">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="A">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="B_COL_3">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_COL_3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="B_ROW_3">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW_3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="OFMDim_current_3">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFMDim_current_3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_DMA_SLAVE"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SCIG<5u, 1u, 28u, 20u, 24u, 0u>"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM<1u, 25u, 20u>"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool<2u, 20u, 24u>"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SCIG<5u, 20u, 12u, 50u, 8u, 0u>"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM<1u, 500u, 50u>"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool<2u, 50u, 8u>"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC<1u, 800u, 500u>"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC<1u, 500u, 10u>"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_DMA_MASTER"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_0_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_1_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_2_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_3_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_4_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_5_str"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_6_str"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_7_str"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_8_str"/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="connect_0_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="connect_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="connect_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_2/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="connect_3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_3/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="connect_4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_4/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="connect_5_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_5/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="connect_6_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_6/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="connect_7_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_7/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="connect_8_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_8/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_AXI_DMA_SLAVE_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="1"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_SCIG_5u_1u_28u_20u_24u_0u_s_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="3"/>
<pin id="242" dir="0" index="2" bw="32" slack="3"/>
<pin id="243" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_SMM_1u_25u_20u_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="5"/>
<pin id="248" dir="0" index="2" bw="32" slack="5"/>
<pin id="249" dir="0" index="3" bw="32" slack="0"/>
<pin id="250" dir="0" index="4" bw="32" slack="0"/>
<pin id="251" dir="0" index="5" bw="32" slack="0"/>
<pin id="252" dir="0" index="6" bw="8" slack="0"/>
<pin id="253" dir="0" index="7" bw="8" slack="0"/>
<pin id="254" dir="0" index="8" bw="8" slack="0"/>
<pin id="255" dir="0" index="9" bw="8" slack="0"/>
<pin id="256" dir="0" index="10" bw="8" slack="0"/>
<pin id="257" dir="0" index="11" bw="8" slack="0"/>
<pin id="258" dir="0" index="12" bw="8" slack="0"/>
<pin id="259" dir="0" index="13" bw="8" slack="0"/>
<pin id="260" dir="0" index="14" bw="8" slack="0"/>
<pin id="261" dir="0" index="15" bw="8" slack="0"/>
<pin id="262" dir="0" index="16" bw="8" slack="0"/>
<pin id="263" dir="0" index="17" bw="8" slack="0"/>
<pin id="264" dir="0" index="18" bw="8" slack="0"/>
<pin id="265" dir="0" index="19" bw="8" slack="0"/>
<pin id="266" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_pool_2u_20u_24u_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="0" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="7"/>
<pin id="288" dir="0" index="2" bw="32" slack="7"/>
<pin id="289" dir="0" index="3" bw="32" slack="0"/>
<pin id="290" dir="0" index="4" bw="32" slack="0"/>
<pin id="291" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln32/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_SCIG_5u_20u_12u_50u_8u_0u_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="9"/>
<pin id="298" dir="0" index="2" bw="32" slack="9"/>
<pin id="299" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/10 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_SMM_1u_500u_50u_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="0" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="11"/>
<pin id="304" dir="0" index="2" bw="32" slack="11"/>
<pin id="305" dir="0" index="3" bw="32" slack="0"/>
<pin id="306" dir="0" index="4" bw="32" slack="0"/>
<pin id="307" dir="0" index="5" bw="32" slack="0"/>
<pin id="308" dir="0" index="6" bw="8" slack="0"/>
<pin id="309" dir="0" index="7" bw="8" slack="0"/>
<pin id="310" dir="0" index="8" bw="8" slack="0"/>
<pin id="311" dir="0" index="9" bw="8" slack="0"/>
<pin id="312" dir="0" index="10" bw="8" slack="0"/>
<pin id="313" dir="0" index="11" bw="8" slack="0"/>
<pin id="314" dir="0" index="12" bw="8" slack="0"/>
<pin id="315" dir="0" index="13" bw="8" slack="0"/>
<pin id="316" dir="0" index="14" bw="8" slack="0"/>
<pin id="317" dir="0" index="15" bw="8" slack="0"/>
<pin id="318" dir="0" index="16" bw="8" slack="0"/>
<pin id="319" dir="0" index="17" bw="8" slack="0"/>
<pin id="320" dir="0" index="18" bw="8" slack="0"/>
<pin id="321" dir="0" index="19" bw="8" slack="0"/>
<pin id="322" dir="0" index="20" bw="8" slack="0"/>
<pin id="323" dir="0" index="21" bw="8" slack="0"/>
<pin id="324" dir="0" index="22" bw="8" slack="0"/>
<pin id="325" dir="0" index="23" bw="8" slack="0"/>
<pin id="326" dir="0" index="24" bw="8" slack="0"/>
<pin id="327" dir="0" index="25" bw="8" slack="0"/>
<pin id="328" dir="0" index="26" bw="8" slack="0"/>
<pin id="329" dir="0" index="27" bw="8" slack="0"/>
<pin id="330" dir="1" index="28" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/12 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_pool_2u_50u_8u_s_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="0" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="13"/>
<pin id="360" dir="0" index="2" bw="32" slack="13"/>
<pin id="361" dir="0" index="3" bw="32" slack="0"/>
<pin id="362" dir="0" index="4" bw="32" slack="0"/>
<pin id="363" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/14 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_FC_1u_800u_500u_s_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="0" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="15"/>
<pin id="370" dir="0" index="2" bw="32" slack="15"/>
<pin id="371" dir="0" index="3" bw="32" slack="0"/>
<pin id="372" dir="0" index="4" bw="32" slack="0"/>
<pin id="373" dir="0" index="5" bw="32" slack="0"/>
<pin id="374" dir="0" index="6" bw="8" slack="0"/>
<pin id="375" dir="0" index="7" bw="8" slack="0"/>
<pin id="376" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/16 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_FC_1u_500u_10u_s_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="0" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="17"/>
<pin id="386" dir="0" index="2" bw="32" slack="17"/>
<pin id="387" dir="0" index="3" bw="32" slack="0"/>
<pin id="388" dir="0" index="4" bw="32" slack="0"/>
<pin id="389" dir="0" index="5" bw="32" slack="0"/>
<pin id="390" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/18 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_AXI_DMA_MASTER_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="0" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="19"/>
<pin id="398" dir="0" index="2" bw="64" slack="0"/>
<pin id="399" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/20 "/>
</bind>
</comp>

<comp id="402" class="1005" name="connect_0_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connect_0 "/>
</bind>
</comp>

<comp id="408" class="1005" name="connect_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="3"/>
<pin id="410" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="connect_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="connect_2_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="5"/>
<pin id="416" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="connect_2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="connect_3_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="7"/>
<pin id="422" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="connect_3 "/>
</bind>
</comp>

<comp id="426" class="1005" name="connect_4_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="9"/>
<pin id="428" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="connect_4 "/>
</bind>
</comp>

<comp id="432" class="1005" name="connect_5_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="11"/>
<pin id="434" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="connect_5 "/>
</bind>
</comp>

<comp id="438" class="1005" name="connect_6_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="13"/>
<pin id="440" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="connect_6 "/>
</bind>
</comp>

<comp id="444" class="1005" name="connect_7_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="15"/>
<pin id="446" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="connect_7 "/>
</bind>
</comp>

<comp id="450" class="1005" name="connect_8_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="17"/>
<pin id="452" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="connect_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="199"><net_src comp="112" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="112" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="112" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="112" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="112" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="112" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="112" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="112" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="112" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="114" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="116" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="267"><net_src comp="118" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="268"><net_src comp="4" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="245" pin=4"/></net>

<net id="270"><net_src comp="8" pin="0"/><net_sink comp="245" pin=5"/></net>

<net id="271"><net_src comp="10" pin="0"/><net_sink comp="245" pin=6"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="245" pin=7"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="245" pin=8"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="245" pin=9"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="245" pin=10"/></net>

<net id="276"><net_src comp="20" pin="0"/><net_sink comp="245" pin=11"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="245" pin=12"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="245" pin=13"/></net>

<net id="279"><net_src comp="26" pin="0"/><net_sink comp="245" pin=14"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="245" pin=15"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="245" pin=16"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="245" pin=17"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="245" pin=18"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="245" pin=19"/></net>

<net id="292"><net_src comp="120" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="285" pin=4"/></net>

<net id="300"><net_src comp="122" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="331"><net_src comp="124" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="333"><net_src comp="44" pin="0"/><net_sink comp="301" pin=4"/></net>

<net id="334"><net_src comp="46" pin="0"/><net_sink comp="301" pin=5"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="301" pin=6"/></net>

<net id="336"><net_src comp="50" pin="0"/><net_sink comp="301" pin=7"/></net>

<net id="337"><net_src comp="52" pin="0"/><net_sink comp="301" pin=8"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="301" pin=9"/></net>

<net id="339"><net_src comp="56" pin="0"/><net_sink comp="301" pin=10"/></net>

<net id="340"><net_src comp="58" pin="0"/><net_sink comp="301" pin=11"/></net>

<net id="341"><net_src comp="60" pin="0"/><net_sink comp="301" pin=12"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="301" pin=13"/></net>

<net id="343"><net_src comp="64" pin="0"/><net_sink comp="301" pin=14"/></net>

<net id="344"><net_src comp="66" pin="0"/><net_sink comp="301" pin=15"/></net>

<net id="345"><net_src comp="68" pin="0"/><net_sink comp="301" pin=16"/></net>

<net id="346"><net_src comp="70" pin="0"/><net_sink comp="301" pin=17"/></net>

<net id="347"><net_src comp="72" pin="0"/><net_sink comp="301" pin=18"/></net>

<net id="348"><net_src comp="74" pin="0"/><net_sink comp="301" pin=19"/></net>

<net id="349"><net_src comp="76" pin="0"/><net_sink comp="301" pin=20"/></net>

<net id="350"><net_src comp="78" pin="0"/><net_sink comp="301" pin=21"/></net>

<net id="351"><net_src comp="80" pin="0"/><net_sink comp="301" pin=22"/></net>

<net id="352"><net_src comp="82" pin="0"/><net_sink comp="301" pin=23"/></net>

<net id="353"><net_src comp="84" pin="0"/><net_sink comp="301" pin=24"/></net>

<net id="354"><net_src comp="86" pin="0"/><net_sink comp="301" pin=25"/></net>

<net id="355"><net_src comp="88" pin="0"/><net_sink comp="301" pin=26"/></net>

<net id="356"><net_src comp="90" pin="0"/><net_sink comp="301" pin=27"/></net>

<net id="364"><net_src comp="126" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="92" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="366"><net_src comp="94" pin="0"/><net_sink comp="357" pin=4"/></net>

<net id="377"><net_src comp="128" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="96" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="379"><net_src comp="98" pin="0"/><net_sink comp="367" pin=4"/></net>

<net id="380"><net_src comp="100" pin="0"/><net_sink comp="367" pin=5"/></net>

<net id="381"><net_src comp="102" pin="0"/><net_sink comp="367" pin=6"/></net>

<net id="382"><net_src comp="104" pin="0"/><net_sink comp="367" pin=7"/></net>

<net id="391"><net_src comp="130" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="106" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="393"><net_src comp="108" pin="0"/><net_sink comp="383" pin=4"/></net>

<net id="394"><net_src comp="110" pin="0"/><net_sink comp="383" pin=5"/></net>

<net id="400"><net_src comp="132" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="2" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="196" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="411"><net_src comp="200" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="417"><net_src comp="204" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="423"><net_src comp="208" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="429"><net_src comp="212" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="435"><net_src comp="216" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="441"><net_src comp="220" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="447"><net_src comp="224" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="453"><net_src comp="228" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="395" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {20 21 }
	Port: B_COL_1 | {6 7 }
	Port: B_ROW_1 | {6 7 }
	Port: OFMDim_current_1 | {6 7 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16 | {6 7 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15 | {6 7 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14 | {6 7 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13 | {6 7 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12 | {6 7 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11 | {6 7 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10 | {6 7 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16 | {6 7 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15 | {6 7 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14 | {6 7 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13 | {6 7 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12 | {6 7 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11 | {6 7 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10 | {6 7 }
	Port: IFMCH_curr_1 | {8 9 }
	Port: IFMDim_curr_1 | {8 9 }
	Port: B_COL | {12 13 }
	Port: B_ROW | {12 13 }
	Port: OFMDim_current | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B | {12 13 }
	Port: p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1 | {12 13 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A | {12 13 }
	Port: p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10 | {12 13 }
	Port: IFMCH_curr | {14 15 }
	Port: IFMDim_curr | {14 15 }
	Port: B_COL_2 | {16 17 }
	Port: B_ROW_2 | {16 17 }
	Port: OFMDim_current_2 | {16 17 }
	Port: B | {16 17 }
	Port: A | {16 17 }
	Port: B_COL_3 | {18 19 }
	Port: B_ROW_3 | {18 19 }
	Port: OFMDim_current_3 | {18 19 }
 - Input state : 
	Port: LeNet_wrapper : in_stream | {2 3 }
	Port: LeNet_wrapper : B_COL_1 | {6 7 }
	Port: LeNet_wrapper : B_ROW_1 | {6 7 }
	Port: LeNet_wrapper : OFMDim_current_1 | {6 7 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16 | {6 7 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15 | {6 7 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14 | {6 7 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13 | {6 7 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12 | {6 7 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11 | {6 7 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10 | {6 7 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16 | {6 7 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15 | {6 7 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14 | {6 7 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13 | {6 7 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12 | {6 7 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11 | {6 7 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10 | {6 7 }
	Port: LeNet_wrapper : IFMCH_curr_1 | {8 9 }
	Port: LeNet_wrapper : IFMDim_curr_1 | {8 9 }
	Port: LeNet_wrapper : B_COL | {12 13 }
	Port: LeNet_wrapper : B_ROW | {12 13 }
	Port: LeNet_wrapper : OFMDim_current | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B | {12 13 }
	Port: LeNet_wrapper : p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1 | {12 13 }
	Port: LeNet_wrapper : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A | {12 13 }
	Port: LeNet_wrapper : p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10 | {12 13 }
	Port: LeNet_wrapper : IFMCH_curr | {14 15 }
	Port: LeNet_wrapper : IFMDim_curr | {14 15 }
	Port: LeNet_wrapper : B_COL_2 | {16 17 }
	Port: LeNet_wrapper : B_ROW_2 | {16 17 }
	Port: LeNet_wrapper : OFMDim_current_2 | {16 17 }
	Port: LeNet_wrapper : B | {16 17 }
	Port: LeNet_wrapper : A | {16 17 }
	Port: LeNet_wrapper : B_COL_3 | {18 19 }
	Port: LeNet_wrapper : B_ROW_3 | {18 19 }
	Port: LeNet_wrapper : OFMDim_current_3 | {18 19 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|---------|
|          |        grp_AXI_DMA_SLAVE_fu_232        |    0    |    0    |  2.3038 |   481   |   6489  |    0    |
|          | grp_SCIG_5u_1u_28u_20u_24u_0u_s_fu_239 |    8    |    2    |  3.176  |   882   |   4207  |    0    |
|          |       grp_SMM_1u_25u_20u_s_fu_245      |    0    |    14   |  73.459 |   2424  |   5460  |    0    |
|          |      grp_pool_2u_20u_24u_s_fu_285      |    0    |    8    | 49.0722 |   2877  |   5134  |    0    |
|   call   | grp_SCIG_5u_20u_12u_50u_8u_0u_s_fu_295 |    8    |    2    | 24.7474 |   1502  |   5419  |    0    |
|          |      grp_SMM_1u_500u_50u_s_fu_301      |    0    |    23   |  123.83 |   3687  |   7354  |    0    |
|          |       grp_pool_2u_50u_8u_s_fu_357      |    0    |    8    | 23.8203 |   2291  |   5016  |    0    |
|          |      grp_FC_1u_800u_500u_s_fu_367      |    0    |    15   | 22.5899 |   1887  |   4238  |    0    |
|          |       grp_FC_1u_500u_10u_s_fu_383      |    0    |    10   |  6.5906 |   1236  |   3853  |    0    |
|          |        grp_AXI_DMA_MASTER_fu_395       |    0    |    0    |   5.24  |   995   |   6686  |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                        |    16   |    82   | 334.829 |  18262  |  53856  |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------------------------------------------------------------------------+--------+--------+--------+
|                                                                        |  BRAM  |   FF   |   LUT  |
+------------------------------------------------------------------------+--------+--------+--------+
|                                    A                                   |    1   |    0   |    0   |
|                                    B                                   |   256  |    0   |    0   |
|p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10|    -   |   16   |    6   |
|p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10|    2   |    0   |    0   |
|   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A   |    -   |   16   |    6   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1  |    -   |   16   |    6   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10 |    -   |   16   |    1   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11 |    -   |   16   |    1   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12 |    -   |   16   |    1   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13 |    -   |   16   |    1   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14 |    -   |   16   |    1   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15 |    -   |   16   |    1   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16 |    -   |   16   |    1   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2  |    -   |   16   |    6   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3  |    -   |   16   |    6   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4  |    -   |   16   |    6   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5  |    -   |   16   |    6   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6  |    -   |   16   |    6   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7  |    -   |   16   |    6   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8  |    -   |   16   |    6   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9  |    -   |   16   |    6   |
|   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B   |    2   |    0   |    0   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1  |    2   |    0   |    0   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10 |    1   |    0   |    0   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11 |    1   |    0   |    0   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12 |    1   |    0   |    0   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13 |    1   |    0   |    0   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14 |    1   |    0   |    0   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15 |    1   |    0   |    0   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16 |    1   |    0   |    0   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2  |    2   |    0   |    0   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3  |    2   |    0   |    0   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4  |    2   |    0   |    0   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5  |    2   |    0   |    0   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6  |    2   |    0   |    0   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7  |    2   |    0   |    0   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8  |    2   |    0   |    0   |
|  void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9  |    2   |    0   |    0   |
+------------------------------------------------------------------------+--------+--------+--------+
|                                  Total                                 |   286  |   288  |   73   |
+------------------------------------------------------------------------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|connect_0_reg_402|   32   |
|connect_1_reg_408|   32   |
|connect_2_reg_414|   32   |
|connect_3_reg_420|   32   |
|connect_4_reg_426|   32   |
|connect_5_reg_432|   32   |
|connect_6_reg_438|   32   |
|connect_7_reg_444|   32   |
|connect_8_reg_450|   32   |
+-----------------+--------+
|      Total      |   288  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   16   |   82   |   334  |  18262 |  53856 |    0   |
|   Memory  |   286  |    -   |    -   |   288  |   73   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   288  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   302  |   82   |   334  |  18838 |  53929 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
