
;; Function tqcalc (tqcalc_, funcdef_no=0, decl_uid=3523, cgraph_uid=0, symbol_order=0)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=784, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=720, prev_offset=0)
Can eliminate 20 to 6 (offset=-48, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 3:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 4:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 5:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 6:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 7:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 11:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 13:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 14:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 15:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 17:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 16:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 18:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 21:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 22:  (0) r  (1) Z {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 26:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 28:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 29:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 30:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 32:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 31:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 33:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 36:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 37:  (0) r  (1) Z {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 41:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 42:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 44:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 45:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 47:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 46:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 48:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 51:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 52:  (0) r  (1) Z {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 56:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 57:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 58:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 59:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 60:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 62:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 61:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 63:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 66:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 67:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 71:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 72:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 73:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 74:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 75:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 77:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 76:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 78:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 81:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 82:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 86:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 87:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 88:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 89:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 90:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 92:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 91:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 93:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 96:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 97:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 101:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 102:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 103:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 104:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 105:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 107:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 106:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 108:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 111:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 112:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 116:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 117:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 118:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 119:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 120:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 122:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 121:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 123:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 126:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 127:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 131:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 132:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 133:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 134:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 135:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 137:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 136:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 138:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 141:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 142:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 146:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 147:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 148:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 149:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 150:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 152:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 151:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 153:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 156:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 157:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 161:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 162:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 163:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 164:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 165:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 167:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 166:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 168:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 171:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 172:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 176:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 177:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 178:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 179:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 180:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 182:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 181:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 183:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 186:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 187:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 191:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 192:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 193:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 194:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 195:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 197:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 196:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 198:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 201:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 202:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 206:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 207:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 208:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 209:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 210:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 212:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 211:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 213:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 216:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 217:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 221:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 222:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 223:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 224:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 225:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 227:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 226:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 228:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 231:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 232:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 236:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 237:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 238:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 239:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 240:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 242:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 241:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 243:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 246:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 247:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 251:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 252:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 253:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 254:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 255:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 257:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 256:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 258:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 261:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 262:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 266:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 267:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 268:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 269:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 270:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 272:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 271:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 273:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 276:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 277:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 281:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 282:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 283:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 284:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 285:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 287:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 286:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 288:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 291:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 292:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 296:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 297:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 298:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 299:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 300:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 302:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 301:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 303:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 306:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 307:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 311:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 312:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 313:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 314:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 315:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 317:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 316:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 318:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 321:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 322:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 326:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 327:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 328:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 329:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 330:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 332:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 331:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 333:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 336:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 337:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 341:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 342:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 343:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 344:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 345:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 347:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 346:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 348:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 351:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 352:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 356:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 357:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 358:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 359:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 360:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 362:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 361:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 363:  (0) r  (2) 0  (3) rm {*movdicc_noc}
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=607,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 366:  (0) m  (1) re {*movdi_internal}
            0 Non input pseudo reload: reject++
          alt=2,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=4,overall=7,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 367:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 371:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 372:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 373:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 374:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 375:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 376:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 377:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 378:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 379:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 380:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 381:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 382:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 383:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 384:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 385:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 386:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 387:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 388:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 389:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 390:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 391:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 392:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 393:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 394:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 395:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 396:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 397:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 399:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 400:  (0) =qm {*setcc_qi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 401:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 404:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 405:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 406:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 407:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 408:  (0) v  (1) m {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 409:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 410:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 411
	 Choosing alt 1 in insn 411:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 412:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 413:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 414:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 415:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 416:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 417:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 418:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 419:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 420:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 421:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 422:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 423:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 424:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 425:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 426:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 427:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 428:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 429:  (0) r  (1) rem {*movdi_internal}
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
          alt=0,overall=8,losers=1,rld_nregs=2
            0 Non pseudo reload: reject++
            alt=1,overall=13,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            2 Dying matched operand reload: reject++
          alt=2,overall=8,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            alt=0,overall=8,losers=1 -- refuse
            0 Non pseudo reload: reject++
            alt=1,overall=13,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            2 Dying matched operand reload: reject++
            alt=2,overall=8,losers=1 -- refuse
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
	 Choosing alt 3 in insn 430:  (0) r  (1) r  (2) le {*adddi_1}
      Creating newreg=1710 from oldreg=196, assigning class GENERAL_REGS to r1710
  430: {r1710:DI=r1204:DI+r1205:DI;clobber flags:CC;}
      REG_DEAD r1205:DI
      REG_DEAD r1204:DI
      REG_UNUSED flags:CC
      REG_EQUAL [argp:DI]+r1204:DI
    Inserting insn reload after:
 1987: r196:DI=r1710:DI

            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=608,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=5,overall=2,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1987:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 431:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 432:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 433:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 434:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 435:  (0) r  (1) rem {*movdi_internal}
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
          alt=0,overall=8,losers=1,rld_nregs=2
            0 Non pseudo reload: reject++
            alt=1,overall=13,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            2 Dying matched operand reload: reject++
          alt=2,overall=8,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            alt=0,overall=8,losers=1 -- refuse
            0 Non pseudo reload: reject++
            alt=1,overall=13,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            2 Dying matched operand reload: reject++
            alt=2,overall=8,losers=1 -- refuse
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
	 Choosing alt 3 in insn 436:  (0) r  (1) r  (2) le {*adddi_1}
      Creating newreg=1711 from oldreg=199, assigning class GENERAL_REGS to r1711
  436: {r1711:DI=r1207:DI+r1208:DI;clobber flags:CC;}
      REG_DEAD r1208:DI
      REG_DEAD r1207:DI
      REG_UNUSED flags:CC
      REG_EQUAL [frame:DI-0x2d0]+r1207:DI
    Inserting insn reload after:
 1988: r199:DI=r1711:DI

            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=608,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=5,overall=2,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1988:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 437:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 438:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 439:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 440:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 441:  (0) r  (1) rem {*movdi_internal}
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
          alt=0,overall=8,losers=1,rld_nregs=2
            0 Non pseudo reload: reject++
            alt=1,overall=13,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            2 Dying matched operand reload: reject++
          alt=2,overall=8,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            alt=0,overall=8,losers=1 -- refuse
            0 Non pseudo reload: reject++
            alt=1,overall=13,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            2 Dying matched operand reload: reject++
            alt=2,overall=8,losers=1 -- refuse
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
	 Choosing alt 3 in insn 442:  (0) r  (1) r  (2) le {*adddi_1}
      Creating newreg=1712 from oldreg=202, assigning class GENERAL_REGS to r1712
  442: {r1712:DI=r1210:DI+r1211:DI;clobber flags:CC;}
      REG_DEAD r1211:DI
      REG_DEAD r1210:DI
      REG_UNUSED flags:CC
      REG_EQUAL [argp:DI+0x80]+r1210:DI
    Inserting insn reload after:
 1989: r202:DI=r1712:DI

            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=608,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=5,overall=2,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1989:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 443:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 444:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 445:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 446:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 447:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 448:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 449:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 450:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 451:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 452:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 453:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 454:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 455:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 456:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 457:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 458:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 459:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 460:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 461:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 462:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 463:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 464:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 465:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 466:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 467:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 468:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 469:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 470:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 471:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 472:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 473:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 474:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 475:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 476:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 477:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 478:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 479:  (0) r  (1) rem {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 480:  (0) r  (1) rem {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 481:  (0) r  (1) rem {*movdi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 482:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 483:  (0) =r  (1) %0  (2) rme {*adddi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 484:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-8)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 485:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-8)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 486:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-16)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 487:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-24)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 488:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-24)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 489:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-32)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 490:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-32)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 491:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-40)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 492:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-40)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 493:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-48)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 494:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-48)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 495:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-56)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 496:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-64)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 497:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-64)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 498:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-72)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 499:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-72)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 500:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-80)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 501:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-80)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 502:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-88)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 503:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-88)
            1 Non pseudo reload: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 504:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-96)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 505:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-104)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 506:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-104)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 507:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-112)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 508:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-112)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 509:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-120)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 510:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-120)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 511:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-128)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 512:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-128)
            1 Non pseudo reload: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 513:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-136)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 514:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-144)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 515:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-144)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 516:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-152)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 517:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-152)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 518:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-160)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 519:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-160)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 520:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-168)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 521:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-168)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 522:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-176)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 523:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-176)
            1 Non pseudo reload: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 524:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-184)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 525:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-192)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 526:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-200)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 527:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-208)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 528:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-216)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 529:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-224)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 530:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-232)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 537:  (0) q  (1) qn {*movqi_internal} (sp_off=-240)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 538:  (0) rBwBz {*call} (sp_off=-240)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 539:  (0) =r  (1) %0  (2) rme {*adddi_1} (sp_off=-240)
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 540:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 541:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 542:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 543:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 544:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 545:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 546:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 547:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 548:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 549:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 550:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 551:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 552:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 553:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 554:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 555:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 556:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 557:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 558:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 559:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 560:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 561:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 562:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 563
	 Choosing alt 1 in insn 563:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 564:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 565:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 566:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 567:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 568:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 569:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 570:  (0) v  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 571:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 572:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 573:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 574:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 575:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 576
	 Choosing alt 1 in insn 576:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 577:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 578:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 579:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 580:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 581:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 582:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 583:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 584:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 585:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 586:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 587:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 1 in insn 588:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1713 from oldreg=1083, assigning class SSE_REGS to r1713
  588: r1713:SF=r1713:SF*r1083:SF
      REG_DEAD r1083:SF
    Inserting insn reload before:
 1990: r1713:SF=r1083:SF
    Inserting insn reload after:
 1991: r1084:SF=r1713:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 589:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 590:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 591
	 Choosing alt 1 in insn 591:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 592:  (0) =v  (1) vm {*sqrtsf2_sse}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 593:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 594:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 595:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 597:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 598:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 599:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 600:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 601:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 603:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 604:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 605:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 606:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 607:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 608:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 609:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 610:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 611:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 612:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 613:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 614:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 615
	 Choosing alt 1 in insn 615:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 616:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 617:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 618:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 619:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 620:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 621:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 622:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 623:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 624:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 625:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 626:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 627:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 628:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 629:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 630:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 631:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 632:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 633:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 634:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 635:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 636:  (0) v  (1) m {*movsf_internal}
            alt=0: Bad operand -- refuse
            alt=1: Bad operand -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 637:  (0) v  (1) vm {movv4sf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 638:  (0) Yv  (1) Yv  (2) 0 {*absnegsf2}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 639:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 640:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 641:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 642:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 643:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 644:  (0) v  (1) m {*movsf_internal}
            alt=0: Bad operand -- refuse
            alt=1: Bad operand -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 645:  (0) v  (1) vm {movv4sf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 646:  (0) Yv  (1) Yv  (2) 0 {*absnegsf2}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 647:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 648:  (0) v  (1) m {*movsf_internal}
            alt=0: Bad operand -- refuse
            alt=1: Bad operand -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 649:  (0) v  (1) vm {movv4sf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 650:  (0) Yv  (1) Yv  (2) 0 {*absnegsf2}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 651:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 652:  (0) v  (1) m {*movsf_internal}
            alt=0: Bad operand -- refuse
            alt=1: Bad operand -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 653:  (0) v  (1) vm {movv4sf_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 654:  (0) Yv  (1) Yv  (2) 0 {*absnegsf2}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 655:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 656:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 657:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 658:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 659:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 1 in insn 660:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1714 from oldreg=1087, assigning class SSE_REGS to r1714
  660: r1714:SF=r1714:SF*r1087:SF
      REG_DEAD r1087:SF
    Inserting insn reload before:
 1992: r1714:SF=r1087:SF
    Inserting insn reload after:
 1993: r1088:SF=r1714:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 661:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 662:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 663
	 Choosing alt 1 in insn 663:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 664:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 665:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 666:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 667:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1715 from oldreg=248, assigning class SSE_REGS to r1715
  667: r1715:SF=r1715:SF*[frame:DI-0x170]
      REG_DEAD r248:SF
    Inserting insn reload before:
 1994: r1715:SF=r248:SF
    Inserting insn reload after:
 1995: r249:SF=r1715:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 668:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 669:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 670:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 671
	 Choosing alt 1 in insn 671:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 672:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 673:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 674:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 675:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1716 from oldreg=254, assigning class SSE_REGS to r1716
  675: r1716:SF=r1716:SF*[frame:DI-0x174]
      REG_DEAD r254:SF
    Inserting insn reload before:
 1996: r1716:SF=r254:SF
    Inserting insn reload after:
 1997: r255:SF=r1716:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 676:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 677:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 678:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 679
	 Choosing alt 1 in insn 679:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 680:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 681:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 682:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 683:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1717 from oldreg=260, assigning class SSE_REGS to r1717
  683: r1717:SF=r1717:SF*[frame:DI-0x178]
      REG_DEAD r260:SF
    Inserting insn reload before:
 1998: r1717:SF=r260:SF
    Inserting insn reload after:
 1999: r261:SF=r1717:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 684:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 685:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 686:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 687
	 Choosing alt 1 in insn 687:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 688:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 689:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 690:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 691:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1718 from oldreg=266, assigning class SSE_REGS to r1718
  691: r1718:SF=r1718:SF*[frame:DI-0x17c]
      REG_DEAD r266:SF
    Inserting insn reload before:
 2000: r1718:SF=r266:SF
    Inserting insn reload after:
 2001: r267:SF=r1718:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 692:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 693:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 694:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 695
	 Choosing alt 1 in insn 695:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 696:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 697:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 698:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 699:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1719 from oldreg=272, assigning class SSE_REGS to r1719
  699: r1719:SF=r1719:SF*[frame:DI-0x180]
      REG_DEAD r272:SF
    Inserting insn reload before:
 2002: r1719:SF=r272:SF
    Inserting insn reload after:
 2003: r273:SF=r1719:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 700:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 701:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 702:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 703
	 Choosing alt 1 in insn 703:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 704:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 705:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 706:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 707:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1720 from oldreg=278, assigning class SSE_REGS to r1720
  707: r1720:SF=r1720:SF*[frame:DI-0x184]
      REG_DEAD r278:SF
    Inserting insn reload before:
 2004: r1720:SF=r278:SF
    Inserting insn reload after:
 2005: r279:SF=r1720:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 708:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 709:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 710:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 711
	 Choosing alt 1 in insn 711:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 712:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 713:  (0) =v  (1) vm {*sqrtsf2_sse}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 714:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 715:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 716:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 717
	 Choosing alt 1 in insn 717:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 718:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 719:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 720:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 721:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 722
	 Choosing alt 1 in insn 722:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 723:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 724:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 725:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 726:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 727
	 Choosing alt 1 in insn 727:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 728:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 729:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 730:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 731:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 732
	 Choosing alt 1 in insn 732:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 733:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 734:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 735:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 736:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 737
	 Choosing alt 1 in insn 737:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 738:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 739:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 740:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 741:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 742
	 Choosing alt 1 in insn 742:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 743:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 744:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 745:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 746:  (0) v  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 747:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 748:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 749:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 750:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 751:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 752
	 Choosing alt 1 in insn 752:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 753:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 754:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 755:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 756:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 757:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 758:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 759:  (0) v  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 760:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 761:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 762:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 763:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 764:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 765
	 Choosing alt 1 in insn 765:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 766:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 767:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 768:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 769:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 770:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 771:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 772:  (0) v  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 773:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 774:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 775:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 776:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 777:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 778
	 Choosing alt 1 in insn 778:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 779:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 780:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 781:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 782:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 783:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 784:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 785:  (0) v  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 786:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 787:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 788:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 789:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 790:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 791
	 Choosing alt 1 in insn 791:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 792:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 793:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 794:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 795:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 796:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 797:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 798:  (0) v  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 799:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 800:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 801:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 802:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 803:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 804
	 Choosing alt 1 in insn 804:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 805:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 806:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 807:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=6,losers=1,rld_nregs=1
	 Choosing alt 2 in insn 808:  (0) x  (1) 0  (2) xm {*fop_sf_1}
      Creating newreg=1721 from oldreg=323, assigning class SSE_REGS to r1721
  808: r1721:SF=r1721:SF/r324:SF
      REG_DEAD r324:SF
      REG_DEAD r323:SF
    Inserting insn reload before:
 2006: r1721:SF=r323:SF
    Inserting insn reload after:
 2007: r325:SF=r1721:SF

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 809:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 810:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 811:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 812:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 813:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 814:  (0) x  (1) 0  (2) xm {*fop_sf_1}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 815
	 Choosing alt 1 in insn 815:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 816:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 817:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 818:  (0) v  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 819:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 820:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 821:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 822:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 823:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 824
	 Choosing alt 1 in insn 824:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 825:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 826:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 827:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 828:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 829:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 830:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 831:  (0) v  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 832:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 833:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 834:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 835:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 836:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 837
	 Choosing alt 1 in insn 837:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 838:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 839:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 840:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 841:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 842:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 843:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 844:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 845:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 846:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=6,losers=1,rld_nregs=1
	 Choosing alt 2 in insn 847:  (0) x  (1) 0  (2) xm {*fop_sf_1}
      Creating newreg=1722 from oldreg=1372, assigning class SSE_REGS to r1722
  847: r1722:SF=r1722:SF/r1092:SF
      REG_DEAD r1372:SF
      REG_DEAD r1092:SF
    Inserting insn reload before:
 2008: r1722:SF=r1372:SF
    Inserting insn reload after:
 2009: r1371:SF=r1722:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 848:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 849:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 850:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 851:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 852:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=6,losers=1,rld_nregs=1
	 Choosing alt 2 in insn 853:  (0) x  (1) 0  (2) xm {*fop_sf_1}
      Creating newreg=1723 from oldreg=1375, assigning class SSE_REGS to r1723
  853: r1723:SF=r1723:SF/r1094:SF
      REG_DEAD r1375:SF
      REG_DEAD r1094:SF
    Inserting insn reload before:
 2010: r1723:SF=r1375:SF
    Inserting insn reload after:
 2011: r1374:SF=r1723:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 854:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 855:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 856:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 857:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 858:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=6,losers=1,rld_nregs=1
	 Choosing alt 2 in insn 859:  (0) x  (1) 0  (2) xm {*fop_sf_1}
      Creating newreg=1724 from oldreg=1378, assigning class SSE_REGS to r1724
  859: r1724:SF=r1724:SF/r1096:SF
      REG_DEAD r1378:SF
      REG_DEAD r1096:SF
    Inserting insn reload before:
 2012: r1724:SF=r1378:SF
    Inserting insn reload after:
 2013: r1377:SF=r1724:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 860:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 861:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 862:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 863:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 864:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=6,losers=1,rld_nregs=1
	 Choosing alt 2 in insn 865:  (0) x  (1) 0  (2) xm {*fop_sf_1}
      Creating newreg=1725 from oldreg=1381, assigning class SSE_REGS to r1725
  865: r1725:SF=r1725:SF/r1098:SF
      REG_DEAD r1381:SF
      REG_DEAD r1098:SF
    Inserting insn reload before:
 2014: r1725:SF=r1381:SF
    Inserting insn reload after:
 2015: r1380:SF=r1725:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 866:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 867:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 868:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 869:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 870:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=6,losers=1,rld_nregs=1
	 Choosing alt 2 in insn 871:  (0) x  (1) 0  (2) xm {*fop_sf_1}
      Creating newreg=1726 from oldreg=1384, assigning class SSE_REGS to r1726
  871: r1726:SF=r1726:SF/r1100:SF
      REG_DEAD r1384:SF
      REG_DEAD r1100:SF
    Inserting insn reload before:
 2016: r1726:SF=r1384:SF
    Inserting insn reload after:
 2017: r1383:SF=r1726:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 872:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 873:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 874:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 875:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 876:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=6,losers=1,rld_nregs=1
	 Choosing alt 2 in insn 877:  (0) x  (1) 0  (2) xm {*fop_sf_1}
      Creating newreg=1727 from oldreg=1387, assigning class SSE_REGS to r1727
  877: r1727:SF=r1727:SF/r1102:SF
      REG_DEAD r1387:SF
      REG_DEAD r1102:SF
    Inserting insn reload before:
 2018: r1727:SF=r1387:SF
    Inserting insn reload after:
 2019: r1386:SF=r1727:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 878:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 879:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 880:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 881:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 882:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=6,losers=1,rld_nregs=1
	 Choosing alt 2 in insn 883:  (0) x  (1) 0  (2) xm {*fop_sf_1}
      Creating newreg=1728 from oldreg=1390, assigning class SSE_REGS to r1728
  883: r1728:SF=r1728:SF/r1104:SF
      REG_DEAD r1390:SF
      REG_DEAD r1104:SF
    Inserting insn reload before:
 2020: r1728:SF=r1390:SF
    Inserting insn reload after:
 2021: r1389:SF=r1728:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 884:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 885:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 886:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 887:  (0) v  (1) vm {*cmpiusf}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 893:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 894:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 895:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 896:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 897:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 898:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 899:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 900:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 901:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 902:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 903:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 904:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 905:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 906:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 909:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 910:  (0) x  (1) 0  (2) xm {*fop_sf_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 911:  (0) =v  (1) vm {*sqrtsf2_sse}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 912:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=6,losers=1,rld_nregs=1
	 Choosing alt 2 in insn 913:  (0) x  (1) 0  (2) xm {*fop_sf_1}
      Creating newreg=1729 from oldreg=1401, assigning class SSE_REGS to r1729
  913: r1729:SF=r1729:SF/r346:SF
      REG_DEAD r1401:SF
      REG_DEAD r346:SF
    Inserting insn reload before:
 2022: r1729:SF=r1401:SF
    Inserting insn reload after:
 2023: r1400:SF=r1729:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 914:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 915:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 916:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 917
	 Choosing alt 1 in insn 917:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 918:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 919:  (0) x  (1) 0  (2) xm {*fop_sf_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 921:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 922:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 923:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 924:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 925:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 926:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 927:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 928:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 929:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 930:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 931:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 932:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 933:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 934:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 935:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 936:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 937:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 938:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 939:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 940:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 941:  (0) =v  (1) vm {*sqrtsf2_sse}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 942:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 943:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 944:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 945:  (0) v  (1) vm {*cmpiusf}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 946:  (0) =qm {*setcc_qi}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 947:  (0) v  (1) vm {*cmpiusf}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 948:  (0) =qm {*setcc_qi}
          alt=0,overall=6,losers=1,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=1,overall=13,losers=1 -- refuse
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 949
	 Choosing alt 0 in insn 949:  (0) =q  (1) %0  (2) qmn {*iorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 950:  (0) q {*cmpqi_ccno_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 953:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 956:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 957:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 958:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 959:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 961:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 962:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 963:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 964:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 965:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 966:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 968:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 969:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 970:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 971:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 972:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 973:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 975:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 976:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 977:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 978:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 979:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 980:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 982:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 983:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 984:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 985:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 986:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 987:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 989:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 990:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 991:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 992:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 993:  (0) v  (1) m {*movsf_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 994:  (0) x  (1) 0  (2) xm {*fop_sf_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 996:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 997:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 998:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 999:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1000:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1001:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1002:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1003:  (0) v  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1004:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1005:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1006:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1007:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1008:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1009:  (0) v  (1) vm {*cmpiusf}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1015:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1016:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1017:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1018:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1019:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1020:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1021:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1022:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1023:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1024:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1025:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1026:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1027:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1028:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1029:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1030:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1031:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1032:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1033:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1034:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1035:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1036:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1037:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1038:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1039:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1040:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1041:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1042:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1043:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1044:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1045:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1046:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1047:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1048:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1049:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1050:  (0) r  (1) r  (2) le {*adddi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1051:  (0) r  (1) r  (2) le {*adddi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1052:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1053:  (0) =r  (1) %0  (2) rme {*adddi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1054:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-8)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1055:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-8)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1056:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1057:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-16)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1058:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-24)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1059:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-24)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1060:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-32)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1061:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-40)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1062:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-48)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1063:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-56)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1070:  (0) q  (1) qn {*movqi_internal} (sp_off=-64)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1071:  (0) rBwBz {*call} (sp_off=-64)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1072:  (0) =r  (1) %0  (2) rme {*adddi_1} (sp_off=-64)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1077:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1078:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1079:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1080:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1081:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1082:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1083:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1084:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1085:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1086:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1087:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1088:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1089:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1090:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1091:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1092:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1093:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1094:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1095:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1096:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1097:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1098:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1099:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1100:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1101:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1102:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1103:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1104:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1105:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1106:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1107:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1108:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1109:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1110:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1111:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1112:  (0) r  (1) r  (2) le {*adddi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1113:  (0) r  (1) r  (2) le {*adddi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1114:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1115:  (0) =r  (1) %0  (2) rme {*adddi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1116:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-8)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1117:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-8)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1118:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1119:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-16)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1120:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-24)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1121:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-24)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1122:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-32)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1123:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-40)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1124:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-48)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1125:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-56)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1132:  (0) q  (1) qn {*movqi_internal} (sp_off=-64)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1133:  (0) rBwBz {*call} (sp_off=-64)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1134:  (0) =r  (1) %0  (2) rme {*adddi_1} (sp_off=-64)
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1137:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1138:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1139:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1140:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1141:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1142:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1143:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1144:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1145
	 Choosing alt 1 in insn 1145:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1146:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1147:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1148:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1149:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1150:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1151:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1152:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1153:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1154:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1155
	 Choosing alt 1 in insn 1155:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1156:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1157:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1158:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1159:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1160:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1161:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1162:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1163:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1164:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1165
	 Choosing alt 1 in insn 1165:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1166:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1167:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1168:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1169:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1170:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1171:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1172:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1173:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1174:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1175
	 Choosing alt 1 in insn 1175:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1176:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1177:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1178:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1730 from oldreg=446, assigning class SSE_REGS to r1730
 1178: r1730:SF=r1730:SF*[frame:DI-0x144]
      REG_DEAD r446:SF
    Inserting insn reload before:
 2024: r1730:SF=r446:SF
    Inserting insn reload after:
 2025: r447:SF=r1730:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1179:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1180:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1181:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1182:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1183:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1184
	 Choosing alt 1 in insn 1184:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1185:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1186:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1187:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1731 from oldreg=453, assigning class SSE_REGS to r1731
 1187: r1731:SF=r1731:SF*[frame:DI-0x148]
      REG_DEAD r453:SF
    Inserting insn reload before:
 2026: r1731:SF=r453:SF
    Inserting insn reload after:
 2027: r454:SF=r1731:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1188:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1189:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1190:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1191:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1192:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1193
	 Choosing alt 1 in insn 1193:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1194:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1195:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1196:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1197:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1198:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1199:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1200:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1203:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1204:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1205:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1206:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1207:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1208:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1209:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1210:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1211:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1212:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1213:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1214:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1215:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1216:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1217:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1218:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1219:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=6,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2,overall=6,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1220:  (0) r  (1) r  (2) le {*adddi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1221:  (0) r  (1) r  (2) le {*adddi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1222:  (0) r  (1) r  (2) le {*adddi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1223:  (0) r  (1) r  (2) le {*adddi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1224:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1225:  (0) =<  (1) re*m {*pushdi2_rex64}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1226:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-8)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1227:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-8)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1228:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-16)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1229:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-16)
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1230:  (0) r  (1) r  (2) le {*adddi_1} (sp_off=-24)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1231:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-24)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1238:  (0) q  (1) qn {*movqi_internal} (sp_off=-32)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1239:  (0) rBwBz {*call} (sp_off=-32)
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 1240:  (0) =r  (1) %0  (2) rme {*adddi_1} (sp_off=-32)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1241:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1242:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1243:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1244:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1245:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1246:  (0) v  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1247:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1248:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1249:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1250
	 Choosing alt 1 in insn 1250:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1251:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1252:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1253:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1254:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1255:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1732 from oldreg=480, assigning class SSE_REGS to r1732
 1255: r1732:SF=r1732:SF+[frame:DI-0x40]
      REG_DEAD r480:SF
    Inserting insn reload before:
 2028: r1732:SF=r480:SF
    Inserting insn reload after:
 2029: r481:SF=r1732:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1256:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1257:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1258
	 Choosing alt 1 in insn 1258:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1259:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1260:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1261:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1262:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1733 from oldreg=485, assigning class SSE_REGS to r1733
 1262: r1733:SF=r1733:SF+[frame:DI-0x3c]
      REG_DEAD r485:SF
    Inserting insn reload before:
 2030: r1733:SF=r485:SF
    Inserting insn reload after:
 2031: r486:SF=r1733:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1263:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1264:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1265
	 Choosing alt 1 in insn 1265:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1266:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1267:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1268:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1269:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1734 from oldreg=490, assigning class SSE_REGS to r1734
 1269: r1734:SF=r1734:SF+[frame:DI-0x34]
      REG_DEAD r490:SF
    Inserting insn reload before:
 2032: r1734:SF=r490:SF
    Inserting insn reload after:
 2033: r491:SF=r1734:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1270:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1271:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1272
	 Choosing alt 1 in insn 1272:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1273:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1274:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1275:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1276:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1277:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1278:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1735 from oldreg=497, assigning class SSE_REGS to r1735
 1278: r1735:SF=r1735:SF+[frame:DI-0x38]
      REG_DEAD r497:SF
    Inserting insn reload before:
 2034: r1735:SF=r497:SF
    Inserting insn reload after:
 2035: r498:SF=r1735:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1279:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1280:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1281
	 Choosing alt 1 in insn 1281:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1282:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1283:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1284:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1285:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1736 from oldreg=502, assigning class SSE_REGS to r1736
 1285: r1736:SF=r1736:SF+[frame:DI-0x228]
      REG_DEAD r502:SF
    Inserting insn reload before:
 2036: r1736:SF=r502:SF
    Inserting insn reload after:
 2037: r503:SF=r1736:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1286:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1287:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1288
	 Choosing alt 1 in insn 1288:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1289:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1290:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1291:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1292:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1737 from oldreg=507, assigning class SSE_REGS to r1737
 1292: r1737:SF=r1737:SF+[frame:DI-0x22c]
      REG_DEAD r507:SF
    Inserting insn reload before:
 2038: r1737:SF=r507:SF
    Inserting insn reload after:
 2039: r508:SF=r1737:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1293:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1294:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1295
	 Choosing alt 1 in insn 1295:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1296:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1299:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1300:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1301:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1302
	 Choosing alt 1 in insn 1302:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1303:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1304:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1305:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1306:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1307:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1308:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1309:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1310:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1311:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1738 from oldreg=1526, assigning class SSE_REGS to r1738
 1311: r1738:SF=r1738:SF*[frame:DI-0x1bc]
      REG_DEAD r1526:SF
    Inserting insn reload before:
 2040: r1738:SF=r1526:SF
    Inserting insn reload after:
 2041: r516:SF=r1738:SF

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1312:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1313:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1314:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1315:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1316:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1317:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1318
	 Choosing alt 1 in insn 1318:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1319:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1320:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1321:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1322:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1323:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1324:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1325
	 Choosing alt 1 in insn 1325:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1326:  (0) x  (1) 0  (2) xm {*fop_sf_1}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1328
	 Choosing alt 1 in insn 1328:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1329:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1330:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1331:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1739 from oldreg=1532, assigning class SSE_REGS to r1739
 1331: r1739:SF=r1739:SF*[frame:DI-0x1c0]
      REG_DEAD r1532:SF
    Inserting insn reload before:
 2042: r1739:SF=r1532:SF
    Inserting insn reload after:
 2043: r529:SF=r1739:SF

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1332:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1333:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1334:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1335:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1336:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1337:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1338
	 Choosing alt 1 in insn 1338:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1339:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1340:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1341:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1342:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1343:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1344:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1345
	 Choosing alt 1 in insn 1345:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1346:  (0) x  (1) 0  (2) xm {*fop_sf_1}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1348:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1349:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1350:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1740 from oldreg=1537, assigning class SSE_REGS to r1740
 1350: r1740:SF=r1740:SF*[frame:DI-0x1bc]
      REG_DEAD r1537:SF
    Inserting insn reload before:
 2044: r1740:SF=r1537:SF
    Inserting insn reload after:
 2045: r543:SF=r1740:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1351:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1352:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1353
	 Choosing alt 1 in insn 1353:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1354:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1355:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=6,losers=1,rld_nregs=1
	 Choosing alt 2 in insn 1356:  (0) x  (1) 0  (2) xm {*fop_sf_1}
      Creating newreg=1741 from oldreg=546, assigning class SSE_REGS to r1741
 1356: r1741:SF=r1741:SF-r548:SF
      REG_DEAD r548:SF
      REG_DEAD r546:SF
    Inserting insn reload before:
 2046: r1741:SF=r546:SF
    Inserting insn reload after:
 2047: r549:SF=r1741:SF

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1357:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1358:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1359:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1360:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1361:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1362:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1363
	 Choosing alt 1 in insn 1363:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1364:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1365:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1366:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1367:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1368:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1369:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1370:  (0) x  (1) 0  (2) xm {*fop_sf_1}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1372
	 Choosing alt 1 in insn 1372:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1373
	 Choosing alt 1 in insn 1373:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1374:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1375:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1376:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1742 from oldreg=1543, assigning class SSE_REGS to r1742
 1376: r1742:SF=r1742:SF*[frame:DI-0x1c4]
      REG_DEAD r1543:SF
    Inserting insn reload before:
 2048: r1742:SF=r1543:SF
    Inserting insn reload after:
 2049: r562:SF=r1742:SF

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1377:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1378:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1379:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1380:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1381:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1382:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1383
	 Choosing alt 1 in insn 1383:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1384:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1385:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1386:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1387:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1388:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1389:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1390
	 Choosing alt 1 in insn 1390:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1391:  (0) x  (1) 0  (2) xm {*fop_sf_1}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1393:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1394:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1395:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1743 from oldreg=1548, assigning class SSE_REGS to r1743
 1395: r1743:SF=r1743:SF*[frame:DI-0x1bc]
      REG_DEAD r1548:SF
    Inserting insn reload before:
 2050: r1743:SF=r1548:SF
    Inserting insn reload after:
 2051: r576:SF=r1743:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1396:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1397:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1398
	 Choosing alt 1 in insn 1398:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1399:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1400:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=6,losers=1,rld_nregs=1
	 Choosing alt 2 in insn 1401:  (0) x  (1) 0  (2) xm {*fop_sf_1}
      Creating newreg=1744 from oldreg=579, assigning class SSE_REGS to r1744
 1401: r1744:SF=r1744:SF-r581:SF
      REG_DEAD r581:SF
      REG_DEAD r579:SF
    Inserting insn reload before:
 2052: r1744:SF=r579:SF
    Inserting insn reload after:
 2053: r582:SF=r1744:SF

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1402:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1403:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1404:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1405:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1406:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1407:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1408
	 Choosing alt 1 in insn 1408:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1409:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1410:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1411:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1412:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1413:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1414:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1415:  (0) x  (1) 0  (2) xm {*fop_sf_1}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1417
	 Choosing alt 1 in insn 1417:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1418
	 Choosing alt 1 in insn 1418:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1419:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1420:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1421:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1745 from oldreg=1554, assigning class SSE_REGS to r1745
 1421: r1745:SF=r1745:SF*[frame:DI-0x1c8]
      REG_DEAD r1554:SF
    Inserting insn reload before:
 2054: r1745:SF=r1554:SF
    Inserting insn reload after:
 2055: r595:SF=r1745:SF

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1422:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1423:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1424:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1425:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1426:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1427:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1428
	 Choosing alt 1 in insn 1428:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1429:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1430:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1431:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1432:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1433:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1434:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1435
	 Choosing alt 1 in insn 1435:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1436:  (0) x  (1) 0  (2) xm {*fop_sf_1}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1438:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1439:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1440:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1746 from oldreg=1559, assigning class SSE_REGS to r1746
 1440: r1746:SF=r1746:SF*[frame:DI-0x1bc]
      REG_DEAD r1559:SF
    Inserting insn reload before:
 2056: r1746:SF=r1559:SF
    Inserting insn reload after:
 2057: r609:SF=r1746:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1441:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1442:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1443
	 Choosing alt 1 in insn 1443:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1444:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1445:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=6,losers=1,rld_nregs=1
	 Choosing alt 2 in insn 1446:  (0) x  (1) 0  (2) xm {*fop_sf_1}
      Creating newreg=1747 from oldreg=612, assigning class SSE_REGS to r1747
 1446: r1747:SF=r1747:SF-r614:SF
      REG_DEAD r614:SF
      REG_DEAD r612:SF
    Inserting insn reload before:
 2058: r1747:SF=r612:SF
    Inserting insn reload after:
 2059: r615:SF=r1747:SF

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1447:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1448:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1449:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1450:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1451:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1452:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1453
	 Choosing alt 1 in insn 1453:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1454:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1455:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1456:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1457:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1458:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1459:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1460:  (0) x  (1) 0  (2) xm {*fop_sf_1}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1462
	 Choosing alt 1 in insn 1462:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1463
	 Choosing alt 1 in insn 1463:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1464:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1465:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1466:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1748 from oldreg=1565, assigning class SSE_REGS to r1748
 1466: r1748:SF=r1748:SF*[frame:DI-0x1cc]
      REG_DEAD r1565:SF
    Inserting insn reload before:
 2060: r1748:SF=r1565:SF
    Inserting insn reload after:
 2061: r628:SF=r1748:SF

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1467:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1468:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1469:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1470:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1471:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1472:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1473
	 Choosing alt 1 in insn 1473:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1474:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1475:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1476:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1477:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1478:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1479:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1480
	 Choosing alt 1 in insn 1480:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1481:  (0) x  (1) 0  (2) xm {*fop_sf_1}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1483:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1484:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1485:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1749 from oldreg=1570, assigning class SSE_REGS to r1749
 1485: r1749:SF=r1749:SF*[frame:DI-0x1bc]
      REG_DEAD r1570:SF
    Inserting insn reload before:
 2062: r1749:SF=r1570:SF
    Inserting insn reload after:
 2063: r642:SF=r1749:SF

            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1486:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1487:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1488
	 Choosing alt 1 in insn 1488:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1489:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1490:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=6,losers=1,rld_nregs=1
	 Choosing alt 2 in insn 1491:  (0) x  (1) 0  (2) xm {*fop_sf_1}
      Creating newreg=1750 from oldreg=645, assigning class SSE_REGS to r1750
 1491: r1750:SF=r1750:SF-r647:SF
      REG_DEAD r647:SF
      REG_DEAD r645:SF
    Inserting insn reload before:
 2064: r1750:SF=r645:SF
    Inserting insn reload after:
 2065: r648:SF=r1750:SF

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1492:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1493:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1494:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1495:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1496:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1497:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1498
	 Choosing alt 1 in insn 1498:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1499:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1500:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1501:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1502:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1503:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1504:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1505:  (0) x  (1) 0  (2) xm {*fop_sf_1}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1507
	 Choosing alt 1 in insn 1507:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1508:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1509:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1510:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1511:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1512
	 Choosing alt 1 in insn 1512:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1513:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
      Creating newreg=1751 from oldreg=663, assigning class SSE_REGS to r1751
 1513: r1751:SF=r1751:SF*[frame:DI-0x1bc]
      REG_DEAD r663:SF
    Inserting insn reload before:
 2066: r1751:SF=r663:SF
    Inserting insn reload after:
 2067: r664:SF=r1751:SF

          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1514:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1515:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1516:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1517:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1518:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1519:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1520
	 Choosing alt 1 in insn 1520:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1521:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1522:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1523:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1524:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1525:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1526:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1527
	 Choosing alt 1 in insn 1527:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1528:  (0) x  (1) 0  (2) xm {*fop_sf_1}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1530
	 Choosing alt 1 in insn 1530:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1531
	 Choosing alt 1 in insn 1531:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1532:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1533:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1534:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1535:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1536:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1537:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1538:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1539:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1540:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1541:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1542:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1543:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1544:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1545:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1546:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1547:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1548
	 Choosing alt 1 in insn 1548:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1549
	 Choosing alt 1 in insn 1549:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1551:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1552:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1553:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1554:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1555:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1556:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1557:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1558:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1559:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1560:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1561:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1562:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1563:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1564:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1565:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1566:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1567:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1568
	 Choosing alt 1 in insn 1568:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1569
	 Choosing alt 1 in insn 1569:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1571
	 Choosing alt 1 in insn 1571:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1572:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1573:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1574:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1575:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1576:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1577:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1578:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1579:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1580:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1581:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1582:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1583:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1584:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1585:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1586:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1587:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1588:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1589:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1590:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1591:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1592:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1593
	 Choosing alt 1 in insn 1593:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1595:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1596
	 Choosing alt 1 in insn 1596:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1597:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1598:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1599:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1600:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1601:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1602:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1603:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1604:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1605:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1606:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1607:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1608:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1609:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1610:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1611:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1612:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1613
	 Choosing alt 1 in insn 1613:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1614
	 Choosing alt 1 in insn 1614:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1616
	 Choosing alt 1 in insn 1616:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1617:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1618:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1619:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1620:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1621:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1622:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1623:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1624:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1625:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1626:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1627:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1628:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1629:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1630:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1631:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1632:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1633:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1634:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1635:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1636:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1637:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1638
	 Choosing alt 1 in insn 1638:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1640:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1641
	 Choosing alt 1 in insn 1641:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1642:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1643:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1644:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1645:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1646:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1647:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1648:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1649:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1650:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1651:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1652:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1653:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1654:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1655:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1656:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1657:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1658
	 Choosing alt 1 in insn 1658:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1659
	 Choosing alt 1 in insn 1659:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1661
	 Choosing alt 1 in insn 1661:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1662:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1663:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1664:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1665:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1666:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1667:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1668:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1669:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1670:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1671:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1672:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1673:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1674:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1675:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1676:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1677:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1678:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1679:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1680:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1681:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1682:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1683
	 Choosing alt 1 in insn 1683:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1685:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1686
	 Choosing alt 1 in insn 1686:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1687:  (0) m  (1) v {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1688:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1689:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1690:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1691:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1692:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1693:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1694:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1695:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1696:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1697:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1698:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1699:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1700:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1701:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1702:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1703
	 Choosing alt 1 in insn 1703:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1704
	 Choosing alt 1 in insn 1704:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1706
	 Choosing alt 1 in insn 1706:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1707:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1708:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1709:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1710:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1711:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1712:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1713:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1714:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1715:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1716:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1717:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1718:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1719:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1720:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1721:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1722:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1723:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1724:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1725:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1726:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1727:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1728
	 Choosing alt 1 in insn 1728:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1730:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1731:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1732:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1733:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1734:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1735
	 Choosing alt 1 in insn 1735:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1736:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1737:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1738:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1739:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1740:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1741:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1742:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1743:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1744:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1745:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1746:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1747:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1748:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1749:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1750
	 Choosing alt 1 in insn 1750:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1751
	 Choosing alt 1 in insn 1751:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1753:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1754
	 Choosing alt 1 in insn 1754:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1755:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1756:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1757:  (0) v  (1) m {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1758:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1759:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1760:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1761:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1762:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1763:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1764:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1765:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1766:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1767
	 Choosing alt 1 in insn 1767:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1768:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1769:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1770:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1771:  (0) v  (1) m {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1772:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1773:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1774:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1775:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1776:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1777:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1778:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1779:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1780:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1781
	 Choosing alt 1 in insn 1781:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1782:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1783:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1784:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1785:  (0) v  (1) m {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1786:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1787:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1788:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1789:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1790:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1791:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1792:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1793:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1794:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1795
	 Choosing alt 1 in insn 1795:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1796:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1797:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1798:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1799:  (0) v  (1) m {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1800:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1801:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1802:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1803:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1804:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1805:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1806:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1807:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1808:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1809
	 Choosing alt 1 in insn 1809:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1810:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1811:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1812:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1813:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1814:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1815:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1816:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1817:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1818:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1819:  (0) v  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1820:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1821:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1822:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1823:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1824:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1825:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1826:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1827:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1828:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1829:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1830:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1831:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1832:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1833:  (0) v  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1834:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1835:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1836:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1837:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1838:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1839:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1840:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1841:  (0) v  (1) m {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1842:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1843:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1844:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1845:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1846:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1847:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1848:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1849:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1850:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1851:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1852:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1853:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1854:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1855:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1856:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1857
	 Choosing alt 1 in insn 1857:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1858:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1859:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1860:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1861:  (0) v  (1) m {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1862:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1863:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1864:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1865:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1866:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1867:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1868:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1869:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1870:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1871:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1872:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1873:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1874:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1875:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1876:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1877
	 Choosing alt 1 in insn 1877:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1878:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1879:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1880:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1881:  (0) v  (1) m {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1882:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1883:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1884:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1885:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1886:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1887:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1888:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1889:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1890:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1891:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1892:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1893:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1894:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1895:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1896:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1897
	 Choosing alt 1 in insn 1897:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1898:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1899:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1900:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1901:  (0) v  (1) m {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1902:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1903:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1904:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1905:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1906:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1907:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1908:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1909:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1910:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1911:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1912:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1913:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1914:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1915:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1916:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 1917
	 Choosing alt 1 in insn 1917:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1918:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1919:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1920:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1921:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1922:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1923:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1924:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1925:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1926:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1927:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1928:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1929:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1930:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1931:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1932:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1933:  (0) v  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1934:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1935:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1936:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1937:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1938:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1939:  (0) m  (1) v {*movsf_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1940:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1941:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 1942:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1943:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1944:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1945:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1946:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1947:  (0) v  (1) m {*movsf_internal}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1948:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1949:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1950:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1951:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1952:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=623,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=3,overall=613,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=628,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1953:  (0) v  (1) m {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1954:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1955:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 1956:  (0) r  (1) r  (2) le {*adddi_1}
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=1,overall=6,losers=1 -- refuse
	 Choosing alt 1 in insn 1957:  (0) x  (1) 0  (2) xm {*fop_sf_comm}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1958:  (0) r  (1) rem {*movdi_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=7,overall=21,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1959:  (0) m  (1) v {*movsf_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 1960:  (0) rm  (1) 0  (2) re {*addsi_1}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=1752 from oldreg=202, assigning class GENERAL_REGS to inheritance r1752
    Original reg change 202->1752 (bb4):
 1989: r1752:DI=r1712:DI
    Add original<-inheritance after:
 2068: r202:DI=r1752:DI

    Inheritance reuse change 202->1752 (bb4):
  524: [--sp:DI]=r1752:DI
      REG_DEAD r1752:DI
      REG_ARGS_SIZE 0xc0
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=1753 from oldreg=199, assigning class GENERAL_REGS to inheritance r1753
    Original reg change 199->1753 (bb4):
 1988: r1753:DI=r1711:DI
    Add original<-inheritance after:
 2069: r199:DI=r1753:DI

    Inheritance reuse change 199->1753 (bb4):
  513: [--sp:DI]=r1753:DI
      REG_DEAD r1753:DI
      REG_ARGS_SIZE 0x90
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
      Creating newreg=1754 from oldreg=196, assigning class GENERAL_REGS to inheritance r1754
    Original reg change 196->1754 (bb4):
 1987: r1754:DI=r1710:DI
    Add original<-inheritance after:
 2070: r196:DI=r1754:DI

    Inheritance reuse change 196->1754 (bb4):
  504: [--sp:DI]=r1754:DI
      REG_DEAD r1754:DI
      REG_ARGS_SIZE 0x68
	  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	    Removing dead insn:
  2068: r202:DI=r1752:DI
deleting insn with uid = 2068.
	    Removing dead insn:
  2069: r199:DI=r1753:DI
deleting insn with uid = 2069.
	    Removing dead insn:
  2070: r196:DI=r1754:DI
deleting insn with uid = 2070.
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
EBB 15
EBB 14

********** Pseudo live ranges #1: **********

  BB 14
   Insn 1977: point = 0, n_alt = -1
  BB 15
   Insn 1985: point = 0, n_alt = -1
  BB 3
   Insn 402: point = 0, n_alt = -1
   Insn 401: point = 0, n_alt = 0
   Insn 400: point = 1, n_alt = 0
   Insn 399: point = 2, n_alt = 0
  BB 13
   Insn 1981: point = 3, n_alt = -1
   Insn 1960: point = 3, n_alt = 1
   Insn 1959: point = 3, n_alt = 8
   Insn 1958: point = 4, n_alt = 3
   Insn 1957: point = 5, n_alt = 1
   Insn 1956: point = 7, n_alt = 3
   Insn 1955: point = 9, n_alt = 0
   Insn 1954: point = 11, n_alt = 0
   Insn 1953: point = 12, n_alt = 7
   Insn 1952: point = 14, n_alt = 3
   Insn 1951: point = 15, n_alt = 3
   Insn 1950: point = 17, n_alt = 0
   Insn 1949: point = 19, n_alt = 0
   Insn 1948: point = 20, n_alt = 1
   Insn 1947: point = 22, n_alt = 7
   Insn 1946: point = 24, n_alt = 3
   Insn 1945: point = 25, n_alt = 3
   Insn 1944: point = 27, n_alt = 0
   Insn 1943: point = 29, n_alt = 0
   Insn 1942: point = 30, n_alt = 1
   Insn 1941: point = 32, n_alt = 7
   Insn 1940: point = 34, n_alt = 3
   Insn 1939: point = 35, n_alt = 8
   Insn 1938: point = 36, n_alt = 3
   Insn 1937: point = 37, n_alt = 1
   Insn 1936: point = 39, n_alt = 3
   Insn 1935: point = 41, n_alt = 0
   Insn 1934: point = 43, n_alt = 0
   Insn 1933: point = 44, n_alt = 7
   Insn 1932: point = 46, n_alt = 3
   Insn 1931: point = 47, n_alt = 3
   Insn 1930: point = 49, n_alt = 0
   Insn 1929: point = 51, n_alt = 0
   Insn 1928: point = 52, n_alt = 1
   Insn 1927: point = 54, n_alt = 7
   Insn 1926: point = 56, n_alt = 3
   Insn 1925: point = 57, n_alt = 3
   Insn 1924: point = 59, n_alt = 0
   Insn 1923: point = 61, n_alt = 0
   Insn 1922: point = 62, n_alt = 1
   Insn 1921: point = 64, n_alt = 7
   Insn 1920: point = 66, n_alt = 3
   Insn 1919: point = 67, n_alt = 8
   Insn 1918: point = 68, n_alt = 3
   Insn 1917: point = 69, n_alt = 1
   Insn 1916: point = 71, n_alt = 1
   Insn 1915: point = 73, n_alt = 7
   Insn 1914: point = 75, n_alt = 3
   Insn 1913: point = 76, n_alt = 3
   Insn 1912: point = 78, n_alt = 0
   Insn 1911: point = 80, n_alt = 0
   Insn 1910: point = 81, n_alt = 1
   Insn 1909: point = 83, n_alt = 7
   Insn 1908: point = 85, n_alt = 3
   Insn 1907: point = 86, n_alt = 3
   Insn 1906: point = 88, n_alt = 0
   Insn 1905: point = 90, n_alt = 0
   Insn 1904: point = 91, n_alt = 1
   Insn 1903: point = 93, n_alt = 7
   Insn 1902: point = 95, n_alt = 3
   Insn 1901: point = 96, n_alt = 7
   Insn 1900: point = 98, n_alt = 3
   Insn 1899: point = 99, n_alt = 8
   Insn 1898: point = 100, n_alt = 3
   Insn 1897: point = 101, n_alt = 1
   Insn 1896: point = 103, n_alt = 1
   Insn 1895: point = 105, n_alt = 7
   Insn 1894: point = 107, n_alt = 3
   Insn 1893: point = 108, n_alt = 3
   Insn 1892: point = 110, n_alt = 0
   Insn 1891: point = 112, n_alt = 0
   Insn 1890: point = 113, n_alt = 1
   Insn 1889: point = 115, n_alt = 7
   Insn 1888: point = 117, n_alt = 3
   Insn 1887: point = 118, n_alt = 3
   Insn 1886: point = 120, n_alt = 0
   Insn 1885: point = 122, n_alt = 0
   Insn 1884: point = 123, n_alt = 1
   Insn 1883: point = 125, n_alt = 7
   Insn 1882: point = 127, n_alt = 3
   Insn 1881: point = 128, n_alt = 7
   Insn 1880: point = 130, n_alt = 3
   Insn 1879: point = 131, n_alt = 8
   Insn 1878: point = 132, n_alt = 3
   Insn 1877: point = 133, n_alt = 1
   Insn 1876: point = 135, n_alt = 1
   Insn 1875: point = 137, n_alt = 7
   Insn 1874: point = 139, n_alt = 3
   Insn 1873: point = 140, n_alt = 3
   Insn 1872: point = 142, n_alt = 0
   Insn 1871: point = 144, n_alt = 0
   Insn 1870: point = 145, n_alt = 1
   Insn 1869: point = 147, n_alt = 7
   Insn 1868: point = 149, n_alt = 3
   Insn 1867: point = 150, n_alt = 3
   Insn 1866: point = 152, n_alt = 0
   Insn 1865: point = 154, n_alt = 0
   Insn 1864: point = 155, n_alt = 1
   Insn 1863: point = 157, n_alt = 7
   Insn 1862: point = 159, n_alt = 3
   Insn 1861: point = 160, n_alt = 7
   Insn 1860: point = 162, n_alt = 3
   Insn 1859: point = 163, n_alt = 8
   Insn 1858: point = 164, n_alt = 3
   Insn 1857: point = 165, n_alt = 1
   Insn 1856: point = 167, n_alt = 1
   Insn 1855: point = 169, n_alt = 7
   Insn 1854: point = 171, n_alt = 3
   Insn 1853: point = 172, n_alt = 3
   Insn 1852: point = 174, n_alt = 0
   Insn 1851: point = 176, n_alt = 0
   Insn 1850: point = 177, n_alt = 1
   Insn 1849: point = 179, n_alt = 7
   Insn 1848: point = 181, n_alt = 3
   Insn 1847: point = 182, n_alt = 3
   Insn 1846: point = 184, n_alt = 0
   Insn 1845: point = 186, n_alt = 0
   Insn 1844: point = 187, n_alt = 1
   Insn 1843: point = 189, n_alt = 7
   Insn 1842: point = 191, n_alt = 3
   Insn 1841: point = 192, n_alt = 7
   Insn 1840: point = 194, n_alt = 3
   Insn 1839: point = 195, n_alt = 8
   Insn 1838: point = 196, n_alt = 3
   Insn 1837: point = 197, n_alt = 1
   Insn 1836: point = 199, n_alt = 3
   Insn 1835: point = 201, n_alt = 0
   Insn 1834: point = 203, n_alt = 0
   Insn 1833: point = 204, n_alt = 7
   Insn 1832: point = 206, n_alt = 3
   Insn 1831: point = 207, n_alt = 3
   Insn 1830: point = 209, n_alt = 0
   Insn 1829: point = 211, n_alt = 0
   Insn 1828: point = 212, n_alt = 1
   Insn 1827: point = 214, n_alt = 7
   Insn 1826: point = 216, n_alt = 3
   Insn 1825: point = 217, n_alt = 8
   Insn 1824: point = 218, n_alt = 3
   Insn 1823: point = 219, n_alt = 1
   Insn 1822: point = 221, n_alt = 3
   Insn 1821: point = 223, n_alt = 0
   Insn 1820: point = 225, n_alt = 0
   Insn 1819: point = 226, n_alt = 7
   Insn 1818: point = 228, n_alt = 3
   Insn 1817: point = 229, n_alt = 3
   Insn 1816: point = 231, n_alt = 0
   Insn 1815: point = 233, n_alt = 0
   Insn 1814: point = 234, n_alt = 1
   Insn 1813: point = 236, n_alt = 7
   Insn 1812: point = 238, n_alt = 3
   Insn 1811: point = 239, n_alt = 8
   Insn 1810: point = 240, n_alt = 3
   Insn 1809: point = 241, n_alt = 1
   Insn 1808: point = 243, n_alt = 1
   Insn 1807: point = 245, n_alt = 7
   Insn 1806: point = 247, n_alt = 3
   Insn 1805: point = 248, n_alt = 3
   Insn 1804: point = 250, n_alt = 0
   Insn 1803: point = 252, n_alt = 0
   Insn 1802: point = 253, n_alt = 1
   Insn 1801: point = 255, n_alt = 7
   Insn 1800: point = 257, n_alt = 3
   Insn 1799: point = 258, n_alt = 7
   Insn 1798: point = 260, n_alt = 3
   Insn 1797: point = 261, n_alt = 8
   Insn 1796: point = 262, n_alt = 3
   Insn 1795: point = 263, n_alt = 1
   Insn 1794: point = 265, n_alt = 1
   Insn 1793: point = 267, n_alt = 7
   Insn 1792: point = 269, n_alt = 3
   Insn 1791: point = 270, n_alt = 3
   Insn 1790: point = 272, n_alt = 0
   Insn 1789: point = 274, n_alt = 0
   Insn 1788: point = 275, n_alt = 1
   Insn 1787: point = 277, n_alt = 7
   Insn 1786: point = 279, n_alt = 3
   Insn 1785: point = 280, n_alt = 7
   Insn 1784: point = 282, n_alt = 3
   Insn 1783: point = 283, n_alt = 8
   Insn 1782: point = 284, n_alt = 3
   Insn 1781: point = 285, n_alt = 1
   Insn 1780: point = 287, n_alt = 1
   Insn 1779: point = 289, n_alt = 7
   Insn 1778: point = 291, n_alt = 3
   Insn 1777: point = 292, n_alt = 3
   Insn 1776: point = 294, n_alt = 0
   Insn 1775: point = 296, n_alt = 0
   Insn 1774: point = 297, n_alt = 1
   Insn 1773: point = 299, n_alt = 7
   Insn 1772: point = 301, n_alt = 3
   Insn 1771: point = 302, n_alt = 7
   Insn 1770: point = 304, n_alt = 3
   Insn 1769: point = 305, n_alt = 8
   Insn 1768: point = 306, n_alt = 3
   Insn 1767: point = 307, n_alt = 1
   Insn 1766: point = 309, n_alt = 1
   Insn 1765: point = 311, n_alt = 7
   Insn 1764: point = 313, n_alt = 3
   Insn 1763: point = 314, n_alt = 3
   Insn 1762: point = 316, n_alt = 0
   Insn 1761: point = 318, n_alt = 0
   Insn 1760: point = 319, n_alt = 1
   Insn 1759: point = 321, n_alt = 7
   Insn 1758: point = 323, n_alt = 3
   Insn 1757: point = 324, n_alt = 7
   Insn 1756: point = 326, n_alt = 3
   Insn 1755: point = 327, n_alt = 8
   Insn 1754: point = 328, n_alt = 1
   Insn 1753: point = 330, n_alt = 1
   Insn 1752: point = 332, n_alt = -1
   Insn 1751: point = 334, n_alt = 1
   Insn 1750: point = 336, n_alt = 1
   Insn 1749: point = 338, n_alt = 7
   Insn 1748: point = 339, n_alt = 7
   Insn 1747: point = 341, n_alt = 3
   Insn 1746: point = 342, n_alt = 3
   Insn 1745: point = 344, n_alt = 0
   Insn 1744: point = 346, n_alt = 0
   Insn 1743: point = 347, n_alt = 1
   Insn 1742: point = 349, n_alt = 7
   Insn 1741: point = 350, n_alt = 7
   Insn 1740: point = 352, n_alt = 3
   Insn 1739: point = 353, n_alt = 3
   Insn 1738: point = 355, n_alt = 0
   Insn 1737: point = 357, n_alt = 0
   Insn 1736: point = 358, n_alt = 1
   Insn 1735: point = 360, n_alt = 1
   Insn 1734: point = 362, n_alt = 7
   Insn 1733: point = 363, n_alt = 7
   Insn 1732: point = 365, n_alt = 3
   Insn 1731: point = 366, n_alt = 1
   Insn 1730: point = 368, n_alt = 1
   Insn 1729: point = 370, n_alt = -1
   Insn 1728: point = 372, n_alt = 1
   Insn 1727: point = 374, n_alt = 1
   Insn 1726: point = 376, n_alt = 7
   Insn 1725: point = 378, n_alt = 3
   Insn 1724: point = 379, n_alt = 3
   Insn 1723: point = 381, n_alt = 0
   Insn 1722: point = 383, n_alt = 0
   Insn 1721: point = 384, n_alt = 1
   Insn 1720: point = 386, n_alt = 1
   Insn 1719: point = 388, n_alt = 7
   Insn 1718: point = 390, n_alt = 3
   Insn 1717: point = 391, n_alt = 3
   Insn 1716: point = 393, n_alt = 0
   Insn 1715: point = 395, n_alt = 0
   Insn 1714: point = 396, n_alt = 1
   Insn 1713: point = 398, n_alt = 1
   Insn 1712: point = 400, n_alt = 7
   Insn 1711: point = 401, n_alt = 1
   Insn 1710: point = 403, n_alt = 7
   Insn 1709: point = 404, n_alt = 7
   Insn 1708: point = 405, n_alt = 1
   Insn 1707: point = 407, n_alt = 7
   Insn 1706: point = 408, n_alt = 1
   Insn 1705: point = 410, n_alt = -1
   Insn 1704: point = 412, n_alt = 1
   Insn 1703: point = 414, n_alt = 1
   Insn 1702: point = 416, n_alt = 7
   Insn 1701: point = 417, n_alt = 7
   Insn 1700: point = 419, n_alt = 3
   Insn 1699: point = 420, n_alt = 3
   Insn 1698: point = 422, n_alt = 0
   Insn 1697: point = 424, n_alt = 0
   Insn 1696: point = 425, n_alt = 1
   Insn 1695: point = 427, n_alt = 7
   Insn 1694: point = 428, n_alt = 7
   Insn 1693: point = 430, n_alt = 3
   Insn 1692: point = 431, n_alt = 3
   Insn 1691: point = 433, n_alt = 0
   Insn 1690: point = 435, n_alt = 0
   Insn 1689: point = 436, n_alt = 1
   Insn 1688: point = 438, n_alt = 7
   Insn 1687: point = 439, n_alt = 8
   Insn 1686: point = 440, n_alt = 1
   Insn 1685: point = 442, n_alt = 1
   Insn 1684: point = 444, n_alt = -1
   Insn 1683: point = 446, n_alt = 1
   Insn 1682: point = 448, n_alt = 1
   Insn 1681: point = 450, n_alt = 7
   Insn 1680: point = 452, n_alt = 3
   Insn 1679: point = 453, n_alt = 3
   Insn 1678: point = 455, n_alt = 0
   Insn 1677: point = 457, n_alt = 0
   Insn 1676: point = 458, n_alt = 1
   Insn 1675: point = 460, n_alt = 1
   Insn 1674: point = 462, n_alt = 7
   Insn 1673: point = 464, n_alt = 3
   Insn 1672: point = 465, n_alt = 3
   Insn 1671: point = 467, n_alt = 0
   Insn 1670: point = 469, n_alt = 0
   Insn 1669: point = 470, n_alt = 1
   Insn 1668: point = 472, n_alt = 1
   Insn 1667: point = 474, n_alt = 7
   Insn 1666: point = 475, n_alt = 1
   Insn 1665: point = 477, n_alt = 7
   Insn 1664: point = 478, n_alt = 7
   Insn 1663: point = 479, n_alt = 1
   Insn 1662: point = 481, n_alt = 7
   Insn 1661: point = 482, n_alt = 1
   Insn 1660: point = 484, n_alt = -1
   Insn 1659: point = 486, n_alt = 1
   Insn 1658: point = 488, n_alt = 1
   Insn 1657: point = 490, n_alt = 7
   Insn 1656: point = 491, n_alt = 7
   Insn 1655: point = 493, n_alt = 3
   Insn 1654: point = 494, n_alt = 3
   Insn 1653: point = 496, n_alt = 0
   Insn 1652: point = 498, n_alt = 0
   Insn 1651: point = 499, n_alt = 1
   Insn 1650: point = 501, n_alt = 7
   Insn 1649: point = 502, n_alt = 7
   Insn 1648: point = 504, n_alt = 3
   Insn 1647: point = 505, n_alt = 3
   Insn 1646: point = 507, n_alt = 0
   Insn 1645: point = 509, n_alt = 0
   Insn 1644: point = 510, n_alt = 1
   Insn 1643: point = 512, n_alt = 7
   Insn 1642: point = 513, n_alt = 8
   Insn 1641: point = 514, n_alt = 1
   Insn 1640: point = 516, n_alt = 1
   Insn 1639: point = 518, n_alt = -1
   Insn 1638: point = 520, n_alt = 1
   Insn 1637: point = 522, n_alt = 1
   Insn 1636: point = 524, n_alt = 7
   Insn 1635: point = 526, n_alt = 3
   Insn 1634: point = 527, n_alt = 3
   Insn 1633: point = 529, n_alt = 0
   Insn 1632: point = 531, n_alt = 0
   Insn 1631: point = 532, n_alt = 1
   Insn 1630: point = 534, n_alt = 1
   Insn 1629: point = 536, n_alt = 7
   Insn 1628: point = 538, n_alt = 3
   Insn 1627: point = 539, n_alt = 3
   Insn 1626: point = 541, n_alt = 0
   Insn 1625: point = 543, n_alt = 0
   Insn 1624: point = 544, n_alt = 1
   Insn 1623: point = 546, n_alt = 1
   Insn 1622: point = 548, n_alt = 7
   Insn 1621: point = 549, n_alt = 1
   Insn 1620: point = 551, n_alt = 7
   Insn 1619: point = 552, n_alt = 7
   Insn 1618: point = 553, n_alt = 1
   Insn 1617: point = 555, n_alt = 7
   Insn 1616: point = 556, n_alt = 1
   Insn 1615: point = 558, n_alt = -1
   Insn 1614: point = 560, n_alt = 1
   Insn 1613: point = 562, n_alt = 1
   Insn 1612: point = 564, n_alt = 7
   Insn 1611: point = 565, n_alt = 7
   Insn 1610: point = 567, n_alt = 3
   Insn 1609: point = 568, n_alt = 3
   Insn 1608: point = 570, n_alt = 0
   Insn 1607: point = 572, n_alt = 0
   Insn 1606: point = 573, n_alt = 1
   Insn 1605: point = 575, n_alt = 7
   Insn 1604: point = 576, n_alt = 7
   Insn 1603: point = 578, n_alt = 3
   Insn 1602: point = 579, n_alt = 3
   Insn 1601: point = 581, n_alt = 0
   Insn 1600: point = 583, n_alt = 0
   Insn 1599: point = 584, n_alt = 1
   Insn 1598: point = 586, n_alt = 7
   Insn 1597: point = 587, n_alt = 8
   Insn 1596: point = 588, n_alt = 1
   Insn 1595: point = 590, n_alt = 1
   Insn 1594: point = 592, n_alt = -1
   Insn 1593: point = 594, n_alt = 1
   Insn 1592: point = 596, n_alt = 1
   Insn 1591: point = 598, n_alt = 7
   Insn 1590: point = 600, n_alt = 3
   Insn 1589: point = 601, n_alt = 3
   Insn 1588: point = 603, n_alt = 0
   Insn 1587: point = 605, n_alt = 0
   Insn 1586: point = 606, n_alt = 1
   Insn 1585: point = 608, n_alt = 1
   Insn 1584: point = 610, n_alt = 7
   Insn 1583: point = 612, n_alt = 3
   Insn 1582: point = 613, n_alt = 3
   Insn 1581: point = 615, n_alt = 0
   Insn 1580: point = 617, n_alt = 0
   Insn 1579: point = 618, n_alt = 1
   Insn 1578: point = 620, n_alt = 1
   Insn 1577: point = 622, n_alt = 7
   Insn 1576: point = 623, n_alt = 1
   Insn 1575: point = 625, n_alt = 7
   Insn 1574: point = 626, n_alt = 7
   Insn 1573: point = 627, n_alt = 1
   Insn 1572: point = 629, n_alt = 7
   Insn 1571: point = 630, n_alt = 1
   Insn 1570: point = 632, n_alt = -1
   Insn 1569: point = 634, n_alt = 1
   Insn 1568: point = 636, n_alt = 1
   Insn 1567: point = 638, n_alt = 7
   Insn 1566: point = 639, n_alt = 7
   Insn 1565: point = 641, n_alt = 3
   Insn 1564: point = 642, n_alt = 3
   Insn 1563: point = 644, n_alt = 0
   Insn 1562: point = 646, n_alt = 0
   Insn 1561: point = 647, n_alt = 1
   Insn 1560: point = 649, n_alt = 7
   Insn 1559: point = 650, n_alt = 7
   Insn 1558: point = 652, n_alt = 3
   Insn 1557: point = 653, n_alt = 3
   Insn 1556: point = 655, n_alt = 0
   Insn 1555: point = 657, n_alt = 0
   Insn 1554: point = 658, n_alt = 1
   Insn 1553: point = 660, n_alt = 7
   Insn 1552: point = 661, n_alt = 8
   Insn 1551: point = 662, n_alt = 1
   Insn 1550: point = 664, n_alt = -1
   Insn 1549: point = 666, n_alt = 1
   Insn 1548: point = 668, n_alt = 1
   Insn 1547: point = 670, n_alt = 7
   Insn 1546: point = 671, n_alt = 7
   Insn 1545: point = 673, n_alt = 3
   Insn 1544: point = 674, n_alt = 3
   Insn 1543: point = 676, n_alt = 0
   Insn 1542: point = 678, n_alt = 0
   Insn 1541: point = 679, n_alt = 1
   Insn 1540: point = 681, n_alt = 7
   Insn 1539: point = 682, n_alt = 7
   Insn 1538: point = 684, n_alt = 3
   Insn 1537: point = 685, n_alt = 3
   Insn 1536: point = 687, n_alt = 0
   Insn 1535: point = 689, n_alt = 0
   Insn 1534: point = 690, n_alt = 1
   Insn 1533: point = 692, n_alt = 7
   Insn 1532: point = 693, n_alt = 8
   Insn 1531: point = 694, n_alt = 1
   Insn 1530: point = 696, n_alt = 1
   Insn 1529: point = 698, n_alt = -1
   Insn 1528: point = 700, n_alt = 2
   Insn 1527: point = 702, n_alt = 1
   Insn 1526: point = 704, n_alt = 7
   Insn 1525: point = 705, n_alt = 7
   Insn 1524: point = 707, n_alt = 3
   Insn 1523: point = 708, n_alt = 3
   Insn 1522: point = 710, n_alt = 0
   Insn 1521: point = 712, n_alt = 0
   Insn 1520: point = 713, n_alt = 1
   Insn 1519: point = 715, n_alt = 7
   Insn 1518: point = 716, n_alt = 7
   Insn 1517: point = 718, n_alt = 3
   Insn 1516: point = 719, n_alt = 3
   Insn 1515: point = 721, n_alt = 0
   Insn 1514: point = 723, n_alt = 0
   Insn 2067: point = 724, n_alt = -1
	Hard reg 23 is preferable by r1751 with profit 1
   Insn 1513: point = 726, n_alt = 1
   Insn 2066: point = 726, n_alt = -1
	Hard reg 23 is preferable by r1751 with profit 1
	Hard reg 21 is preferable by r1751 with profit 1
   Insn 1512: point = 728, n_alt = 1
   Insn 1511: point = 730, n_alt = 7
   Insn 1510: point = 731, n_alt = 7
   Insn 1509: point = 733, n_alt = 3
   Insn 1508: point = 734, n_alt = 1
   Insn 1507: point = 736, n_alt = 1
   Insn 1506: point = 738, n_alt = -1
   Insn 1505: point = 740, n_alt = 2
   Insn 1504: point = 742, n_alt = 1
   Insn 1503: point = 744, n_alt = 7
   Insn 1502: point = 746, n_alt = 3
   Insn 1501: point = 747, n_alt = 3
   Insn 1500: point = 749, n_alt = 0
   Insn 1499: point = 751, n_alt = 0
   Insn 1498: point = 752, n_alt = 1
   Insn 1497: point = 754, n_alt = 1
   Insn 1496: point = 756, n_alt = 7
   Insn 1495: point = 758, n_alt = 3
   Insn 1494: point = 759, n_alt = 3
   Insn 1493: point = 761, n_alt = 0
   Insn 1492: point = 763, n_alt = 0
   Insn 2065: point = 764, n_alt = -1
	Hard reg 24 is preferable by r1750 with profit 1
   Insn 1491: point = 766, n_alt = 2
   Insn 2064: point = 767, n_alt = -1
	Hard reg 24 is preferable by r1750 with profit 1
	Hard reg 21 is preferable by r1750 with profit 1
   Insn 1490: point = 769, n_alt = 1
   Insn 1489: point = 771, n_alt = 7
   Insn 1488: point = 772, n_alt = 1
   Insn 1487: point = 774, n_alt = 7
   Insn 1486: point = 775, n_alt = 7
   Insn 2063: point = 776, n_alt = -1
	Hard reg 23 is preferable by r1749 with profit 1
   Insn 1485: point = 778, n_alt = 1
   Insn 2062: point = 778, n_alt = -1
	Hard reg 23 is preferable by r1749 with profit 1
	Hard reg 21 is preferable by r1749 with profit 1
   Insn 1484: point = 780, n_alt = 7
   Insn 1483: point = 781, n_alt = 1
   Insn 1482: point = 783, n_alt = -1
   Insn 1481: point = 785, n_alt = 2
   Insn 1480: point = 787, n_alt = 1
   Insn 1479: point = 789, n_alt = 7
   Insn 1478: point = 790, n_alt = 7
   Insn 1477: point = 792, n_alt = 3
   Insn 1476: point = 793, n_alt = 3
   Insn 1475: point = 795, n_alt = 0
   Insn 1474: point = 797, n_alt = 0
   Insn 1473: point = 798, n_alt = 1
   Insn 1472: point = 800, n_alt = 7
   Insn 1471: point = 801, n_alt = 7
   Insn 1470: point = 803, n_alt = 3
   Insn 1469: point = 804, n_alt = 3
   Insn 1468: point = 806, n_alt = 0
   Insn 1467: point = 808, n_alt = 0
   Insn 2061: point = 809, n_alt = -1
	Hard reg 22 is preferable by r1748 with profit 1
   Insn 1466: point = 811, n_alt = 1
   Insn 2060: point = 811, n_alt = -1
	Hard reg 22 is preferable by r1748 with profit 1
	Hard reg 21 is preferable by r1748 with profit 1
   Insn 1465: point = 813, n_alt = 7
   Insn 1464: point = 814, n_alt = 8
   Insn 1463: point = 815, n_alt = 1
   Insn 1462: point = 817, n_alt = 1
   Insn 1461: point = 819, n_alt = -1
   Insn 1460: point = 821, n_alt = 2
   Insn 1459: point = 823, n_alt = 1
   Insn 1458: point = 825, n_alt = 7
   Insn 1457: point = 827, n_alt = 3
   Insn 1456: point = 828, n_alt = 3
   Insn 1455: point = 830, n_alt = 0
   Insn 1454: point = 832, n_alt = 0
   Insn 1453: point = 833, n_alt = 1
   Insn 1452: point = 835, n_alt = 1
   Insn 1451: point = 837, n_alt = 7
   Insn 1450: point = 839, n_alt = 3
   Insn 1449: point = 840, n_alt = 3
   Insn 1448: point = 842, n_alt = 0
   Insn 1447: point = 844, n_alt = 0
   Insn 2059: point = 845, n_alt = -1
	Hard reg 24 is preferable by r1747 with profit 1
   Insn 1446: point = 847, n_alt = 2
   Insn 2058: point = 848, n_alt = -1
	Hard reg 24 is preferable by r1747 with profit 1
	Hard reg 21 is preferable by r1747 with profit 1
   Insn 1445: point = 850, n_alt = 1
   Insn 1444: point = 852, n_alt = 7
   Insn 1443: point = 853, n_alt = 1
   Insn 1442: point = 855, n_alt = 7
   Insn 1441: point = 856, n_alt = 7
   Insn 2057: point = 857, n_alt = -1
	Hard reg 23 is preferable by r1746 with profit 1
   Insn 1440: point = 859, n_alt = 1
   Insn 2056: point = 859, n_alt = -1
	Hard reg 23 is preferable by r1746 with profit 1
	Hard reg 21 is preferable by r1746 with profit 1
   Insn 1439: point = 861, n_alt = 7
   Insn 1438: point = 862, n_alt = 1
   Insn 1437: point = 864, n_alt = -1
   Insn 1436: point = 866, n_alt = 2
   Insn 1435: point = 868, n_alt = 1
   Insn 1434: point = 870, n_alt = 7
   Insn 1433: point = 871, n_alt = 7
   Insn 1432: point = 873, n_alt = 3
   Insn 1431: point = 874, n_alt = 3
   Insn 1430: point = 876, n_alt = 0
   Insn 1429: point = 878, n_alt = 0
   Insn 1428: point = 879, n_alt = 1
   Insn 1427: point = 881, n_alt = 7
   Insn 1426: point = 882, n_alt = 7
   Insn 1425: point = 884, n_alt = 3
   Insn 1424: point = 885, n_alt = 3
   Insn 1423: point = 887, n_alt = 0
   Insn 1422: point = 889, n_alt = 0
   Insn 2055: point = 890, n_alt = -1
	Hard reg 22 is preferable by r1745 with profit 1
   Insn 1421: point = 892, n_alt = 1
   Insn 2054: point = 892, n_alt = -1
	Hard reg 22 is preferable by r1745 with profit 1
	Hard reg 21 is preferable by r1745 with profit 1
   Insn 1420: point = 894, n_alt = 7
   Insn 1419: point = 895, n_alt = 8
   Insn 1418: point = 896, n_alt = 1
   Insn 1417: point = 898, n_alt = 1
   Insn 1416: point = 900, n_alt = -1
   Insn 1415: point = 902, n_alt = 2
   Insn 1414: point = 904, n_alt = 1
   Insn 1413: point = 906, n_alt = 7
   Insn 1412: point = 908, n_alt = 3
   Insn 1411: point = 909, n_alt = 3
   Insn 1410: point = 911, n_alt = 0
   Insn 1409: point = 913, n_alt = 0
   Insn 1408: point = 914, n_alt = 1
   Insn 1407: point = 916, n_alt = 1
   Insn 1406: point = 918, n_alt = 7
   Insn 1405: point = 920, n_alt = 3
   Insn 1404: point = 921, n_alt = 3
   Insn 1403: point = 923, n_alt = 0
   Insn 1402: point = 925, n_alt = 0
   Insn 2053: point = 926, n_alt = -1
	Hard reg 24 is preferable by r1744 with profit 1
   Insn 1401: point = 928, n_alt = 2
   Insn 2052: point = 929, n_alt = -1
	Hard reg 24 is preferable by r1744 with profit 1
	Hard reg 21 is preferable by r1744 with profit 1
   Insn 1400: point = 931, n_alt = 1
   Insn 1399: point = 933, n_alt = 7
   Insn 1398: point = 934, n_alt = 1
   Insn 1397: point = 936, n_alt = 7
   Insn 1396: point = 937, n_alt = 7
   Insn 2051: point = 938, n_alt = -1
	Hard reg 23 is preferable by r1743 with profit 1
   Insn 1395: point = 940, n_alt = 1
   Insn 2050: point = 940, n_alt = -1
	Hard reg 23 is preferable by r1743 with profit 1
	Hard reg 21 is preferable by r1743 with profit 1
   Insn 1394: point = 942, n_alt = 7
   Insn 1393: point = 943, n_alt = 1
   Insn 1392: point = 945, n_alt = -1
   Insn 1391: point = 947, n_alt = 2
   Insn 1390: point = 949, n_alt = 1
   Insn 1389: point = 951, n_alt = 7
   Insn 1388: point = 952, n_alt = 7
   Insn 1387: point = 954, n_alt = 3
   Insn 1386: point = 955, n_alt = 3
   Insn 1385: point = 957, n_alt = 0
   Insn 1384: point = 959, n_alt = 0
   Insn 1383: point = 960, n_alt = 1
   Insn 1382: point = 962, n_alt = 7
   Insn 1381: point = 963, n_alt = 7
   Insn 1380: point = 965, n_alt = 3
   Insn 1379: point = 966, n_alt = 3
   Insn 1378: point = 968, n_alt = 0
   Insn 1377: point = 970, n_alt = 0
   Insn 2049: point = 971, n_alt = -1
	Hard reg 22 is preferable by r1742 with profit 1
   Insn 1376: point = 973, n_alt = 1
   Insn 2048: point = 973, n_alt = -1
	Hard reg 22 is preferable by r1742 with profit 1
	Hard reg 21 is preferable by r1742 with profit 1
   Insn 1375: point = 975, n_alt = 7
   Insn 1374: point = 976, n_alt = 8
   Insn 1373: point = 977, n_alt = 1
   Insn 1372: point = 979, n_alt = 1
   Insn 1371: point = 981, n_alt = -1
   Insn 1370: point = 983, n_alt = 2
   Insn 1369: point = 985, n_alt = 1
   Insn 1368: point = 987, n_alt = 7
   Insn 1367: point = 989, n_alt = 3
   Insn 1366: point = 990, n_alt = 3
   Insn 1365: point = 992, n_alt = 0
   Insn 1364: point = 994, n_alt = 0
   Insn 1363: point = 995, n_alt = 1
   Insn 1362: point = 997, n_alt = 1
   Insn 1361: point = 999, n_alt = 7
   Insn 1360: point = 1001, n_alt = 3
   Insn 1359: point = 1002, n_alt = 3
   Insn 1358: point = 1004, n_alt = 0
   Insn 1357: point = 1006, n_alt = 0
   Insn 2047: point = 1007, n_alt = -1
	Hard reg 24 is preferable by r1741 with profit 1
   Insn 1356: point = 1009, n_alt = 2
   Insn 2046: point = 1010, n_alt = -1
	Hard reg 24 is preferable by r1741 with profit 1
	Hard reg 21 is preferable by r1741 with profit 1
   Insn 1355: point = 1012, n_alt = 1
   Insn 1354: point = 1014, n_alt = 7
   Insn 1353: point = 1015, n_alt = 1
   Insn 1352: point = 1017, n_alt = 7
   Insn 1351: point = 1018, n_alt = 7
   Insn 2045: point = 1019, n_alt = -1
	Hard reg 23 is preferable by r1740 with profit 1
   Insn 1350: point = 1021, n_alt = 1
   Insn 2044: point = 1021, n_alt = -1
	Hard reg 23 is preferable by r1740 with profit 1
	Hard reg 21 is preferable by r1740 with profit 1
   Insn 1349: point = 1023, n_alt = 7
   Insn 1348: point = 1024, n_alt = 1
   Insn 1347: point = 1026, n_alt = -1
   Insn 1346: point = 1028, n_alt = 2
   Insn 1345: point = 1030, n_alt = 1
   Insn 1344: point = 1032, n_alt = 7
   Insn 1343: point = 1033, n_alt = 7
   Insn 1342: point = 1035, n_alt = 3
   Insn 1341: point = 1036, n_alt = 3
   Insn 1340: point = 1038, n_alt = 0
   Insn 1339: point = 1040, n_alt = 0
   Insn 1338: point = 1041, n_alt = 1
   Insn 1337: point = 1043, n_alt = 7
   Insn 1336: point = 1044, n_alt = 7
   Insn 1335: point = 1046, n_alt = 3
   Insn 1334: point = 1047, n_alt = 3
   Insn 1333: point = 1049, n_alt = 0
   Insn 1332: point = 1051, n_alt = 0
   Insn 2043: point = 1052, n_alt = -1
	Hard reg 22 is preferable by r1739 with profit 1
   Insn 1331: point = 1054, n_alt = 1
   Insn 2042: point = 1054, n_alt = -1
	Hard reg 22 is preferable by r1739 with profit 1
	Hard reg 21 is preferable by r1739 with profit 1
   Insn 1330: point = 1056, n_alt = 7
   Insn 1329: point = 1057, n_alt = 8
   Insn 1328: point = 1058, n_alt = 1
   Insn 1327: point = 1060, n_alt = -1
   Insn 1326: point = 1062, n_alt = 2
   Insn 1325: point = 1064, n_alt = 1
   Insn 1324: point = 1066, n_alt = 7
   Insn 1323: point = 1067, n_alt = 7
   Insn 1322: point = 1069, n_alt = 3
   Insn 1321: point = 1070, n_alt = 3
   Insn 1320: point = 1072, n_alt = 0
   Insn 1319: point = 1074, n_alt = 0
   Insn 1318: point = 1075, n_alt = 1
   Insn 1317: point = 1077, n_alt = 7
   Insn 1316: point = 1078, n_alt = 7
   Insn 1315: point = 1080, n_alt = 3
   Insn 1314: point = 1081, n_alt = 3
   Insn 1313: point = 1083, n_alt = 0
   Insn 1312: point = 1085, n_alt = 0
   Insn 2041: point = 1086, n_alt = -1
	Hard reg 22 is preferable by r1738 with profit 1
   Insn 1311: point = 1088, n_alt = 1
   Insn 2040: point = 1088, n_alt = -1
	Hard reg 22 is preferable by r1738 with profit 1
	Hard reg 21 is preferable by r1738 with profit 1
   Insn 1310: point = 1090, n_alt = 7
   Insn 1309: point = 1091, n_alt = 8
   Insn 1308: point = 1092, n_alt = 1
   Insn 1307: point = 1094, n_alt = 7
   Insn 1306: point = 1096, n_alt = 3
   Insn 1305: point = 1097, n_alt = 3
   Insn 1304: point = 1099, n_alt = 0
   Insn 1303: point = 1101, n_alt = 0
   Insn 1302: point = 1102, n_alt = 1
   Insn 1301: point = 1104, n_alt = 7
   Insn 1300: point = 1105, n_alt = 7
   Insn 1299: point = 1107, n_alt = 3
  BB 12
   Insn 1296: point = 1109, n_alt = 8
   Insn 1295: point = 1110, n_alt = 1
   Insn 1294: point = 1112, n_alt = 1
   Insn 1293: point = 1114, n_alt = 7
   Insn 2039: point = 1115, n_alt = -1
	Hard reg 22 is preferable by r1737 with profit 1
   Insn 1292: point = 1117, n_alt = 1
   Insn 2038: point = 1117, n_alt = -1
	Hard reg 22 is preferable by r1737 with profit 1
	Hard reg 21 is preferable by r1737 with profit 1
   Insn 1291: point = 1119, n_alt = 1
   Insn 1290: point = 1121, n_alt = 7
   Insn 1289: point = 1122, n_alt = 8
   Insn 1288: point = 1123, n_alt = 1
   Insn 1287: point = 1125, n_alt = 1
   Insn 1286: point = 1127, n_alt = 7
   Insn 2037: point = 1128, n_alt = -1
	Hard reg 22 is preferable by r1736 with profit 1
   Insn 1285: point = 1130, n_alt = 1
   Insn 2036: point = 1130, n_alt = -1
	Hard reg 22 is preferable by r1736 with profit 1
	Hard reg 21 is preferable by r1736 with profit 1
   Insn 1284: point = 1132, n_alt = 1
   Insn 1283: point = 1134, n_alt = 7
   Insn 1282: point = 1135, n_alt = 8
   Insn 1281: point = 1136, n_alt = 1
   Insn 1280: point = 1138, n_alt = 1
   Insn 1279: point = 1140, n_alt = 7
   Insn 2035: point = 1141, n_alt = -1
	Hard reg 22 is preferable by r1735 with profit 1
   Insn 1278: point = 1143, n_alt = 1
   Insn 2034: point = 1143, n_alt = -1
	Hard reg 22 is preferable by r1735 with profit 1
	Hard reg 21 is preferable by r1735 with profit 1
   Insn 1277: point = 1145, n_alt = 1
   Insn 1276: point = 1147, n_alt = 7
   Insn 1275: point = 1148, n_alt = 8
   Insn 1274: point = 1149, n_alt = 1
   Insn 1273: point = 1151, n_alt = 7
   Insn 1272: point = 1152, n_alt = 1
   Insn 1271: point = 1154, n_alt = 1
   Insn 1270: point = 1156, n_alt = 7
   Insn 2033: point = 1157, n_alt = -1
	Hard reg 22 is preferable by r1734 with profit 1
   Insn 1269: point = 1159, n_alt = 1
   Insn 2032: point = 1159, n_alt = -1
	Hard reg 22 is preferable by r1734 with profit 1
	Hard reg 21 is preferable by r1734 with profit 1
   Insn 1268: point = 1161, n_alt = 1
   Insn 1267: point = 1163, n_alt = 7
   Insn 1266: point = 1164, n_alt = 8
   Insn 1265: point = 1165, n_alt = 1
   Insn 1264: point = 1167, n_alt = 1
   Insn 1263: point = 1169, n_alt = 7
   Insn 2031: point = 1170, n_alt = -1
	Hard reg 22 is preferable by r1733 with profit 1
   Insn 1262: point = 1172, n_alt = 1
   Insn 2030: point = 1172, n_alt = -1
	Hard reg 22 is preferable by r1733 with profit 1
	Hard reg 21 is preferable by r1733 with profit 1
   Insn 1261: point = 1174, n_alt = 1
   Insn 1260: point = 1176, n_alt = 7
   Insn 1259: point = 1177, n_alt = 8
   Insn 1258: point = 1178, n_alt = 1
   Insn 1257: point = 1180, n_alt = 1
   Insn 1256: point = 1182, n_alt = 7
   Insn 2029: point = 1183, n_alt = -1
	Hard reg 22 is preferable by r1732 with profit 1
   Insn 1255: point = 1185, n_alt = 1
   Insn 2028: point = 1185, n_alt = -1
	Hard reg 22 is preferable by r1732 with profit 1
	Hard reg 21 is preferable by r1732 with profit 1
   Insn 1254: point = 1187, n_alt = 1
   Insn 1253: point = 1189, n_alt = 7
   Insn 1252: point = 1190, n_alt = 8
   Insn 1251: point = 1191, n_alt = 3
   Insn 1250: point = 1192, n_alt = 1
   Insn 1249: point = 1194, n_alt = 3
   Insn 1248: point = 1196, n_alt = 0
   Insn 1247: point = 1198, n_alt = 0
   Insn 1246: point = 1199, n_alt = 7
   Insn 1245: point = 1200, n_alt = 7
   Insn 1244: point = 1202, n_alt = 3
   Insn 1243: point = 1203, n_alt = 3
   Insn 1242: point = 1205, n_alt = 0
   Insn 1241: point = 1207, n_alt = 0
   Insn 1240: point = 1208, n_alt = 0
   Insn 1239: point = 1208, n_alt = 0
   Insn 1238: point = 1208, n_alt = 1
   Insn 1237: point = 1208, n_alt = -1
   Insn 1236: point = 1209, n_alt = -1
   Insn 1235: point = 1210, n_alt = -1
   Insn 1234: point = 1211, n_alt = -1
   Insn 1233: point = 1212, n_alt = -1
   Insn 1232: point = 1213, n_alt = -1
   Insn 1231: point = 1214, n_alt = 0
   Insn 1230: point = 1215, n_alt = 3
   Insn 1229: point = 1216, n_alt = 0
   Insn 1228: point = 1217, n_alt = 3
   Insn 1227: point = 1218, n_alt = 0
   Insn 1226: point = 1219, n_alt = 3
   Insn 1225: point = 1220, n_alt = 0
   Insn 1224: point = 1221, n_alt = 3
   Insn 1223: point = 1222, n_alt = 3
   Insn 1222: point = 1223, n_alt = 3
   Insn 1221: point = 1224, n_alt = 3
   Insn 1220: point = 1225, n_alt = 3
   Insn 1219: point = 1227, n_alt = 3
   Insn 1218: point = 1228, n_alt = 1
   Insn 1217: point = 1230, n_alt = 0
   Insn 1216: point = 1232, n_alt = 0
   Insn 1215: point = 1234, n_alt = 0
   Insn 1214: point = 1235, n_alt = 3
   Insn 1213: point = 1237, n_alt = 3
   Insn 1212: point = 1238, n_alt = 1
   Insn 1211: point = 1240, n_alt = 0
   Insn 1210: point = 1242, n_alt = 0
   Insn 1209: point = 1244, n_alt = 0
   Insn 1208: point = 1245, n_alt = 3
   Insn 1207: point = 1247, n_alt = 3
   Insn 1206: point = 1248, n_alt = 1
   Insn 1205: point = 1250, n_alt = 0
   Insn 1204: point = 1252, n_alt = 0
   Insn 1203: point = 1254, n_alt = 0
  BB 11
   Insn 1201: point = 1256, n_alt = -1
   Insn 1200: point = 1256, n_alt = 0
   Insn 1199: point = 1257, n_alt = 0
   Insn 1198: point = 1259, n_alt = 3
   Insn 1197: point = 1260, n_alt = 3
   Insn 1196: point = 1262, n_alt = 0
   Insn 1195: point = 1264, n_alt = 0
   Insn 1194: point = 1265, n_alt = 8
   Insn 1193: point = 1266, n_alt = 1
   Insn 1192: point = 1268, n_alt = 1
   Insn 1191: point = 1270, n_alt = 7
   Insn 1190: point = 1271, n_alt = 1
   Insn 1189: point = 1273, n_alt = 1
   Insn 1188: point = 1275, n_alt = 7
   Insn 2027: point = 1276, n_alt = -1
	Hard reg 22 is preferable by r1731 with profit 1
   Insn 1187: point = 1278, n_alt = 1
   Insn 2026: point = 1278, n_alt = -1
	Hard reg 22 is preferable by r1731 with profit 1
	Hard reg 21 is preferable by r1731 with profit 1
   Insn 1186: point = 1280, n_alt = 7
   Insn 1185: point = 1281, n_alt = 8
   Insn 1184: point = 1282, n_alt = 1
   Insn 1183: point = 1284, n_alt = 1
   Insn 1182: point = 1286, n_alt = 7
   Insn 1181: point = 1287, n_alt = 1
   Insn 1180: point = 1289, n_alt = 1
   Insn 1179: point = 1291, n_alt = 7
   Insn 2025: point = 1292, n_alt = -1
	Hard reg 22 is preferable by r1730 with profit 1
   Insn 1178: point = 1294, n_alt = 1
   Insn 2024: point = 1294, n_alt = -1
	Hard reg 22 is preferable by r1730 with profit 1
	Hard reg 21 is preferable by r1730 with profit 1
   Insn 1177: point = 1296, n_alt = 7
   Insn 1176: point = 1297, n_alt = 8
   Insn 1175: point = 1298, n_alt = 1
   Insn 1174: point = 1300, n_alt = 1
   Insn 1173: point = 1302, n_alt = 7
   Insn 1172: point = 1303, n_alt = 1
   Insn 1171: point = 1305, n_alt = 1
   Insn 1170: point = 1307, n_alt = 7
   Insn 1169: point = 1308, n_alt = 1
   Insn 1168: point = 1310, n_alt = 7
   Insn 1167: point = 1311, n_alt = 7
   Insn 1166: point = 1312, n_alt = 8
   Insn 1165: point = 1313, n_alt = 1
   Insn 1164: point = 1315, n_alt = 1
   Insn 1163: point = 1317, n_alt = 7
   Insn 1162: point = 1318, n_alt = 1
   Insn 1161: point = 1320, n_alt = 1
   Insn 1160: point = 1322, n_alt = 7
   Insn 1159: point = 1323, n_alt = 1
   Insn 1158: point = 1325, n_alt = 7
   Insn 1157: point = 1326, n_alt = 7
   Insn 1156: point = 1327, n_alt = 8
   Insn 1155: point = 1328, n_alt = 1
   Insn 1154: point = 1330, n_alt = 1
   Insn 1153: point = 1332, n_alt = 7
   Insn 1152: point = 1333, n_alt = 1
   Insn 1151: point = 1335, n_alt = 1
   Insn 1150: point = 1337, n_alt = 7
   Insn 1149: point = 1338, n_alt = 1
   Insn 1148: point = 1340, n_alt = 7
   Insn 1147: point = 1341, n_alt = 7
   Insn 1146: point = 1342, n_alt = 8
   Insn 1145: point = 1343, n_alt = 1
   Insn 1144: point = 1345, n_alt = 1
   Insn 1143: point = 1347, n_alt = 7
   Insn 1142: point = 1348, n_alt = 1
   Insn 1141: point = 1350, n_alt = 1
   Insn 1140: point = 1352, n_alt = 7
   Insn 1139: point = 1353, n_alt = 1
   Insn 1138: point = 1355, n_alt = 7
   Insn 1137: point = 1356, n_alt = 7
  BB 9
   Insn 1979: point = 1358, n_alt = -1
   Insn 1072: point = 1358, n_alt = 0
   Insn 1071: point = 1358, n_alt = 0
   Insn 1070: point = 1358, n_alt = 1
   Insn 1069: point = 1358, n_alt = -1
   Insn 1068: point = 1359, n_alt = -1
   Insn 1067: point = 1360, n_alt = -1
   Insn 1066: point = 1361, n_alt = -1
   Insn 1065: point = 1362, n_alt = -1
   Insn 1064: point = 1363, n_alt = -1
   Insn 1063: point = 1364, n_alt = 0
   Insn 1062: point = 1364, n_alt = 0
   Insn 1061: point = 1365, n_alt = 0
   Insn 1060: point = 1365, n_alt = 0
   Insn 1059: point = 1366, n_alt = 0
   Insn 1058: point = 1367, n_alt = 3
   Insn 1057: point = 1368, n_alt = 0
   Insn 1056: point = 1369, n_alt = 3
   Insn 1055: point = 1370, n_alt = 0
   Insn 1054: point = 1371, n_alt = 3
   Insn 1053: point = 1372, n_alt = 0
   Insn 1052: point = 1372, n_alt = 3
   Insn 1051: point = 1373, n_alt = 3
   Insn 1050: point = 1374, n_alt = 3
   Insn 1049: point = 1376, n_alt = 3
   Insn 1048: point = 1377, n_alt = 1
   Insn 1047: point = 1379, n_alt = 0
   Insn 1046: point = 1381, n_alt = 0
   Insn 1045: point = 1383, n_alt = 0
   Insn 1044: point = 1384, n_alt = 3
   Insn 1043: point = 1386, n_alt = 3
   Insn 1042: point = 1387, n_alt = 1
   Insn 1041: point = 1389, n_alt = 0
   Insn 1040: point = 1391, n_alt = 0
   Insn 1039: point = 1393, n_alt = 0
   Insn 1038: point = 1394, n_alt = 3
   Insn 1037: point = 1396, n_alt = 3
   Insn 1036: point = 1397, n_alt = 1
   Insn 1035: point = 1399, n_alt = 0
   Insn 1034: point = 1401, n_alt = 0
   Insn 1033: point = 1403, n_alt = 0
   Insn 1032: point = 1404, n_alt = 3
   Insn 1031: point = 1406, n_alt = 3
   Insn 1030: point = 1407, n_alt = 1
   Insn 1029: point = 1409, n_alt = 0
   Insn 1028: point = 1411, n_alt = 0
   Insn 1027: point = 1413, n_alt = 0
   Insn 1026: point = 1414, n_alt = 3
   Insn 1025: point = 1416, n_alt = 3
   Insn 1024: point = 1417, n_alt = 1
   Insn 1023: point = 1419, n_alt = 0
   Insn 1022: point = 1421, n_alt = 0
   Insn 1021: point = 1423, n_alt = 0
   Insn 1020: point = 1424, n_alt = 3
   Insn 1019: point = 1426, n_alt = 3
   Insn 1018: point = 1427, n_alt = 1
   Insn 1017: point = 1429, n_alt = 0
   Insn 1016: point = 1431, n_alt = 0
   Insn 1015: point = 1433, n_alt = 0
  BB 10
   Insn 1134: point = 1435, n_alt = 0
   Insn 1133: point = 1435, n_alt = 0
   Insn 1132: point = 1435, n_alt = 1
   Insn 1131: point = 1435, n_alt = -1
   Insn 1130: point = 1436, n_alt = -1
   Insn 1129: point = 1437, n_alt = -1
   Insn 1128: point = 1438, n_alt = -1
   Insn 1127: point = 1439, n_alt = -1
   Insn 1126: point = 1440, n_alt = -1
   Insn 1125: point = 1441, n_alt = 0
   Insn 1124: point = 1441, n_alt = 0
   Insn 1123: point = 1442, n_alt = 0
   Insn 1122: point = 1442, n_alt = 0
   Insn 1121: point = 1443, n_alt = 0
   Insn 1120: point = 1444, n_alt = 3
   Insn 1119: point = 1445, n_alt = 0
   Insn 1118: point = 1446, n_alt = 3
   Insn 1117: point = 1447, n_alt = 0
   Insn 1116: point = 1448, n_alt = 3
   Insn 1115: point = 1449, n_alt = 0
   Insn 1114: point = 1449, n_alt = 3
   Insn 1113: point = 1450, n_alt = 3
   Insn 1112: point = 1451, n_alt = 3
   Insn 1111: point = 1453, n_alt = 3
   Insn 1110: point = 1454, n_alt = 1
   Insn 1109: point = 1456, n_alt = 0
   Insn 1108: point = 1458, n_alt = 0
   Insn 1107: point = 1460, n_alt = 0
   Insn 1106: point = 1461, n_alt = 3
   Insn 1105: point = 1463, n_alt = 3
   Insn 1104: point = 1464, n_alt = 1
   Insn 1103: point = 1466, n_alt = 0
   Insn 1102: point = 1468, n_alt = 0
   Insn 1101: point = 1470, n_alt = 0
   Insn 1100: point = 1471, n_alt = 3
   Insn 1099: point = 1473, n_alt = 3
   Insn 1098: point = 1474, n_alt = 1
   Insn 1097: point = 1476, n_alt = 0
   Insn 1096: point = 1478, n_alt = 0
   Insn 1095: point = 1480, n_alt = 0
   Insn 1094: point = 1481, n_alt = 3
   Insn 1093: point = 1483, n_alt = 3
   Insn 1092: point = 1484, n_alt = 1
   Insn 1091: point = 1486, n_alt = 0
   Insn 1090: point = 1488, n_alt = 0
   Insn 1089: point = 1490, n_alt = 0
   Insn 1088: point = 1491, n_alt = 3
   Insn 1087: point = 1493, n_alt = 3
   Insn 1086: point = 1494, n_alt = 1
   Insn 1085: point = 1496, n_alt = 0
   Insn 1084: point = 1498, n_alt = 0
   Insn 1083: point = 1500, n_alt = 0
   Insn 1082: point = 1501, n_alt = 3
   Insn 1081: point = 1503, n_alt = 3
   Insn 1080: point = 1504, n_alt = 1
   Insn 1079: point = 1506, n_alt = 0
   Insn 1078: point = 1508, n_alt = 0
   Insn 1077: point = 1510, n_alt = 0
  BB 8
   Insn 1010: point = 1512, n_alt = -1
   Insn 1009: point = 1512, n_alt = 1
   Insn 1008: point = 1513, n_alt = 7
   Insn 1007: point = 1515, n_alt = 3
   Insn 1006: point = 1516, n_alt = 3
   Insn 1005: point = 1518, n_alt = 0
   Insn 1004: point = 1520, n_alt = 0
   Insn 1003: point = 1521, n_alt = 7
   Insn 1002: point = 1523, n_alt = 3
   Insn 1001: point = 1524, n_alt = 3
   Insn 1000: point = 1526, n_alt = 0
   Insn 999: point = 1528, n_alt = 0
   Insn 998: point = 1529, n_alt = 8
   Insn 997: point = 1530, n_alt = 1
   Insn 996: point = 1532, n_alt = 7
   Insn 995: point = 1533, n_alt = -1
   Insn 994: point = 1535, n_alt = 2
   Insn 993: point = 1537, n_alt = 7
   Insn 992: point = 1538, n_alt = 7
   Insn 991: point = 1539, n_alt = 8
   Insn 990: point = 1540, n_alt = 1
   Insn 989: point = 1542, n_alt = 7
   Insn 988: point = 1543, n_alt = -1
   Insn 987: point = 1545, n_alt = 2
   Insn 986: point = 1547, n_alt = 7
   Insn 985: point = 1548, n_alt = 7
   Insn 984: point = 1549, n_alt = 8
   Insn 983: point = 1550, n_alt = 1
   Insn 982: point = 1552, n_alt = 7
   Insn 981: point = 1553, n_alt = -1
   Insn 980: point = 1555, n_alt = 2
   Insn 979: point = 1557, n_alt = 7
   Insn 978: point = 1558, n_alt = 7
   Insn 977: point = 1559, n_alt = 8
   Insn 976: point = 1560, n_alt = 1
   Insn 975: point = 1562, n_alt = 7
   Insn 974: point = 1563, n_alt = -1
   Insn 973: point = 1565, n_alt = 2
   Insn 972: point = 1567, n_alt = 7
   Insn 971: point = 1568, n_alt = 7
   Insn 970: point = 1569, n_alt = 8
   Insn 969: point = 1570, n_alt = 1
   Insn 968: point = 1572, n_alt = 7
   Insn 967: point = 1573, n_alt = -1
   Insn 966: point = 1575, n_alt = 2
   Insn 965: point = 1577, n_alt = 7
   Insn 964: point = 1578, n_alt = 7
   Insn 963: point = 1579, n_alt = 8
   Insn 962: point = 1580, n_alt = 1
   Insn 961: point = 1582, n_alt = 7
   Insn 960: point = 1583, n_alt = -1
   Insn 959: point = 1585, n_alt = 2
   Insn 958: point = 1587, n_alt = 7
   Insn 957: point = 1588, n_alt = 7
   Insn 956: point = 1589, n_alt = 8
  BB 7
   Insn 953: point = 1591, n_alt = 7
  BB 6
   Insn 951: point = 1593, n_alt = -1
   Insn 950: point = 1593, n_alt = 0
   Insn 949: point = 1594, n_alt = 0
   Insn 948: point = 1596, n_alt = 0
   Insn 947: point = 1597, n_alt = 1
   Insn 946: point = 1597, n_alt = 0
   Insn 945: point = 1598, n_alt = 1
   Insn 944: point = 1599, n_alt = 7
   Insn 943: point = 1600, n_alt = 7
   Insn 942: point = 1601, n_alt = 8
   Insn 941: point = 1602, n_alt = 0
   Insn 940: point = 1603, n_alt = 8
   Insn 939: point = 1604, n_alt = 1
   Insn 938: point = 1606, n_alt = 7
   Insn 937: point = 1607, n_alt = 8
   Insn 936: point = 1608, n_alt = 1
   Insn 935: point = 1610, n_alt = 7
   Insn 934: point = 1611, n_alt = 8
   Insn 933: point = 1612, n_alt = 1
   Insn 932: point = 1614, n_alt = 7
   Insn 931: point = 1615, n_alt = 8
   Insn 930: point = 1616, n_alt = 1
   Insn 929: point = 1618, n_alt = 7
   Insn 928: point = 1619, n_alt = 8
   Insn 927: point = 1620, n_alt = 1
   Insn 926: point = 1622, n_alt = 7
   Insn 925: point = 1623, n_alt = 8
   Insn 924: point = 1624, n_alt = 1
   Insn 923: point = 1626, n_alt = 7
   Insn 922: point = 1627, n_alt = 8
   Insn 921: point = 1628, n_alt = 2
   Insn 920: point = 1630, n_alt = -1
   Insn 919: point = 1632, n_alt = 2
   Insn 918: point = 1634, n_alt = 7
   Insn 917: point = 1635, n_alt = 1
   Insn 916: point = 1637, n_alt = 7
   Insn 915: point = 1638, n_alt = 7
   Insn 914: point = 1639, n_alt = 8
   Insn 2023: point = 1640, n_alt = -1
	Hard reg 21 is preferable by r1729 with profit 1
   Insn 913: point = 1642, n_alt = 2
   Insn 2022: point = 1643, n_alt = -1
	Hard reg 21 is preferable by r1729 with profit 1
	Hard reg 22 is preferable by r1729 with profit 1
   Insn 912: point = 1645, n_alt = 7
   Insn 911: point = 1646, n_alt = 0
   Insn 910: point = 1648, n_alt = 2
   Insn 909: point = 1650, n_alt = 7
  BB 5
   Insn 906: point = 1652, n_alt = 8
   Insn 905: point = 1653, n_alt = 7
   Insn 904: point = 1654, n_alt = 8
   Insn 903: point = 1655, n_alt = 7
   Insn 902: point = 1656, n_alt = 8
   Insn 901: point = 1657, n_alt = 7
   Insn 900: point = 1658, n_alt = 8
   Insn 899: point = 1659, n_alt = 7
   Insn 898: point = 1660, n_alt = 8
   Insn 897: point = 1661, n_alt = 7
   Insn 896: point = 1662, n_alt = 8
   Insn 895: point = 1663, n_alt = 7
   Insn 894: point = 1664, n_alt = 8
   Insn 893: point = 1665, n_alt = 7
  BB 4
   Insn 888: point = 1667, n_alt = -1
   Insn 887: point = 1667, n_alt = 1
   Insn 886: point = 1668, n_alt = 7
   Insn 885: point = 1669, n_alt = 7
   Insn 884: point = 1670, n_alt = 8
   Insn 2021: point = 1671, n_alt = -1
	Hard reg 21 is preferable by r1728 with profit 1
   Insn 883: point = 1673, n_alt = 2
   Insn 2020: point = 1674, n_alt = -1
	Hard reg 21 is preferable by r1728 with profit 1
	Hard reg 22 is preferable by r1728 with profit 1
   Insn 882: point = 1676, n_alt = 7
   Insn 881: point = 1677, n_alt = 1
   Insn 880: point = 1679, n_alt = 7
   Insn 879: point = 1681, n_alt = 3
   Insn 878: point = 1682, n_alt = 8
   Insn 2019: point = 1683, n_alt = -1
	Hard reg 21 is preferable by r1727 with profit 1
   Insn 877: point = 1685, n_alt = 2
   Insn 2018: point = 1686, n_alt = -1
	Hard reg 21 is preferable by r1727 with profit 1
	Hard reg 22 is preferable by r1727 with profit 1
   Insn 876: point = 1688, n_alt = 7
   Insn 875: point = 1689, n_alt = 1
   Insn 874: point = 1691, n_alt = 7
   Insn 873: point = 1693, n_alt = 3
   Insn 872: point = 1694, n_alt = 8
   Insn 2017: point = 1695, n_alt = -1
	Hard reg 21 is preferable by r1726 with profit 1
   Insn 871: point = 1697, n_alt = 2
   Insn 2016: point = 1698, n_alt = -1
	Hard reg 21 is preferable by r1726 with profit 1
	Hard reg 22 is preferable by r1726 with profit 1
   Insn 870: point = 1700, n_alt = 7
   Insn 869: point = 1701, n_alt = 1
   Insn 868: point = 1703, n_alt = 7
   Insn 867: point = 1705, n_alt = 3
   Insn 866: point = 1706, n_alt = 8
   Insn 2015: point = 1707, n_alt = -1
	Hard reg 21 is preferable by r1725 with profit 1
   Insn 865: point = 1709, n_alt = 2
   Insn 2014: point = 1710, n_alt = -1
	Hard reg 21 is preferable by r1725 with profit 1
	Hard reg 22 is preferable by r1725 with profit 1
   Insn 864: point = 1712, n_alt = 7
   Insn 863: point = 1713, n_alt = 1
   Insn 862: point = 1715, n_alt = 7
   Insn 861: point = 1717, n_alt = 3
   Insn 860: point = 1718, n_alt = 8
   Insn 2013: point = 1719, n_alt = -1
	Hard reg 21 is preferable by r1724 with profit 1
   Insn 859: point = 1721, n_alt = 2
   Insn 2012: point = 1722, n_alt = -1
	Hard reg 21 is preferable by r1724 with profit 1
	Hard reg 22 is preferable by r1724 with profit 1
   Insn 858: point = 1724, n_alt = 7
   Insn 857: point = 1725, n_alt = 1
   Insn 856: point = 1727, n_alt = 7
   Insn 855: point = 1729, n_alt = 3
   Insn 854: point = 1730, n_alt = 8
   Insn 2011: point = 1731, n_alt = -1
	Hard reg 21 is preferable by r1723 with profit 1
   Insn 853: point = 1733, n_alt = 2
   Insn 2010: point = 1734, n_alt = -1
	Hard reg 21 is preferable by r1723 with profit 1
	Hard reg 22 is preferable by r1723 with profit 1
   Insn 852: point = 1736, n_alt = 7
   Insn 851: point = 1737, n_alt = 1
   Insn 850: point = 1739, n_alt = 7
   Insn 849: point = 1741, n_alt = 3
   Insn 848: point = 1742, n_alt = 8
   Insn 2009: point = 1743, n_alt = -1
	Hard reg 21 is preferable by r1722 with profit 1
   Insn 847: point = 1745, n_alt = 2
   Insn 2008: point = 1746, n_alt = -1
	Hard reg 21 is preferable by r1722 with profit 1
	Hard reg 22 is preferable by r1722 with profit 1
   Insn 846: point = 1748, n_alt = 7
   Insn 845: point = 1749, n_alt = 1
   Insn 844: point = 1751, n_alt = 7
   Insn 843: point = 1753, n_alt = 3
   Insn 842: point = 1754, n_alt = 8
   Insn 841: point = 1755, n_alt = 2
   Insn 840: point = 1757, n_alt = 7
   Insn 839: point = 1759, n_alt = 3
   Insn 838: point = 1760, n_alt = 1
   Insn 837: point = 1762, n_alt = 1
   Insn 836: point = 1764, n_alt = 7
   Insn 835: point = 1766, n_alt = 3
   Insn 834: point = 1767, n_alt = 3
   Insn 833: point = 1769, n_alt = 0
   Insn 832: point = 1771, n_alt = 0
   Insn 831: point = 1772, n_alt = 7
   Insn 830: point = 1774, n_alt = 3
   Insn 829: point = 1775, n_alt = 8
   Insn 828: point = 1776, n_alt = 2
   Insn 827: point = 1778, n_alt = 7
   Insn 826: point = 1780, n_alt = 3
   Insn 825: point = 1781, n_alt = 1
   Insn 824: point = 1783, n_alt = 1
   Insn 823: point = 1785, n_alt = 7
   Insn 822: point = 1787, n_alt = 3
   Insn 821: point = 1788, n_alt = 3
   Insn 820: point = 1790, n_alt = 0
   Insn 819: point = 1792, n_alt = 0
   Insn 818: point = 1793, n_alt = 7
   Insn 817: point = 1795, n_alt = 3
   Insn 816: point = 1796, n_alt = 8
   Insn 815: point = 1797, n_alt = 1
   Insn 814: point = 1799, n_alt = 2
   Insn 813: point = 1801, n_alt = 7
   Insn 812: point = 1803, n_alt = 3
   Insn 811: point = 1804, n_alt = 1
   Insn 810: point = 1806, n_alt = 7
   Insn 809: point = 1808, n_alt = 3
   Insn 2007: point = 1809, n_alt = -1
	Hard reg 22 is preferable by r1721 with profit 1
   Insn 808: point = 1811, n_alt = 2
   Insn 2006: point = 1812, n_alt = -1
	Hard reg 22 is preferable by r1721 with profit 1
	Hard reg 21 is preferable by r1721 with profit 1
   Insn 807: point = 1814, n_alt = 7
   Insn 806: point = 1816, n_alt = 3
   Insn 805: point = 1817, n_alt = 1
   Insn 804: point = 1819, n_alt = 1
   Insn 803: point = 1821, n_alt = 7
   Insn 802: point = 1823, n_alt = 3
   Insn 801: point = 1824, n_alt = 3
   Insn 800: point = 1826, n_alt = 0
   Insn 799: point = 1828, n_alt = 0
   Insn 798: point = 1829, n_alt = 7
   Insn 797: point = 1831, n_alt = 3
   Insn 796: point = 1832, n_alt = 8
   Insn 795: point = 1833, n_alt = 2
   Insn 794: point = 1835, n_alt = 7
   Insn 793: point = 1837, n_alt = 3
   Insn 792: point = 1838, n_alt = 1
   Insn 791: point = 1840, n_alt = 1
   Insn 790: point = 1842, n_alt = 7
   Insn 789: point = 1844, n_alt = 3
   Insn 788: point = 1845, n_alt = 3
   Insn 787: point = 1847, n_alt = 0
   Insn 786: point = 1849, n_alt = 0
   Insn 785: point = 1850, n_alt = 7
   Insn 784: point = 1852, n_alt = 3
   Insn 783: point = 1853, n_alt = 8
   Insn 782: point = 1854, n_alt = 2
   Insn 781: point = 1856, n_alt = 7
   Insn 780: point = 1858, n_alt = 3
   Insn 779: point = 1859, n_alt = 1
   Insn 778: point = 1861, n_alt = 1
   Insn 777: point = 1863, n_alt = 7
   Insn 776: point = 1865, n_alt = 3
   Insn 775: point = 1866, n_alt = 3
   Insn 774: point = 1868, n_alt = 0
   Insn 773: point = 1870, n_alt = 0
   Insn 772: point = 1871, n_alt = 7
   Insn 771: point = 1873, n_alt = 3
   Insn 770: point = 1874, n_alt = 8
   Insn 769: point = 1875, n_alt = 2
   Insn 768: point = 1877, n_alt = 7
   Insn 767: point = 1879, n_alt = 3
   Insn 766: point = 1880, n_alt = 1
   Insn 765: point = 1882, n_alt = 1
   Insn 764: point = 1884, n_alt = 7
   Insn 763: point = 1886, n_alt = 3
   Insn 762: point = 1887, n_alt = 3
   Insn 761: point = 1889, n_alt = 0
   Insn 760: point = 1891, n_alt = 0
   Insn 759: point = 1892, n_alt = 7
   Insn 758: point = 1894, n_alt = 3
   Insn 757: point = 1895, n_alt = 8
   Insn 756: point = 1896, n_alt = 2
   Insn 755: point = 1898, n_alt = 7
   Insn 754: point = 1900, n_alt = 3
   Insn 753: point = 1901, n_alt = 1
   Insn 752: point = 1903, n_alt = 1
   Insn 751: point = 1905, n_alt = 7
   Insn 750: point = 1907, n_alt = 3
   Insn 749: point = 1908, n_alt = 3
   Insn 748: point = 1910, n_alt = 0
   Insn 747: point = 1912, n_alt = 0
   Insn 746: point = 1913, n_alt = 7
   Insn 745: point = 1915, n_alt = 3
   Insn 744: point = 1916, n_alt = 8
   Insn 743: point = 1917, n_alt = 2
   Insn 742: point = 1919, n_alt = 1
   Insn 741: point = 1921, n_alt = 7
   Insn 740: point = 1922, n_alt = 7
   Insn 739: point = 1923, n_alt = 8
   Insn 738: point = 1924, n_alt = 2
   Insn 737: point = 1926, n_alt = 1
   Insn 736: point = 1928, n_alt = 7
   Insn 735: point = 1929, n_alt = 7
   Insn 734: point = 1930, n_alt = 8
   Insn 733: point = 1931, n_alt = 2
   Insn 732: point = 1933, n_alt = 1
   Insn 731: point = 1935, n_alt = 7
   Insn 730: point = 1936, n_alt = 7
   Insn 729: point = 1937, n_alt = 8
   Insn 728: point = 1938, n_alt = 2
   Insn 727: point = 1940, n_alt = 1
   Insn 726: point = 1942, n_alt = 7
   Insn 725: point = 1943, n_alt = 7
   Insn 724: point = 1944, n_alt = 8
   Insn 723: point = 1945, n_alt = 2
   Insn 722: point = 1947, n_alt = 1
   Insn 721: point = 1949, n_alt = 7
   Insn 720: point = 1950, n_alt = 7
   Insn 719: point = 1951, n_alt = 8
   Insn 718: point = 1952, n_alt = 2
   Insn 717: point = 1954, n_alt = 1
   Insn 716: point = 1956, n_alt = 7
   Insn 715: point = 1957, n_alt = 7
   Insn 714: point = 1958, n_alt = 8
   Insn 713: point = 1959, n_alt = 0
   Insn 712: point = 1960, n_alt = 8
   Insn 711: point = 1961, n_alt = 1
   Insn 710: point = 1963, n_alt = 1
   Insn 709: point = 1965, n_alt = 1
   Insn 708: point = 1967, n_alt = 7
   Insn 2005: point = 1968, n_alt = -1
	Hard reg 22 is preferable by r1720 with profit 1
   Insn 707: point = 1970, n_alt = 1
   Insn 2004: point = 1970, n_alt = -1
	Hard reg 22 is preferable by r1720 with profit 1
	Hard reg 21 is preferable by r1720 with profit 1
   Insn 706: point = 1972, n_alt = 1
   Insn 705: point = 1974, n_alt = 7
   Insn 704: point = 1975, n_alt = 8
   Insn 703: point = 1976, n_alt = 1
   Insn 702: point = 1978, n_alt = 1
   Insn 701: point = 1980, n_alt = 1
   Insn 700: point = 1982, n_alt = 7
   Insn 2003: point = 1983, n_alt = -1
	Hard reg 22 is preferable by r1719 with profit 1
   Insn 699: point = 1985, n_alt = 1
   Insn 2002: point = 1985, n_alt = -1
	Hard reg 22 is preferable by r1719 with profit 1
	Hard reg 21 is preferable by r1719 with profit 1
   Insn 698: point = 1987, n_alt = 1
   Insn 697: point = 1989, n_alt = 7
   Insn 696: point = 1990, n_alt = 8
   Insn 695: point = 1991, n_alt = 1
   Insn 694: point = 1993, n_alt = 1
   Insn 693: point = 1995, n_alt = 1
   Insn 692: point = 1997, n_alt = 7
   Insn 2001: point = 1998, n_alt = -1
	Hard reg 22 is preferable by r1718 with profit 1
   Insn 691: point = 2000, n_alt = 1
   Insn 2000: point = 2000, n_alt = -1
	Hard reg 22 is preferable by r1718 with profit 1
	Hard reg 21 is preferable by r1718 with profit 1
   Insn 690: point = 2002, n_alt = 1
   Insn 689: point = 2004, n_alt = 7
   Insn 688: point = 2005, n_alt = 8
   Insn 687: point = 2006, n_alt = 1
   Insn 686: point = 2008, n_alt = 1
   Insn 685: point = 2010, n_alt = 1
   Insn 684: point = 2012, n_alt = 7
   Insn 1999: point = 2013, n_alt = -1
	Hard reg 22 is preferable by r1717 with profit 1
   Insn 683: point = 2015, n_alt = 1
   Insn 1998: point = 2015, n_alt = -1
	Hard reg 22 is preferable by r1717 with profit 1
	Hard reg 21 is preferable by r1717 with profit 1
   Insn 682: point = 2017, n_alt = 1
   Insn 681: point = 2019, n_alt = 7
   Insn 680: point = 2020, n_alt = 8
   Insn 679: point = 2021, n_alt = 1
   Insn 678: point = 2023, n_alt = 1
   Insn 677: point = 2025, n_alt = 1
   Insn 676: point = 2027, n_alt = 7
   Insn 1997: point = 2028, n_alt = -1
	Hard reg 22 is preferable by r1716 with profit 1
   Insn 675: point = 2030, n_alt = 1
   Insn 1996: point = 2030, n_alt = -1
	Hard reg 22 is preferable by r1716 with profit 1
	Hard reg 21 is preferable by r1716 with profit 1
   Insn 674: point = 2032, n_alt = 1
   Insn 673: point = 2034, n_alt = 7
   Insn 672: point = 2035, n_alt = 8
   Insn 671: point = 2036, n_alt = 1
   Insn 670: point = 2038, n_alt = 1
   Insn 669: point = 2040, n_alt = 1
   Insn 668: point = 2042, n_alt = 7
   Insn 1995: point = 2043, n_alt = -1
	Hard reg 22 is preferable by r1715 with profit 1
   Insn 667: point = 2045, n_alt = 1
   Insn 1994: point = 2045, n_alt = -1
	Hard reg 22 is preferable by r1715 with profit 1
	Hard reg 21 is preferable by r1715 with profit 1
   Insn 666: point = 2047, n_alt = 1
   Insn 665: point = 2049, n_alt = 7
   Insn 664: point = 2050, n_alt = 8
   Insn 663: point = 2051, n_alt = 1
   Insn 662: point = 2053, n_alt = 1
   Insn 661: point = 2055, n_alt = 7
   Insn 1993: point = 2056, n_alt = -1
	Hard reg 22 is preferable by r1714 with profit 1
   Insn 660: point = 2058, n_alt = 1
   Insn 1992: point = 2059, n_alt = -1
	Hard reg 22 is preferable by r1714 with profit 1
	Hard reg 21 is preferable by r1714 with profit 1
   Insn 659: point = 2060, n_alt = 7
   Insn 658: point = 2061, n_alt = 8
   Insn 657: point = 2062, n_alt = 2
   Insn 656: point = 2064, n_alt = 7
   Insn 655: point = 2065, n_alt = 8
   Insn 654: point = 2066, n_alt = 1
   Insn 653: point = 2068, n_alt = 2
   Insn 652: point = 2069, n_alt = 7
   Insn 651: point = 2070, n_alt = 8
   Insn 650: point = 2071, n_alt = 1
   Insn 649: point = 2073, n_alt = 2
   Insn 648: point = 2074, n_alt = 7
   Insn 647: point = 2075, n_alt = 8
   Insn 646: point = 2076, n_alt = 1
   Insn 645: point = 2078, n_alt = 2
   Insn 644: point = 2079, n_alt = 7
   Insn 643: point = 2080, n_alt = 8
   Insn 642: point = 2081, n_alt = 2
   Insn 641: point = 2083, n_alt = 7
   Insn 640: point = 2084, n_alt = 7
   Insn 639: point = 2085, n_alt = 8
   Insn 638: point = 2086, n_alt = 1
   Insn 637: point = 2088, n_alt = 2
   Insn 636: point = 2089, n_alt = 7
   Insn 635: point = 2090, n_alt = 8
   Insn 634: point = 2091, n_alt = 2
   Insn 633: point = 2093, n_alt = 7
   Insn 632: point = 2094, n_alt = 7
   Insn 631: point = 2096, n_alt = 3
   Insn 630: point = 2097, n_alt = 3
   Insn 629: point = 2099, n_alt = 0
   Insn 628: point = 2101, n_alt = 0
   Insn 627: point = 2102, n_alt = 8
   Insn 626: point = 2103, n_alt = 7
   Insn 625: point = 2104, n_alt = 8
   Insn 624: point = 2105, n_alt = 1
   Insn 623: point = 2107, n_alt = 7
   Insn 622: point = 2108, n_alt = 8
   Insn 621: point = 2109, n_alt = 7
   Insn 620: point = 2110, n_alt = 8
   Insn 619: point = 2111, n_alt = 7
   Insn 618: point = 2112, n_alt = 8
   Insn 617: point = 2113, n_alt = 7
   Insn 616: point = 2114, n_alt = 8
   Insn 615: point = 2115, n_alt = 1
   Insn 614: point = 2117, n_alt = 7
   Insn 613: point = 2118, n_alt = 7
   Insn 612: point = 2119, n_alt = 8
   Insn 611: point = 2120, n_alt = 1
   Insn 610: point = 2122, n_alt = 7
   Insn 609: point = 2124, n_alt = 3
   Insn 608: point = 2125, n_alt = 3
   Insn 607: point = 2127, n_alt = 0
   Insn 606: point = 2129, n_alt = 0
   Insn 605: point = 2130, n_alt = 8
   Insn 604: point = 2131, n_alt = 1
   Insn 603: point = 2133, n_alt = 7
   Insn 602: point = 2134, n_alt = -1
   Insn 601: point = 2136, n_alt = 2
   Insn 600: point = 2138, n_alt = 7
   Insn 599: point = 2139, n_alt = 8
   Insn 598: point = 2140, n_alt = 1
   Insn 597: point = 2142, n_alt = 7
   Insn 596: point = 2143, n_alt = -1
   Insn 595: point = 2145, n_alt = 2
   Insn 594: point = 2147, n_alt = 7
   Insn 593: point = 2148, n_alt = 8
   Insn 592: point = 2149, n_alt = 0
   Insn 591: point = 2151, n_alt = 1
   Insn 590: point = 2153, n_alt = 1
   Insn 589: point = 2155, n_alt = 7
   Insn 1991: point = 2156, n_alt = -1
	Hard reg 22 is preferable by r1713 with profit 1
   Insn 588: point = 2158, n_alt = 1
   Insn 1990: point = 2159, n_alt = -1
	Hard reg 22 is preferable by r1713 with profit 1
	Hard reg 21 is preferable by r1713 with profit 1
   Insn 587: point = 2160, n_alt = 7
   Insn 586: point = 2161, n_alt = 8
   Insn 585: point = 2162, n_alt = 7
   Insn 584: point = 2163, n_alt = 8
   Insn 583: point = 2164, n_alt = 7
   Insn 582: point = 2166, n_alt = 3
   Insn 581: point = 2167, n_alt = 3
   Insn 580: point = 2169, n_alt = 0
   Insn 579: point = 2171, n_alt = 0
   Insn 578: point = 2172, n_alt = 8
   Insn 577: point = 2173, n_alt = 2
   Insn 576: point = 2175, n_alt = 1
   Insn 575: point = 2177, n_alt = 7
   Insn 574: point = 2179, n_alt = 3
   Insn 573: point = 2180, n_alt = 3
   Insn 572: point = 2182, n_alt = 0
   Insn 571: point = 2184, n_alt = 0
   Insn 570: point = 2185, n_alt = 7
   Insn 569: point = 2187, n_alt = 3
   Insn 568: point = 2188, n_alt = 8
   Insn 567: point = 2189, n_alt = 7
   Insn 566: point = 2190, n_alt = 8
   Insn 565: point = 2191, n_alt = 7
   Insn 564: point = 2192, n_alt = 8
   Insn 563: point = 2193, n_alt = 1
   Insn 562: point = 2195, n_alt = 7
   Insn 561: point = 2196, n_alt = 7
   Insn 560: point = 2198, n_alt = 3
   Insn 559: point = 2199, n_alt = 8
   Insn 558: point = 2200, n_alt = 7
   Insn 557: point = 2201, n_alt = 8
   Insn 556: point = 2202, n_alt = 7
   Insn 555: point = 2203, n_alt = 8
   Insn 554: point = 2204, n_alt = 7
   Insn 553: point = 2205, n_alt = 8
   Insn 552: point = 2206, n_alt = 7
   Insn 551: point = 2207, n_alt = 8
   Insn 550: point = 2208, n_alt = 7
   Insn 549: point = 2209, n_alt = 8
   Insn 548: point = 2210, n_alt = 7
   Insn 547: point = 2211, n_alt = 8
   Insn 546: point = 2212, n_alt = 7
   Insn 545: point = 2213, n_alt = 8
   Insn 544: point = 2214, n_alt = 7
   Insn 543: point = 2215, n_alt = 8
   Insn 542: point = 2216, n_alt = 7
   Insn 541: point = 2217, n_alt = 8
   Insn 540: point = 2218, n_alt = 7
   Insn 539: point = 2219, n_alt = 0
   Insn 538: point = 2219, n_alt = 0
   Insn 537: point = 2219, n_alt = 1
   Insn 536: point = 2219, n_alt = -1
   Insn 535: point = 2220, n_alt = -1
   Insn 534: point = 2221, n_alt = -1
   Insn 533: point = 2222, n_alt = -1
   Insn 532: point = 2223, n_alt = -1
   Insn 531: point = 2224, n_alt = -1
   Insn 530: point = 2225, n_alt = 0
   Insn 529: point = 2225, n_alt = 0
   Insn 528: point = 2225, n_alt = 0
   Insn 527: point = 2226, n_alt = 0
   Insn 526: point = 2227, n_alt = 0
   Insn 525: point = 2228, n_alt = 0
   Insn 524: point = 2229, n_alt = 0
   Insn 523: point = 2230, n_alt = 0
   Insn 522: point = 2231, n_alt = 3
   Insn 521: point = 2232, n_alt = 0
   Insn 520: point = 2233, n_alt = 3
   Insn 519: point = 2234, n_alt = 0
   Insn 518: point = 2235, n_alt = 3
   Insn 517: point = 2236, n_alt = 0
   Insn 516: point = 2237, n_alt = 3
   Insn 515: point = 2238, n_alt = 0
   Insn 514: point = 2239, n_alt = 3
   Insn 513: point = 2240, n_alt = 0
   Insn 512: point = 2241, n_alt = 0
   Insn 511: point = 2242, n_alt = 3
   Insn 510: point = 2243, n_alt = 0
   Insn 509: point = 2244, n_alt = 3
   Insn 508: point = 2245, n_alt = 0
   Insn 507: point = 2246, n_alt = 3
   Insn 506: point = 2247, n_alt = 0
   Insn 505: point = 2248, n_alt = 3
   Insn 504: point = 2249, n_alt = 0
   Insn 503: point = 2250, n_alt = 0
   Insn 502: point = 2251, n_alt = 3
   Insn 501: point = 2252, n_alt = 0
   Insn 500: point = 2253, n_alt = 3
   Insn 499: point = 2254, n_alt = 0
   Insn 498: point = 2255, n_alt = 3
   Insn 497: point = 2256, n_alt = 0
   Insn 496: point = 2257, n_alt = 3
   Insn 495: point = 2258, n_alt = 0
   Insn 494: point = 2259, n_alt = 0
   Insn 493: point = 2260, n_alt = 3
   Insn 492: point = 2261, n_alt = 0
   Insn 491: point = 2262, n_alt = 3
   Insn 490: point = 2263, n_alt = 0
   Insn 489: point = 2264, n_alt = 3
   Insn 488: point = 2265, n_alt = 0
   Insn 487: point = 2266, n_alt = 3
   Insn 486: point = 2267, n_alt = 0
   Insn 485: point = 2268, n_alt = 0
   Insn 484: point = 2269, n_alt = 3
   Insn 483: point = 2270, n_alt = 0
   Insn 482: point = 2270, n_alt = 3
   Insn 481: point = 2271, n_alt = 3
   Insn 480: point = 2272, n_alt = 3
   Insn 479: point = 2273, n_alt = 3
   Insn 478: point = 2274, n_alt = 3
   Insn 477: point = 2276, n_alt = 3
   Insn 476: point = 2277, n_alt = 1
   Insn 475: point = 2279, n_alt = 0
   Insn 474: point = 2281, n_alt = 0
   Insn 473: point = 2283, n_alt = 0
   Insn 472: point = 2284, n_alt = 3
   Insn 471: point = 2286, n_alt = 3
   Insn 470: point = 2287, n_alt = 1
   Insn 469: point = 2289, n_alt = 0
   Insn 468: point = 2291, n_alt = 0
   Insn 467: point = 2293, n_alt = 0
   Insn 466: point = 2294, n_alt = 3
   Insn 465: point = 2296, n_alt = 3
   Insn 464: point = 2297, n_alt = 1
   Insn 463: point = 2299, n_alt = 0
   Insn 462: point = 2301, n_alt = 0
   Insn 461: point = 2303, n_alt = 0
   Insn 460: point = 2304, n_alt = 3
   Insn 459: point = 2306, n_alt = 3
   Insn 458: point = 2307, n_alt = 1
   Insn 457: point = 2309, n_alt = 0
   Insn 456: point = 2311, n_alt = 0
   Insn 455: point = 2313, n_alt = 0
   Insn 454: point = 2314, n_alt = 3
   Insn 453: point = 2316, n_alt = 3
   Insn 452: point = 2317, n_alt = 1
   Insn 451: point = 2319, n_alt = 0
   Insn 450: point = 2321, n_alt = 0
   Insn 449: point = 2323, n_alt = 0
   Insn 448: point = 2324, n_alt = 3
   Insn 447: point = 2326, n_alt = 3
   Insn 446: point = 2327, n_alt = 1
   Insn 445: point = 2329, n_alt = 0
   Insn 444: point = 2331, n_alt = 0
   Insn 443: point = 2333, n_alt = 0
   Insn 1989: point = 2334, n_alt = 5
	   Creating copy r1712->r1752@1
   Insn 442: point = 2336, n_alt = 3
   Insn 441: point = 2338, n_alt = 3
   Insn 440: point = 2339, n_alt = 1
   Insn 439: point = 2341, n_alt = 0
   Insn 438: point = 2343, n_alt = 0
   Insn 437: point = 2345, n_alt = 0
   Insn 1988: point = 2346, n_alt = 5
	   Creating copy r1711->r1753@1
   Insn 436: point = 2348, n_alt = 3
   Insn 435: point = 2350, n_alt = 3
   Insn 434: point = 2351, n_alt = 1
   Insn 433: point = 2353, n_alt = 0
   Insn 432: point = 2355, n_alt = 0
   Insn 431: point = 2357, n_alt = 0
   Insn 1987: point = 2358, n_alt = 5
	   Creating copy r1710->r1754@1
   Insn 430: point = 2360, n_alt = 3
   Insn 429: point = 2362, n_alt = 3
   Insn 428: point = 2363, n_alt = 1
   Insn 427: point = 2365, n_alt = 0
   Insn 426: point = 2367, n_alt = 0
   Insn 425: point = 2369, n_alt = 0
   Insn 424: point = 2370, n_alt = 3
   Insn 423: point = 2372, n_alt = 3
   Insn 422: point = 2373, n_alt = 1
   Insn 421: point = 2375, n_alt = 0
   Insn 420: point = 2377, n_alt = 0
   Insn 419: point = 2379, n_alt = 0
   Insn 418: point = 2380, n_alt = 3
   Insn 417: point = 2382, n_alt = 3
   Insn 416: point = 2383, n_alt = 1
   Insn 415: point = 2385, n_alt = 0
   Insn 414: point = 2387, n_alt = 0
   Insn 413: point = 2389, n_alt = 0
   Insn 412: point = 2390, n_alt = 8
   Insn 411: point = 2391, n_alt = 1
   Insn 410: point = 2393, n_alt = 7
   Insn 409: point = 2395, n_alt = 3
   Insn 408: point = 2396, n_alt = 7
   Insn 407: point = 2398, n_alt = 3
   Insn 406: point = 2399, n_alt = 3
   Insn 405: point = 2401, n_alt = 0
   Insn 404: point = 2403, n_alt = 0
  BB 2
   Insn 397: point = 2405, n_alt = 1
   Insn 396: point = 2405, n_alt = 0
   Insn 395: point = 2407, n_alt = 3
   Insn 394: point = 2408, n_alt = 8
   Insn 393: point = 2409, n_alt = 7
   Insn 392: point = 2410, n_alt = 3
   Insn 391: point = 2411, n_alt = 8
   Insn 390: point = 2412, n_alt = 7
   Insn 389: point = 2413, n_alt = 3
   Insn 388: point = 2414, n_alt = 8
   Insn 387: point = 2415, n_alt = 7
   Insn 386: point = 2416, n_alt = 3
   Insn 385: point = 2417, n_alt = 8
   Insn 384: point = 2418, n_alt = 7
   Insn 383: point = 2419, n_alt = 3
   Insn 382: point = 2420, n_alt = 8
   Insn 381: point = 2421, n_alt = 7
   Insn 380: point = 2422, n_alt = 3
   Insn 379: point = 2423, n_alt = 8
   Insn 378: point = 2424, n_alt = 7
   Insn 377: point = 2425, n_alt = 3
   Insn 376: point = 2426, n_alt = 8
   Insn 375: point = 2427, n_alt = 7
   Insn 374: point = 2428, n_alt = 3
   Insn 373: point = 2429, n_alt = 8
   Insn 372: point = 2430, n_alt = 7
   Insn 371: point = 2431, n_alt = 3
   Insn 367: point = 2432, n_alt = 5
   Insn 366: point = 2433, n_alt = 5
   Insn 365: point = 2434, n_alt = -1
   Insn 363: point = 2436, n_alt = 1
   Insn 361: point = 2438, n_alt = 0
   Insn 362: point = 2438, n_alt = 2
   Insn 360: point = 2439, n_alt = 3
   Insn 359: point = 2440, n_alt = 5
   Insn 358: point = 2441, n_alt = 0
   Insn 357: point = 2443, n_alt = 0
   Insn 356: point = 2445, n_alt = 3
   Insn 352: point = 2446, n_alt = 5
   Insn 351: point = 2447, n_alt = 5
   Insn 350: point = 2448, n_alt = -1
   Insn 348: point = 2450, n_alt = 1
   Insn 346: point = 2452, n_alt = 0
   Insn 347: point = 2452, n_alt = 2
   Insn 345: point = 2453, n_alt = 3
   Insn 344: point = 2454, n_alt = 5
   Insn 343: point = 2455, n_alt = 0
   Insn 342: point = 2457, n_alt = 0
   Insn 341: point = 2459, n_alt = 3
   Insn 337: point = 2460, n_alt = 5
   Insn 336: point = 2461, n_alt = 5
   Insn 335: point = 2462, n_alt = -1
   Insn 333: point = 2464, n_alt = 1
   Insn 331: point = 2466, n_alt = 0
   Insn 332: point = 2466, n_alt = 2
   Insn 330: point = 2467, n_alt = 3
   Insn 329: point = 2468, n_alt = 5
   Insn 328: point = 2469, n_alt = 0
   Insn 327: point = 2471, n_alt = 0
   Insn 326: point = 2473, n_alt = 3
   Insn 322: point = 2474, n_alt = 5
   Insn 321: point = 2475, n_alt = 5
   Insn 320: point = 2476, n_alt = -1
   Insn 318: point = 2478, n_alt = 1
   Insn 316: point = 2480, n_alt = 0
   Insn 317: point = 2480, n_alt = 2
   Insn 315: point = 2481, n_alt = 3
   Insn 314: point = 2482, n_alt = 5
   Insn 313: point = 2483, n_alt = 0
   Insn 312: point = 2485, n_alt = 0
   Insn 311: point = 2487, n_alt = 3
   Insn 307: point = 2488, n_alt = 5
   Insn 306: point = 2489, n_alt = 5
   Insn 305: point = 2490, n_alt = -1
   Insn 303: point = 2492, n_alt = 1
   Insn 301: point = 2494, n_alt = 0
   Insn 302: point = 2494, n_alt = 2
   Insn 300: point = 2495, n_alt = 3
   Insn 299: point = 2496, n_alt = 5
   Insn 298: point = 2497, n_alt = 0
   Insn 297: point = 2499, n_alt = 0
   Insn 296: point = 2501, n_alt = 3
   Insn 292: point = 2502, n_alt = 5
   Insn 291: point = 2503, n_alt = 5
   Insn 290: point = 2504, n_alt = -1
   Insn 288: point = 2506, n_alt = 1
   Insn 286: point = 2508, n_alt = 0
   Insn 287: point = 2508, n_alt = 2
   Insn 285: point = 2509, n_alt = 3
   Insn 284: point = 2510, n_alt = 5
   Insn 283: point = 2511, n_alt = 0
   Insn 282: point = 2513, n_alt = 0
   Insn 281: point = 2515, n_alt = 3
   Insn 277: point = 2516, n_alt = 5
   Insn 276: point = 2517, n_alt = 5
   Insn 275: point = 2518, n_alt = -1
   Insn 273: point = 2520, n_alt = 1
   Insn 271: point = 2522, n_alt = 0
   Insn 272: point = 2522, n_alt = 2
   Insn 270: point = 2523, n_alt = 3
   Insn 269: point = 2524, n_alt = 5
   Insn 268: point = 2525, n_alt = 0
   Insn 267: point = 2527, n_alt = 0
   Insn 266: point = 2529, n_alt = 3
   Insn 262: point = 2530, n_alt = 5
   Insn 261: point = 2531, n_alt = 5
   Insn 260: point = 2532, n_alt = -1
   Insn 258: point = 2534, n_alt = 1
   Insn 256: point = 2536, n_alt = 0
   Insn 257: point = 2536, n_alt = 2
   Insn 255: point = 2537, n_alt = 3
   Insn 254: point = 2538, n_alt = 5
   Insn 253: point = 2539, n_alt = 0
   Insn 252: point = 2541, n_alt = 0
   Insn 251: point = 2543, n_alt = 3
   Insn 247: point = 2544, n_alt = 5
   Insn 246: point = 2545, n_alt = 5
   Insn 245: point = 2546, n_alt = -1
   Insn 243: point = 2548, n_alt = 1
   Insn 241: point = 2550, n_alt = 0
   Insn 242: point = 2550, n_alt = 2
   Insn 240: point = 2551, n_alt = 3
   Insn 239: point = 2552, n_alt = 5
   Insn 238: point = 2553, n_alt = 0
   Insn 237: point = 2555, n_alt = 0
   Insn 236: point = 2557, n_alt = 3
   Insn 232: point = 2558, n_alt = 5
   Insn 231: point = 2559, n_alt = 5
   Insn 230: point = 2560, n_alt = -1
   Insn 228: point = 2562, n_alt = 1
   Insn 226: point = 2564, n_alt = 0
   Insn 227: point = 2564, n_alt = 2
   Insn 225: point = 2565, n_alt = 3
   Insn 224: point = 2566, n_alt = 5
   Insn 223: point = 2567, n_alt = 0
   Insn 222: point = 2569, n_alt = 0
   Insn 221: point = 2571, n_alt = 3
   Insn 217: point = 2572, n_alt = 5
   Insn 216: point = 2573, n_alt = 5
   Insn 215: point = 2574, n_alt = -1
   Insn 213: point = 2576, n_alt = 1
   Insn 211: point = 2578, n_alt = 0
   Insn 212: point = 2578, n_alt = 2
   Insn 210: point = 2579, n_alt = 3
   Insn 209: point = 2580, n_alt = 5
   Insn 208: point = 2581, n_alt = 0
   Insn 207: point = 2583, n_alt = 0
   Insn 206: point = 2585, n_alt = 3
   Insn 202: point = 2586, n_alt = 5
   Insn 201: point = 2587, n_alt = 5
   Insn 200: point = 2588, n_alt = -1
   Insn 198: point = 2590, n_alt = 1
   Insn 196: point = 2592, n_alt = 0
   Insn 197: point = 2592, n_alt = 2
   Insn 195: point = 2593, n_alt = 3
   Insn 194: point = 2594, n_alt = 5
   Insn 193: point = 2595, n_alt = 0
   Insn 192: point = 2597, n_alt = 0
   Insn 191: point = 2599, n_alt = 3
   Insn 187: point = 2600, n_alt = 5
   Insn 186: point = 2601, n_alt = 5
   Insn 185: point = 2602, n_alt = -1
   Insn 183: point = 2604, n_alt = 1
   Insn 181: point = 2606, n_alt = 0
   Insn 182: point = 2606, n_alt = 2
   Insn 180: point = 2607, n_alt = 3
   Insn 179: point = 2608, n_alt = 5
   Insn 178: point = 2609, n_alt = 0
   Insn 177: point = 2611, n_alt = 0
   Insn 176: point = 2613, n_alt = 3
   Insn 172: point = 2614, n_alt = 5
   Insn 171: point = 2615, n_alt = 5
   Insn 170: point = 2616, n_alt = -1
   Insn 168: point = 2618, n_alt = 1
   Insn 166: point = 2620, n_alt = 0
   Insn 167: point = 2620, n_alt = 2
   Insn 165: point = 2621, n_alt = 3
   Insn 164: point = 2622, n_alt = 5
   Insn 163: point = 2623, n_alt = 0
   Insn 162: point = 2625, n_alt = 0
   Insn 161: point = 2627, n_alt = 3
   Insn 157: point = 2628, n_alt = 5
   Insn 156: point = 2629, n_alt = 5
   Insn 155: point = 2630, n_alt = -1
   Insn 153: point = 2632, n_alt = 1
   Insn 151: point = 2634, n_alt = 0
   Insn 152: point = 2634, n_alt = 2
   Insn 150: point = 2635, n_alt = 3
   Insn 149: point = 2636, n_alt = 5
   Insn 148: point = 2637, n_alt = 0
   Insn 147: point = 2639, n_alt = 0
   Insn 146: point = 2641, n_alt = 3
   Insn 142: point = 2642, n_alt = 5
   Insn 141: point = 2643, n_alt = 5
   Insn 140: point = 2644, n_alt = -1
   Insn 138: point = 2646, n_alt = 1
   Insn 136: point = 2648, n_alt = 0
   Insn 137: point = 2648, n_alt = 2
   Insn 135: point = 2649, n_alt = 3
   Insn 134: point = 2650, n_alt = 5
   Insn 133: point = 2651, n_alt = 0
   Insn 132: point = 2653, n_alt = 0
   Insn 131: point = 2655, n_alt = 3
   Insn 127: point = 2656, n_alt = 5
   Insn 126: point = 2657, n_alt = 5
   Insn 125: point = 2658, n_alt = -1
   Insn 123: point = 2660, n_alt = 1
   Insn 121: point = 2662, n_alt = 0
   Insn 122: point = 2662, n_alt = 2
   Insn 120: point = 2663, n_alt = 3
   Insn 119: point = 2664, n_alt = 5
   Insn 118: point = 2665, n_alt = 0
   Insn 117: point = 2667, n_alt = 0
   Insn 116: point = 2669, n_alt = 3
   Insn 112: point = 2670, n_alt = 5
   Insn 111: point = 2671, n_alt = 5
   Insn 110: point = 2672, n_alt = -1
   Insn 108: point = 2674, n_alt = 1
   Insn 106: point = 2676, n_alt = 0
   Insn 107: point = 2676, n_alt = 2
   Insn 105: point = 2677, n_alt = 3
   Insn 104: point = 2678, n_alt = 5
   Insn 103: point = 2679, n_alt = 0
   Insn 102: point = 2681, n_alt = 0
   Insn 101: point = 2683, n_alt = 3
   Insn 97: point = 2684, n_alt = 5
   Insn 96: point = 2685, n_alt = 5
   Insn 95: point = 2686, n_alt = -1
   Insn 93: point = 2688, n_alt = 1
   Insn 91: point = 2690, n_alt = 0
   Insn 92: point = 2690, n_alt = 2
   Insn 90: point = 2691, n_alt = 3
   Insn 89: point = 2692, n_alt = 5
   Insn 88: point = 2693, n_alt = 0
   Insn 87: point = 2695, n_alt = 0
   Insn 86: point = 2697, n_alt = 3
   Insn 82: point = 2698, n_alt = 5
   Insn 81: point = 2699, n_alt = 5
   Insn 80: point = 2700, n_alt = -1
   Insn 78: point = 2702, n_alt = 1
   Insn 76: point = 2704, n_alt = 0
   Insn 77: point = 2704, n_alt = 2
   Insn 75: point = 2705, n_alt = 3
   Insn 74: point = 2706, n_alt = 5
   Insn 73: point = 2707, n_alt = 0
   Insn 72: point = 2709, n_alt = 0
   Insn 71: point = 2711, n_alt = 3
   Insn 67: point = 2712, n_alt = 5
   Insn 66: point = 2713, n_alt = 5
   Insn 65: point = 2714, n_alt = -1
   Insn 63: point = 2716, n_alt = 1
   Insn 61: point = 2718, n_alt = 0
   Insn 62: point = 2718, n_alt = 2
   Insn 60: point = 2719, n_alt = 3
   Insn 59: point = 2720, n_alt = 5
   Insn 58: point = 2721, n_alt = 0
   Insn 57: point = 2723, n_alt = 0
   Insn 56: point = 2725, n_alt = 3
   Insn 52: point = 2726, n_alt = 2
   Insn 51: point = 2727, n_alt = 3
   Insn 50: point = 2728, n_alt = -1
   Insn 48: point = 2730, n_alt = 1
   Insn 46: point = 2732, n_alt = 0
   Insn 47: point = 2732, n_alt = 2
   Insn 45: point = 2733, n_alt = 3
   Insn 44: point = 2734, n_alt = 5
   Insn 43: point = 2735, n_alt = 0
   Insn 42: point = 2737, n_alt = 0
   Insn 41: point = 2739, n_alt = 3
   Insn 37: point = 2740, n_alt = 2
   Insn 36: point = 2741, n_alt = 3
   Insn 35: point = 2742, n_alt = -1
   Insn 33: point = 2744, n_alt = 1
   Insn 31: point = 2746, n_alt = 0
   Insn 32: point = 2746, n_alt = 2
   Insn 30: point = 2747, n_alt = 3
   Insn 29: point = 2748, n_alt = 5
   Insn 28: point = 2749, n_alt = 0
   Insn 27: point = 2751, n_alt = 0
   Insn 26: point = 2753, n_alt = 3
   Insn 22: point = 2754, n_alt = 2
   Insn 21: point = 2755, n_alt = 3
   Insn 20: point = 2756, n_alt = -1
   Insn 18: point = 2758, n_alt = 1
   Insn 16: point = 2760, n_alt = 0
   Insn 17: point = 2760, n_alt = 2
   Insn 15: point = 2761, n_alt = 3
   Insn 14: point = 2762, n_alt = 5
   Insn 13: point = 2763, n_alt = 0
   Insn 12: point = 2765, n_alt = 0
   Insn 11: point = 2767, n_alt = 3
   Insn 7: point = 2768, n_alt = 5
   Insn 6: point = 2768, n_alt = 5
   Insn 5: point = 2768, n_alt = 5
   Insn 4: point = 2768, n_alt = 5
   Insn 3: point = 2768, n_alt = 5
   Insn 2: point = 2768, n_alt = 5
 r87: [2764..2765]
 r88: [2755..2756]
 r89: [2754..2768]
 r91: [2750..2751]
 r92: [2741..2742]
 r93: [2740..2768]
 r95: [2736..2737]
 r96: [2727..2728]
 r97: [2726..2768]
 r99: [2722..2723]
 r100: [2713..2714]
 r101: [2712..2768]
 r103: [2708..2709]
 r104: [2699..2700]
 r105: [2698..2768]
 r107: [2694..2695]
 r108: [2685..2686]
 r109: [2684..2768]
 r111: [2680..2681]
 r112: [2671..2672]
 r113: [2670..2768]
 r115: [2666..2667]
 r116: [2657..2658]
 r117: [2656..2768]
 r119: [2652..2653]
 r120: [2643..2644]
 r121: [2642..2768]
 r123: [2638..2639]
 r124: [2629..2630]
 r125: [2628..2768]
 r127: [2624..2625]
 r128: [2615..2616]
 r129: [2614..2768]
 r131: [2610..2611]
 r132: [2601..2602]
 r133: [2600..2768]
 r135: [2596..2597]
 r136: [2587..2588]
 r137: [2586..2768]
 r139: [2582..2583]
 r140: [2573..2574]
 r141: [2572..2768]
 r143: [2568..2569]
 r144: [2559..2560]
 r145: [2558..2768]
 r147: [2554..2555]
 r148: [2545..2546]
 r149: [2544..2768]
 r151: [2540..2541]
 r152: [2531..2532]
 r153: [2530..2768]
 r155: [2526..2527]
 r156: [2517..2518]
 r157: [2516..2768]
 r159: [2512..2513]
 r160: [2503..2504]
 r161: [2502..2768]
 r163: [2498..2499]
 r164: [2489..2490]
 r165: [2488..2768]
 r167: [2484..2485]
 r168: [2475..2476]
 r169: [2474..2768]
 r171: [2470..2471]
 r172: [2461..2462]
 r173: [2460..2768]
 r175: [2456..2457]
 r176: [2447..2448]
 r177: [2446..2768]
 r179: [2442..2443]
 r180: [2433..2434]
 r181: [2432..2768]
 r183: [2400..2401]
 r184: [2397..2399]
 r185: [2392..2396]
 r186: [2392..2393]
 r187: [2390..2391]
 r188: [2386..2387]
 r189: [2384..2385]
 r190: [2267..2380]
 r191: [2376..2377]
 r192: [2374..2375]
 r193: [2258..2370]
 r194: [2366..2367]
 r195: [2364..2365]
 r197: [2354..2355]
 r198: [2352..2353]
 r200: [2342..2343]
 r201: [2340..2341]
 r203: [2330..2331]
 r204: [2328..2329]
 r205: [2228..2324]
 r206: [2320..2321]
 r207: [2318..2319]
 r208: [2227..2314]
 r209: [2310..2311]
 r210: [2308..2309]
 r211: [2226..2304]
 r212: [2300..2301]
 r213: [2298..2299]
 r214: [2225..2294]
 r215: [2290..2291]
 r216: [2288..2289]
 r217: [2221..2284]
 r218: [2280..2281]
 r219: [2278..2279]
 r220: [2219..2274]
 r221: [2194..2196]
 r222: [2176..2185]
 r223: [2181..2182]
 r224: [2178..2180]
 r225: [2176..2177]
 r226: [2174..2175]
 r227: [2168..2169]
 r228: [2165..2167]
 r229: [2150..2151]
 r230: [2144..2145]
 r231: [2141..2143]
 r232: [2135..2136]
 r233: [2132..2134]
 r234: [2126..2127]
 r235: [2123..2125]
 r236: [2121..2122]
 r237: [2119..2120]
 r238: [2116..2118]
 r239: [2098..2099]
 r240: [2095..2097]
 r241: [2092..2094]
 r242: [2090..2091]
 r243: [2087..2089]
 r244: [2082..2084]
 r245: [2077..2079]
 r246: [2072..2074]
 r247: [2048..2049]
 r248: [2046..2047]
 r249: [2037..2043]
 r250: [2041..2042]
 r251: [2039..2040]
 r252: [2037..2038]
 r253: [2033..2034]
 r254: [2031..2032]
 r255: [2022..2028]
 r256: [2026..2027]
 r257: [2024..2025]
 r258: [2022..2023]
 r259: [2018..2019]
 r260: [2016..2017]
 r261: [2007..2013]
 r262: [2011..2012]
 r263: [2009..2010]
 r264: [2007..2008]
 r265: [2003..2004]
 r266: [2001..2002]
 r267: [1992..1998]
 r268: [1996..1997]
 r269: [1994..1995]
 r270: [1992..1993]
 r271: [1988..1989]
 r272: [1986..1987]
 r273: [1977..1983]
 r274: [1981..1982]
 r275: [1979..1980]
 r276: [1977..1978]
 r277: [1973..1974]
 r278: [1971..1972]
 r279: [1962..1968]
 r280: [1966..1967]
 r281: [1964..1965]
 r282: [1962..1963]
 r283: [1953..1954]
 r284: [1946..1947]
 r285: [1939..1940]
 r286: [1932..1933]
 r287: [1925..1926]
 r288: [1918..1919]
 r289: [1904..1913]
 r290: [1909..1910]
 r291: [1906..1908]
 r292: [1904..1905]
 r293: [1902..1903]
 r294: [1897..1901]
 r295: [1897..1898]
 r296: [1895..1896]
 r297: [1883..1892]
 r298: [1888..1889]
 r299: [1885..1887]
 r300: [1883..1884]
 r301: [1881..1882]
 r302: [1876..1880]
 r303: [1876..1877]
 r304: [1862..1871]
 r305: [1867..1868]
 r306: [1864..1866]
 r307: [1862..1863]
 r308: [1860..1861]
 r309: [1855..1859]
 r310: [1855..1856]
 r311: [1841..1850]
 r312: [1846..1847]
 r313: [1843..1845]
 r314: [1841..1842]
 r315: [1839..1840]
 r316: [1834..1838]
 r317: [1834..1835]
 r318: [1820..1829]
 r319: [1825..1826]
 r320: [1822..1824]
 r321: [1820..1821]
 r322: [1818..1819]
 r323: [1813..1817]
 r324: [1811..1814]
 r325: [1798..1809]
 r326: [1805..1806]
 r327: [1800..1804]
 r328: [1800..1801]
 r329: [1798..1799]
 r330: [1784..1793]
 r331: [1789..1790]
 r332: [1786..1788]
 r333: [1784..1785]
 r334: [1782..1783]
 r335: [1777..1781]
 r336: [1777..1778]
 r337: [1763..1772]
 r338: [1768..1769]
 r339: [1765..1767]
 r340: [1763..1764]
 r341: [1761..1762]
 r342: [1756..1760]
 r343: [1756..1757]
 r344: [1667..1669]
 r345: [1647..1648]
 r346: [1642..1646]
 r347: [1629..1635]
 r348: [1631..1632]
 r349: [1629..1630]
 r350: [1601..1602]
 r351: [1595..1597]
 r352: [1595..1596]
 r353: [1593..1594]
 r354: [1586..1588]
 r355: [1584..1585]
 r356: [1581..1583]
 r357: [1576..1578]
 r358: [1574..1575]
 r359: [1571..1573]
 r360: [1566..1568]
 r361: [1564..1565]
 r362: [1561..1563]
 r363: [1556..1558]
 r364: [1554..1555]
 r365: [1551..1553]
 r366: [1546..1548]
 r367: [1544..1545]
 r368: [1541..1543]
 r369: [1536..1538]
 r370: [1534..1535]
 r371: [1531..1533]
 r372: [1525..1526]
 r373: [1522..1524]
 r374: [1512..1521]
 r375: [1517..1518]
 r376: [1514..1516]
 r377: [1512..1513]
 r378: [1430..1431]
 r379: [1428..1429]
 r380: [1365..1424]
 r381: [1420..1421]
 r382: [1418..1419]
 r383: [1364..1414]
 r384: [1410..1411]
 r385: [1408..1409]
 r386: [1363..1404]
 r387: [1400..1401]
 r388: [1398..1399]
 r389: [1362..1394]
 r390: [1390..1391]
 r391: [1388..1389]
 r392: [1361..1384]
 r393: [1380..1381]
 r394: [1378..1379]
 r395: [1358..1374]
 r396: [1507..1508]
 r397: [1505..1506]
 r398: [1442..1501]
 r399: [1497..1498]
 r400: [1495..1496]
 r401: [1441..1491]
 r402: [1487..1488]
 r403: [1485..1486]
 r404: [1440..1481]
 r405: [1477..1478]
 r406: [1475..1476]
 r407: [1439..1471]
 r408: [1467..1468]
 r409: [1465..1466]
 r410: [1438..1461]
 r411: [1457..1458]
 r412: [1455..1456]
 r413: [1435..1451]
 r414: [1354..1356]
 r415: [1354..1355]
 r416: [1349..1353]
 r417: [1351..1352]
 r418: [1349..1350]
 r419: [1344..1348]
 r420: [1346..1347]
 r421: [1344..1345]
 r422: [1339..1341]
 r423: [1339..1340]
 r424: [1334..1338]
 r425: [1336..1337]
 r426: [1334..1335]
 r427: [1329..1333]
 r428: [1331..1332]
 r429: [1329..1330]
 r430: [1324..1326]
 r431: [1324..1325]
 r432: [1319..1323]
 r433: [1321..1322]
 r434: [1319..1320]
 r435: [1314..1318]
 r436: [1316..1317]
 r437: [1314..1315]
 r438: [1309..1311]
 r439: [1309..1310]
 r440: [1304..1308]
 r441: [1306..1307]
 r442: [1304..1305]
 r443: [1299..1303]
 r444: [1301..1302]
 r445: [1299..1300]
 r446: [1295..1296]
 r447: [1288..1292]
 r448: [1290..1291]
 r449: [1288..1289]
 r450: [1283..1287]
 r451: [1285..1286]
 r452: [1283..1284]
 r453: [1279..1280]
 r454: [1272..1276]
 r455: [1274..1275]
 r456: [1272..1273]
 r457: [1267..1271]
 r458: [1269..1270]
 r459: [1267..1268]
 r460: [1261..1262]
 r461: [1258..1260]
 r462: [1256..1257]
 r463: [1251..1252]
 r464: [1249..1250]
 r465: [1213..1245]
 r466: [1241..1242]
 r467: [1239..1240]
 r468: [1212..1235]
 r469: [1231..1232]
 r470: [1229..1230]
 r471: [1211..1225]
 r472: [1204..1205]
 r473: [1201..1203]
 r474: [1193..1200]
 r475: [1193..1199]
 r476: [1195..1196]
 r477: [1190..1194]
 r478: [1190..1192]
 r479: [1188..1189]
 r480: [1186..1187]
 r481: [1179..1183]
 r482: [1181..1182]
 r483: [1179..1180]
 r484: [1175..1176]
 r485: [1173..1174]
 r486: [1166..1170]
 r487: [1168..1169]
 r488: [1166..1167]
 r489: [1162..1163]
 r490: [1160..1161]
 r491: [1153..1157]
 r492: [1155..1156]
 r493: [1153..1154]
 r494: [1150..1152]
 r495: [1150..1151]
 r496: [1146..1147]
 r497: [1144..1145]
 r498: [1137..1141]
 r499: [1139..1140]
 r500: [1137..1138]
 r501: [1133..1134]
 r502: [1131..1132]
 r503: [1124..1128]
 r504: [1126..1127]
 r505: [1124..1125]
 r506: [1120..1121]
 r507: [1118..1119]
 r508: [1111..1115]
 r509: [1113..1114]
 r510: [1111..1112]
 r511: [1103..1105]
 r512: [1093..1102]
 r513: [1098..1099]
 r514: [1095..1097]
 r515: [1093..1094]
 r516: [1059..1086]
 r517: [1082..1083]
 r518: [1079..1081]
 r519: [1076..1078]
 r520: [1076..1077]
 r521: [1063..1075]
 r522: [1071..1072]
 r523: [1068..1070]
 r524: [1065..1067]
 r525: [1065..1066]
 r526: [1063..1064]
 r527: [1061..1062]
 r528: [1059..1060]
 r529: [1025..1052]
 r530: [1048..1049]
 r531: [1045..1047]
 r532: [1042..1044]
 r533: [1042..1043]
 r534: [1029..1041]
 r535: [1037..1038]
 r536: [1034..1036]
 r537: [1031..1033]
 r538: [1031..1032]
 r539: [1029..1030]
 r540: [1027..1028]
 r541: [1025..1026]
 r542: [978..1024]
 r543: [980..1019]
 r544: [1016..1018]
 r545: [1016..1017]
 r546: [1011..1015]
 r547: [1013..1014]
 r548: [1009..1012]
 r549: [996..1007]
 r550: [1003..1004]
 r551: [1000..1002]
 r552: [998..999]
 r553: [996..997]
 r554: [984..995]
 r555: [991..992]
 r556: [988..990]
 r557: [986..987]
 r558: [984..985]
 r559: [982..983]
 r560: [980..981]
 r561: [978..979]
 r562: [944..971]
 r563: [967..968]
 r564: [964..966]
 r565: [961..963]
 r566: [961..962]
 r567: [948..960]
 r568: [956..957]
 r569: [953..955]
 r570: [950..952]
 r571: [950..951]
 r572: [948..949]
 r573: [946..947]
 r574: [944..945]
 r575: [897..943]
 r576: [899..938]
 r577: [935..937]
 r578: [935..936]
 r579: [930..934]
 r580: [932..933]
 r581: [928..931]
 r582: [915..926]
 r583: [922..923]
 r584: [919..921]
 r585: [917..918]
 r586: [915..916]
 r587: [903..914]
 r588: [910..911]
 r589: [907..909]
 r590: [905..906]
 r591: [903..904]
 r592: [901..902]
 r593: [899..900]
 r594: [897..898]
 r595: [863..890]
 r596: [886..887]
 r597: [883..885]
 r598: [880..882]
 r599: [880..881]
 r600: [867..879]
 r601: [875..876]
 r602: [872..874]
 r603: [869..871]
 r604: [869..870]
 r605: [867..868]
 r606: [865..866]
 r607: [863..864]
 r608: [816..862]
 r609: [818..857]
 r610: [854..856]
 r611: [854..855]
 r612: [849..853]
 r613: [851..852]
 r614: [847..850]
 r615: [834..845]
 r616: [841..842]
 r617: [838..840]
 r618: [836..837]
 r619: [834..835]
 r620: [822..833]
 r621: [829..830]
 r622: [826..828]
 r623: [824..825]
 r624: [822..823]
 r625: [820..821]
 r626: [818..819]
 r627: [816..817]
 r628: [782..809]
 r629: [805..806]
 r630: [802..804]
 r631: [799..801]
 r632: [799..800]
 r633: [786..798]
 r634: [794..795]
 r635: [791..793]
 r636: [788..790]
 r637: [788..789]
 r638: [786..787]
 r639: [784..785]
 r640: [782..783]
 r641: [735..781]
 r642: [737..776]
 r643: [773..775]
 r644: [773..774]
 r645: [768..772]
 r646: [770..771]
 r647: [766..769]
 r648: [753..764]
 r649: [760..761]
 r650: [757..759]
 r651: [755..756]
 r652: [753..754]
 r653: [741..752]
 r654: [748..749]
 r655: [745..747]
 r656: [743..744]
 r657: [741..742]
 r658: [739..740]
 r659: [737..738]
 r660: [735..736]
 r661: [695..734]
 r662: [729..731]
 r663: [727..728]
 r664: [697..724]
 r665: [720..721]
 r666: [717..719]
 r667: [714..716]
 r668: [714..715]
 r669: [701..713]
 r670: [709..710]
 r671: [706..708]
 r672: [703..705]
 r673: [703..704]
 r674: [701..702]
 r675: [699..700]
 r676: [697..698]
 r677: [695..696]
 r678: [663..690]
 r679: [686..687]
 r680: [683..685]
 r681: [680..682]
 r682: [680..681]
 r683: [667..679]
 r684: [675..676]
 r685: [672..674]
 r686: [669..671]
 r687: [669..670]
 r688: [667..668]
 r689: [665..666]
 r690: [663..664]
 r691: [631..658]
 r692: [654..655]
 r693: [651..653]
 r694: [648..650]
 r695: [648..649]
 r696: [635..647]
 r697: [643..644]
 r698: [640..642]
 r699: [637..639]
 r700: [637..638]
 r701: [635..636]
 r702: [633..634]
 r703: [631..632]
 r704: [589..630]
 r705: [591..627]
 r706: [624..626]
 r707: [624..625]
 r708: [619..623]
 r709: [621..622]
 r710: [619..620]
 r711: [607..618]
 r712: [614..615]
 r713: [611..613]
 r714: [609..610]
 r715: [607..608]
 r716: [595..606]
 r717: [602..603]
 r718: [599..601]
 r719: [597..598]
 r720: [595..596]
 r721: [593..594]
 r722: [591..592]
 r723: [589..590]
 r724: [557..584]
 r725: [580..581]
 r726: [577..579]
 r727: [574..576]
 r728: [574..575]
 r729: [561..573]
 r730: [569..570]
 r731: [566..568]
 r732: [563..565]
 r733: [563..564]
 r734: [561..562]
 r735: [559..560]
 r736: [557..558]
 r737: [515..556]
 r738: [517..553]
 r739: [550..552]
 r740: [550..551]
 r741: [545..549]
 r742: [547..548]
 r743: [545..546]
 r744: [533..544]
 r745: [540..541]
 r746: [537..539]
 r747: [535..536]
 r748: [533..534]
 r749: [521..532]
 r750: [528..529]
 r751: [525..527]
 r752: [523..524]
 r753: [521..522]
 r754: [519..520]
 r755: [517..518]
 r756: [515..516]
 r757: [483..510]
 r758: [506..507]
 r759: [503..505]
 r760: [500..502]
 r761: [500..501]
 r762: [487..499]
 r763: [495..496]
 r764: [492..494]
 r765: [489..491]
 r766: [489..490]
 r767: [487..488]
 r768: [485..486]
 r769: [483..484]
 r770: [441..482]
 r771: [443..479]
 r772: [476..478]
 r773: [476..477]
 r774: [471..475]
 r775: [473..474]
 r776: [471..472]
 r777: [459..470]
 r778: [466..467]
 r779: [463..465]
 r780: [461..462]
 r781: [459..460]
 r782: [447..458]
 r783: [454..455]
 r784: [451..453]
 r785: [449..450]
 r786: [447..448]
 r787: [445..446]
 r788: [443..444]
 r789: [441..442]
 r790: [409..436]
 r791: [432..433]
 r792: [429..431]
 r793: [426..428]
 r794: [426..427]
 r795: [413..425]
 r796: [421..422]
 r797: [418..420]
 r798: [415..417]
 r799: [415..416]
 r800: [413..414]
 r801: [411..412]
 r802: [409..410]
 r803: [367..408]
 r804: [369..405]
 r805: [402..404]
 r806: [402..403]
 r807: [397..401]
 r808: [399..400]
 r809: [397..398]
 r810: [385..396]
 r811: [392..393]
 r812: [389..391]
 r813: [387..388]
 r814: [385..386]
 r815: [373..384]
 r816: [380..381]
 r817: [377..379]
 r818: [375..376]
 r819: [373..374]
 r820: [371..372]
 r821: [369..370]
 r822: [367..368]
 r823: [329..366]
 r824: [361..363]
 r825: [359..360]
 r826: [331..358]
 r827: [354..355]
 r828: [351..353]
 r829: [348..350]
 r830: [348..349]
 r831: [335..347]
 r832: [343..344]
 r833: [340..342]
 r834: [337..339]
 r835: [337..338]
 r836: [335..336]
 r837: [333..334]
 r838: [331..332]
 r839: [329..330]
 r840: [308..324]
 r841: [320..321]
 r842: [310..319]
 r843: [315..316]
 r844: [312..314]
 r845: [310..311]
 r846: [308..309]
 r847: [305..307]
 r848: [286..302]
 r849: [298..299]
 r850: [288..297]
 r851: [293..294]
 r852: [290..292]
 r853: [288..289]
 r854: [286..287]
 r855: [283..285]
 r856: [264..280]
 r857: [276..277]
 r858: [266..275]
 r859: [271..272]
 r860: [268..270]
 r861: [266..267]
 r862: [264..265]
 r863: [261..263]
 r864: [242..258]
 r865: [254..255]
 r866: [244..253]
 r867: [249..250]
 r868: [246..248]
 r869: [244..245]
 r870: [242..243]
 r871: [239..241]
 r872: [235..236]
 r873: [220..234]
 r874: [230..231]
 r875: [227..229]
 r876: [220..226]
 r877: [222..223]
 r878: [217..221]
 r879: [217..219]
 r880: [213..214]
 r881: [198..212]
 r882: [208..209]
 r883: [205..207]
 r884: [198..204]
 r885: [200..201]
 r886: [195..199]
 r887: [195..197]
 r888: [166..192]
 r889: [188..189]
 r890: [178..187]
 r891: [183..184]
 r892: [180..182]
 r893: [178..179]
 r894: [168..177]
 r895: [173..174]
 r896: [170..172]
 r897: [168..169]
 r898: [166..167]
 r899: [163..165]
 r900: [134..160]
 r901: [156..157]
 r902: [146..155]
 r903: [151..152]
 r904: [148..150]
 r905: [146..147]
 r906: [136..145]
 r907: [141..142]
 r908: [138..140]
 r909: [136..137]
 r910: [134..135]
 r911: [131..133]
 r912: [102..128]
 r913: [124..125]
 r914: [114..123]
 r915: [119..120]
 r916: [116..118]
 r917: [114..115]
 r918: [104..113]
 r919: [109..110]
 r920: [106..108]
 r921: [104..105]
 r922: [102..103]
 r923: [99..101]
 r924: [70..96]
 r925: [92..93]
 r926: [82..91]
 r927: [87..88]
 r928: [84..86]
 r929: [82..83]
 r930: [72..81]
 r931: [77..78]
 r932: [74..76]
 r933: [72..73]
 r934: [70..71]
 r935: [67..69]
 r936: [63..64]
 r937: [53..62]
 r938: [58..59]
 r939: [55..57]
 r940: [53..54]
 r941: [38..52]
 r942: [48..49]
 r943: [45..47]
 r944: [38..44]
 r945: [40..41]
 r946: [35..39]
 r947: [35..37]
 r948: [31..32]
 r949: [21..30]
 r950: [26..27]
 r951: [23..25]
 r952: [21..22]
 r953: [6..20]
 r954: [16..17]
 r955: [13..15]
 r956: [6..12]
 r957: [8..9]
 r958: [3..7]
 r959: [3..5]
 r960: [1593..1600] [1589..1591]
 r961: [2759..2761]
 r962: [2757..2758]
 r966: [2745..2747]
 r967: [2743..2744]
 r971: [2731..2733]
 r972: [2729..2730]
 r976: [2717..2719]
 r977: [2715..2716]
 r981: [2703..2705]
 r982: [2701..2702]
 r986: [2689..2691]
 r987: [2687..2688]
 r991: [2675..2677]
 r992: [2673..2674]
 r996: [2661..2663]
 r997: [2659..2660]
 r1001: [2647..2649]
 r1002: [2645..2646]
 r1006: [2633..2635]
 r1007: [2631..2632]
 r1011: [2619..2621]
 r1012: [2617..2618]
 r1016: [2605..2607]
 r1017: [2603..2604]
 r1021: [2591..2593]
 r1022: [2589..2590]
 r1026: [2577..2579]
 r1027: [2575..2576]
 r1031: [2563..2565]
 r1032: [2561..2562]
 r1036: [2549..2551]
 r1037: [2547..2548]
 r1041: [2535..2537]
 r1042: [2533..2534]
 r1046: [2521..2523]
 r1047: [2519..2520]
 r1051: [2507..2509]
 r1052: [2505..2506]
 r1056: [2493..2495]
 r1057: [2491..2492]
 r1061: [2479..2481]
 r1062: [2477..2478]
 r1066: [2465..2467]
 r1067: [2463..2464]
 r1071: [2451..2453]
 r1072: [2449..2450]
 r1076: [2437..2439]
 r1077: [2435..2436]
 r1081: [0..2405]
 r1082: [0..1]
 r1083: [2158..2160]
 r1084: [2152..2156]
 r1085: [2154..2155]
 r1086: [2152..2153]
 r1087: [2058..2060]
 r1088: [2052..2056]
 r1089: [2054..2055]
 r1090: [2052..2053]
 r1091: [1750..1751]
 r1092: [1745..1749]
 r1093: [1738..1739]
 r1094: [1733..1737]
 r1095: [1726..1727]
 r1096: [1721..1725]
 r1097: [1714..1715]
 r1098: [1709..1713]
 r1099: [1702..1703]
 r1100: [1697..1701]
 r1101: [1690..1691]
 r1102: [1685..1689]
 r1103: [1678..1679]
 r1104: [1673..1677]
 r1105: [2766..2767]
 r1106: [2762..2763]
 r1107: [2759..2760]
 r1108: [2752..2753]
 r1109: [2748..2749]
 r1110: [2745..2746]
 r1111: [2738..2739]
 r1112: [2734..2735]
 r1113: [2731..2732]
 r1114: [2724..2725]
 r1115: [2720..2721]
 r1116: [2717..2718]
 r1117: [2710..2711]
 r1118: [2706..2707]
 r1119: [2703..2704]
 r1120: [2696..2697]
 r1121: [2692..2693]
 r1122: [2689..2690]
 r1123: [2682..2683]
 r1124: [2678..2679]
 r1125: [2675..2676]
 r1126: [2668..2669]
 r1127: [2664..2665]
 r1128: [2661..2662]
 r1129: [2654..2655]
 r1130: [2650..2651]
 r1131: [2647..2648]
 r1132: [2640..2641]
 r1133: [2636..2637]
 r1134: [2633..2634]
 r1135: [2626..2627]
 r1136: [2622..2623]
 r1137: [2619..2620]
 r1138: [2612..2613]
 r1139: [2608..2609]
 r1140: [2605..2606]
 r1141: [2598..2599]
 r1142: [2594..2595]
 r1143: [2591..2592]
 r1144: [2584..2585]
 r1145: [2580..2581]
 r1146: [2577..2578]
 r1147: [2570..2571]
 r1148: [2566..2567]
 r1149: [2563..2564]
 r1150: [2556..2557]
 r1151: [2552..2553]
 r1152: [2549..2550]
 r1153: [2542..2543]
 r1154: [2538..2539]
 r1155: [2535..2536]
 r1156: [2528..2529]
 r1157: [2524..2525]
 r1158: [2521..2522]
 r1159: [2514..2515]
 r1160: [2510..2511]
 r1161: [2507..2508]
 r1162: [2500..2501]
 r1163: [2496..2497]
 r1164: [2493..2494]
 r1165: [2486..2487]
 r1166: [2482..2483]
 r1167: [2479..2480]
 r1168: [2472..2473]
 r1169: [2468..2469]
 r1170: [2465..2466]
 r1171: [2458..2459]
 r1172: [2454..2455]
 r1173: [2451..2452]
 r1174: [2444..2445]
 r1175: [2440..2441]
 r1176: [2437..2438]
 r1177: [2429..2431]
 r1178: [2429..2430]
 r1179: [2426..2428]
 r1180: [2426..2427]
 r1181: [2423..2425]
 r1182: [2423..2424]
 r1183: [2420..2422]
 r1184: [2420..2421]
 r1185: [2417..2419]
 r1186: [2417..2418]
 r1187: [2414..2416]
 r1188: [2414..2415]
 r1189: [2411..2413]
 r1190: [2411..2412]
 r1191: [2408..2410]
 r1192: [2408..2409]
 r1193: [2406..2407]
 r1194: [2402..2403]
 r1195: [2397..2398]
 r1196: [2394..2395]
 r1197: [2388..2389]
 r1198: [2381..2383]
 r1199: [2381..2382]
 r1200: [2378..2379]
 r1201: [2371..2373]
 r1202: [2371..2372]
 r1203: [2368..2369]
 r1204: [2361..2363]
 r1205: [2361..2362]
 r1206: [2356..2357]
 r1207: [2349..2351]
 r1208: [2349..2350]
 r1209: [2344..2345]
 r1210: [2337..2339]
 r1211: [2337..2338]
 r1212: [2332..2333]
 r1213: [2325..2327]
 r1214: [2325..2326]
 r1215: [2322..2323]
 r1216: [2315..2317]
 r1217: [2315..2316]
 r1218: [2312..2313]
 r1219: [2305..2307]
 r1220: [2305..2306]
 r1221: [2302..2303]
 r1222: [2295..2297]
 r1223: [2295..2296]
 r1224: [2292..2293]
 r1225: [2285..2287]
 r1226: [2285..2286]
 r1227: [2282..2283]
 r1228: [2275..2277]
 r1229: [2275..2276]
 r1230: [2224..2273]
 r1231: [2223..2272]
 r1232: [2222..2271]
 r1233: [2220..2270]
 r1234: [2268..2269]
 r1235: [2265..2266]
 r1236: [2263..2264]
 r1237: [2261..2262]
 r1238: [2259..2260]
 r1239: [2256..2257]
 r1240: [2254..2255]
 r1241: [2252..2253]
 r1242: [2250..2251]
 r1243: [2247..2248]
 r1244: [2245..2246]
 r1245: [2243..2244]
 r1246: [2241..2242]
 r1247: [2238..2239]
 r1248: [2236..2237]
 r1249: [2234..2235]
 r1250: [2232..2233]
 r1251: [2230..2231]
 r1252: [2217..2218]
 r1253: [2215..2216]
 r1254: [2213..2214]
 r1255: [2211..2212]
 r1256: [2209..2210]
 r1257: [2207..2208]
 r1258: [2205..2206]
 r1259: [2203..2204]
 r1260: [2201..2202]
 r1261: [2199..2200]
 r1262: [2197..2198]
 r1263: [2192..2193]
 r1264: [2194..2195]
 r1265: [2190..2191]
 r1266: [2188..2189]
 r1267: [2186..2187]
 r1268: [2183..2184]
 r1269: [2178..2179]
 r1270: [2172..2173]
 r1271: [2170..2171]
 r1272: [2165..2166]
 r1273: [2163..2164]
 r1274: [2161..2162]
 r1275: [2148..2149]
 r1276: [2146..2147]
 r1277: [2139..2140]
 r1278: [2141..2142]
 r1279: [2137..2138]
 r1280: [2130..2131]
 r1281: [2132..2133]
 r1282: [2128..2129]
 r1283: [2123..2124]
 r1284: [2114..2115]
 r1285: [2116..2117]
 r1286: [2112..2113]
 r1287: [2110..2111]
 r1288: [2108..2109]
 r1289: [2104..2105]
 r1290: [2106..2107]
 r1291: [2102..2103]
 r1292: [2100..2101]
 r1293: [2095..2096]
 r1294: [2092..2093]
 r1295: [2085..2086]
 r1296: [2087..2088]
 r1297: [2080..2081]
 r1298: [2082..2083]
 r1299: [2075..2076]
 r1300: [2077..2078]
 r1301: [2070..2071]
 r1302: [2072..2073]
 r1303: [2065..2066]
 r1304: [2067..2069]
 r1305: [2067..2068]
 r1306: [2061..2062]
 r1307: [2063..2064]
 r1308: [2050..2051]
 r1309: [2035..2036]
 r1310: [2020..2021]
 r1311: [2005..2006]
 r1312: [1990..1991]
 r1313: [1975..1976]
 r1314: [1960..1961]
 r1315: [1958..1959]
 r1316: [1955..1957]
 r1317: [1955..1956]
 r1318: [1951..1952]
 r1319: [1948..1950]
 r1320: [1948..1949]
 r1321: [1944..1945]
 r1322: [1941..1943]
 r1323: [1941..1942]
 r1324: [1937..1938]
 r1325: [1934..1936]
 r1326: [1934..1935]
 r1327: [1930..1931]
 r1328: [1927..1929]
 r1329: [1927..1928]
 r1330: [1923..1924]
 r1331: [1920..1922]
 r1332: [1920..1921]
 r1333: [1916..1917]
 r1334: [1914..1915]
 r1335: [1911..1912]
 r1336: [1906..1907]
 r1337: [1899..1900]
 r1338: [1893..1894]
 r1339: [1890..1891]
 r1340: [1885..1886]
 r1341: [1878..1879]
 r1342: [1874..1875]
 r1343: [1872..1873]
 r1344: [1869..1870]
 r1345: [1864..1865]
 r1346: [1857..1858]
 r1347: [1853..1854]
 r1348: [1851..1852]
 r1349: [1848..1849]
 r1350: [1843..1844]
 r1351: [1836..1837]
 r1352: [1832..1833]
 r1353: [1830..1831]
 r1354: [1827..1828]
 r1355: [1822..1823]
 r1356: [1815..1816]
 r1357: [1807..1808]
 r1358: [1802..1803]
 r1359: [1796..1797]
 r1360: [1794..1795]
 r1361: [1791..1792]
 r1362: [1786..1787]
 r1363: [1779..1780]
 r1364: [1775..1776]
 r1365: [1773..1774]
 r1366: [1770..1771]
 r1367: [1765..1766]
 r1368: [1758..1759]
 r1369: [1754..1755]
 r1370: [1752..1753]
 r1371: [1742..1743]
 r1372: [1747..1748]
 r1373: [1740..1741]
 r1374: [1730..1731]
 r1375: [1735..1736]
 r1376: [1728..1729]
 r1377: [1718..1719]
 r1378: [1723..1724]
 r1379: [1716..1717]
 r1380: [1706..1707]
 r1381: [1711..1712]
 r1382: [1704..1705]
 r1383: [1694..1695]
 r1384: [1699..1700]
 r1385: [1692..1693]
 r1386: [1682..1683]
 r1387: [1687..1688]
 r1388: [1680..1681]
 r1389: [1670..1671]
 r1390: [1675..1676]
 r1391: [1667..1668]
 r1392: [1664..1665]
 r1393: [1662..1663]
 r1394: [1660..1661]
 r1395: [1658..1659]
 r1396: [1656..1657]
 r1397: [1654..1655]
 r1398: [1652..1653]
 r1399: [1649..1650]
 r1400: [1639..1640]
 r1401: [1644..1645]
 r1402: [1636..1638]
 r1403: [1636..1637]
 r1404: [1633..1634]
 r1405: [1627..1628]
 r1406: [1623..1624]
 r1407: [1625..1626]
 r1408: [1619..1620]
 r1409: [1621..1622]
 r1410: [1615..1616]
 r1411: [1617..1618]
 r1412: [1611..1612]
 r1413: [1613..1614]
 r1414: [1607..1608]
 r1415: [1609..1610]
 r1416: [1603..1604]
 r1417: [1605..1606]
 r1418: [1598..1599]
 r1419: [1586..1587]
 r1420: [1579..1580]
 r1421: [1581..1582]
 r1422: [1576..1577]
 r1423: [1569..1570]
 r1424: [1571..1572]
 r1425: [1566..1567]
 r1426: [1559..1560]
 r1427: [1561..1562]
 r1428: [1556..1557]
 r1429: [1549..1550]
 r1430: [1551..1552]
 r1431: [1546..1547]
 r1432: [1539..1540]
 r1433: [1541..1542]
 r1434: [1536..1537]
 r1435: [1529..1530]
 r1436: [1531..1532]
 r1437: [1527..1528]
 r1438: [1522..1523]
 r1439: [1519..1520]
 r1440: [1514..1515]
 r1441: [1432..1433]
 r1442: [1425..1427]
 r1443: [1425..1426]
 r1444: [1422..1423]
 r1445: [1415..1417]
 r1446: [1415..1416]
 r1447: [1412..1413]
 r1448: [1405..1407]
 r1449: [1405..1406]
 r1450: [1402..1403]
 r1451: [1395..1397]
 r1452: [1395..1396]
 r1453: [1392..1393]
 r1454: [1385..1387]
 r1455: [1385..1386]
 r1456: [1382..1383]
 r1457: [1375..1377]
 r1458: [1375..1376]
 r1459: [1360..1373]
 r1460: [1359..1372]
 r1461: [1370..1371]
 r1462: [1368..1369]
 r1463: [1366..1367]
 r1464: [1509..1510]
 r1465: [1502..1504]
 r1466: [1502..1503]
 r1467: [1499..1500]
 r1468: [1492..1494]
 r1469: [1492..1493]
 r1470: [1489..1490]
 r1471: [1482..1484]
 r1472: [1482..1483]
 r1473: [1479..1480]
 r1474: [1472..1474]
 r1475: [1472..1473]
 r1476: [1469..1470]
 r1477: [1462..1464]
 r1478: [1462..1463]
 r1479: [1459..1460]
 r1480: [1452..1454]
 r1481: [1452..1453]
 r1482: [1437..1450]
 r1483: [1436..1449]
 r1484: [1447..1448]
 r1485: [1445..1446]
 r1486: [1443..1444]
 r1487: [1342..1343]
 r1488: [1327..1328]
 r1489: [1312..1313]
 r1490: [1297..1298]
 r1491: [1281..1282]
 r1492: [1265..1266]
 r1493: [1263..1264]
 r1494: [1258..1259]
 r1495: [1253..1254]
 r1496: [1246..1248]
 r1497: [1246..1247]
 r1498: [1243..1244]
 r1499: [1236..1238]
 r1500: [1236..1237]
 r1501: [1233..1234]
 r1502: [1226..1228]
 r1503: [1226..1227]
 r1504: [1210..1224]
 r1505: [1209..1223]
 r1506: [1208..1222]
 r1507: [1220..1221]
 r1508: [1218..1219]
 r1509: [1216..1217]
 r1510: [1214..1215]
 r1511: [1206..1207]
 r1512: [1201..1202]
 r1513: [1197..1198]
 r1514: [1190..1191]
 r1515: [1177..1178]
 r1516: [1164..1165]
 r1517: [1148..1149]
 r1518: [1135..1136]
 r1519: [1122..1123]
 r1520: [1109..1110]
 r1521: [1106..1107]
 r1522: [1103..1104]
 r1523: [1100..1101]
 r1524: [1095..1096]
 r1525: [1091..1092]
 r1526: [1089..1090]
 r1527: [1084..1085]
 r1528: [1079..1080]
 r1529: [1073..1074]
 r1530: [1068..1069]
 r1531: [1057..1058]
 r1532: [1055..1056]
 r1533: [1050..1051]
 r1534: [1045..1046]
 r1535: [1039..1040]
 r1536: [1034..1035]
 r1537: [1022..1023]
 r1538: [1005..1006]
 r1539: [1000..1001]
 r1540: [993..994]
 r1541: [988..989]
 r1542: [976..977]
 r1543: [974..975]
 r1544: [969..970]
 r1545: [964..965]
 r1546: [958..959]
 r1547: [953..954]
 r1548: [941..942]
 r1549: [924..925]
 r1550: [919..920]
 r1551: [912..913]
 r1552: [907..908]
 r1553: [895..896]
 r1554: [893..894]
 r1555: [888..889]
 r1556: [883..884]
 r1557: [877..878]
 r1558: [872..873]
 r1559: [860..861]
 r1560: [843..844]
 r1561: [838..839]
 r1562: [831..832]
 r1563: [826..827]
 r1564: [814..815]
 r1565: [812..813]
 r1566: [807..808]
 r1567: [802..803]
 r1568: [796..797]
 r1569: [791..792]
 r1570: [779..780]
 r1571: [762..763]
 r1572: [757..758]
 r1573: [750..751]
 r1574: [745..746]
 r1575: [732..733]
 r1576: [729..730]
 r1577: [722..723]
 r1578: [717..718]
 r1579: [711..712]
 r1580: [706..707]
 r1581: [693..694]
 r1582: [691..692]
 r1583: [688..689]
 r1584: [683..684]
 r1585: [677..678]
 r1586: [672..673]
 r1587: [661..662]
 r1588: [659..660]
 r1589: [656..657]
 r1590: [651..652]
 r1591: [645..646]
 r1592: [640..641]
 r1593: [628..629]
 r1594: [616..617]
 r1595: [611..612]
 r1596: [604..605]
 r1597: [599..600]
 r1598: [587..588]
 r1599: [585..586]
 r1600: [582..583]
 r1601: [577..578]
 r1602: [571..572]
 r1603: [566..567]
 r1604: [554..555]
 r1605: [542..543]
 r1606: [537..538]
 r1607: [530..531]
 r1608: [525..526]
 r1609: [513..514]
 r1610: [511..512]
 r1611: [508..509]
 r1612: [503..504]
 r1613: [497..498]
 r1614: [492..493]
 r1615: [480..481]
 r1616: [468..469]
 r1617: [463..464]
 r1618: [456..457]
 r1619: [451..452]
 r1620: [439..440]
 r1621: [437..438]
 r1622: [434..435]
 r1623: [429..430]
 r1624: [423..424]
 r1625: [418..419]
 r1626: [406..407]
 r1627: [394..395]
 r1628: [389..390]
 r1629: [382..383]
 r1630: [377..378]
 r1631: [364..365]
 r1632: [361..362]
 r1633: [356..357]
 r1634: [351..352]
 r1635: [345..346]
 r1636: [340..341]
 r1637: [327..328]
 r1638: [325..326]
 r1639: [322..323]
 r1640: [317..318]
 r1641: [312..313]
 r1642: [305..306]
 r1643: [303..304]
 r1644: [300..301]
 r1645: [295..296]
 r1646: [290..291]
 r1647: [283..284]
 r1648: [281..282]
 r1649: [278..279]
 r1650: [273..274]
 r1651: [268..269]
 r1652: [261..262]
 r1653: [259..260]
 r1654: [256..257]
 r1655: [251..252]
 r1656: [246..247]
 r1657: [239..240]
 r1658: [237..238]
 r1659: [232..233]
 r1660: [227..228]
 r1661: [224..225]
 r1662: [217..218]
 r1663: [215..216]
 r1664: [210..211]
 r1665: [205..206]
 r1666: [202..203]
 r1667: [195..196]
 r1668: [193..194]
 r1669: [190..191]
 r1670: [185..186]
 r1671: [180..181]
 r1672: [175..176]
 r1673: [170..171]
 r1674: [163..164]
 r1675: [161..162]
 r1676: [158..159]
 r1677: [153..154]
 r1678: [148..149]
 r1679: [143..144]
 r1680: [138..139]
 r1681: [131..132]
 r1682: [129..130]
 r1683: [126..127]
 r1684: [121..122]
 r1685: [116..117]
 r1686: [111..112]
 r1687: [106..107]
 r1688: [99..100]
 r1689: [97..98]
 r1690: [94..95]
 r1691: [89..90]
 r1692: [84..85]
 r1693: [79..80]
 r1694: [74..75]
 r1695: [67..68]
 r1696: [65..66]
 r1697: [60..61]
 r1698: [55..56]
 r1699: [50..51]
 r1700: [45..46]
 r1701: [42..43]
 r1702: [35..36]
 r1703: [33..34]
 r1704: [28..29]
 r1705: [23..24]
 r1706: [18..19]
 r1707: [13..14]
 r1708: [10..11]
 r1709: [3..4]
 r1710: [2359..2360]
 r1711: [2347..2348]
 r1712: [2335..2336]
 r1713: [2157..2159]
 r1714: [2057..2059]
 r1715: [2044..2045]
 r1716: [2029..2030]
 r1717: [2014..2015]
 r1718: [1999..2000]
 r1719: [1984..1985]
 r1720: [1969..1970]
 r1721: [1810..1812]
 r1722: [1744..1746]
 r1723: [1732..1734]
 r1724: [1720..1722]
 r1725: [1708..1710]
 r1726: [1696..1698]
 r1727: [1684..1686]
 r1728: [1672..1674]
 r1729: [1641..1643]
 r1730: [1293..1294]
 r1731: [1277..1278]
 r1732: [1184..1185]
 r1733: [1171..1172]
 r1734: [1158..1159]
 r1735: [1142..1143]
 r1736: [1129..1130]
 r1737: [1116..1117]
 r1738: [1087..1088]
 r1739: [1053..1054]
 r1740: [1020..1021]
 r1741: [1008..1010]
 r1742: [972..973]
 r1743: [939..940]
 r1744: [927..929]
 r1745: [891..892]
 r1746: [858..859]
 r1747: [846..848]
 r1748: [810..811]
 r1749: [777..778]
 r1750: [765..767]
 r1751: [725..726]
 r1752: [2229..2334]
 r1753: [2240..2346]
 r1754: [2249..2358]
Compressing live ranges: from 2769 to 2270 - 81%
Ranges after the compression:
 r87: [2266..2267]
 r88: [2258..2259]
 r89: [2258..2269]
 r91: [2254..2255]
 r92: [2246..2247]
 r93: [2246..2269]
 r95: [2242..2243]
 r96: [2234..2235]
 r97: [2234..2269]
 r99: [2230..2231]
 r100: [2222..2223]
 r101: [2222..2269]
 r103: [2218..2219]
 r104: [2210..2211]
 r105: [2210..2269]
 r107: [2206..2207]
 r108: [2198..2199]
 r109: [2198..2269]
 r111: [2194..2195]
 r112: [2186..2187]
 r113: [2186..2269]
 r115: [2182..2183]
 r116: [2174..2175]
 r117: [2174..2269]
 r119: [2170..2171]
 r120: [2162..2163]
 r121: [2162..2269]
 r123: [2158..2159]
 r124: [2150..2151]
 r125: [2150..2269]
 r127: [2146..2147]
 r128: [2138..2139]
 r129: [2138..2269]
 r131: [2134..2135]
 r132: [2126..2127]
 r133: [2126..2269]
 r135: [2122..2123]
 r136: [2114..2115]
 r137: [2114..2269]
 r139: [2110..2111]
 r140: [2102..2103]
 r141: [2102..2269]
 r143: [2098..2099]
 r144: [2090..2091]
 r145: [2090..2269]
 r147: [2086..2087]
 r148: [2078..2079]
 r149: [2078..2269]
 r151: [2074..2075]
 r152: [2066..2067]
 r153: [2066..2269]
 r155: [2062..2063]
 r156: [2054..2055]
 r157: [2054..2269]
 r159: [2050..2051]
 r160: [2042..2043]
 r161: [2042..2269]
 r163: [2038..2039]
 r164: [2030..2031]
 r165: [2030..2269]
 r167: [2026..2027]
 r168: [2018..2019]
 r169: [2018..2269]
 r171: [2014..2015]
 r172: [2006..2007]
 r173: [2006..2269]
 r175: [2002..2003]
 r176: [1994..1995]
 r177: [1994..2269]
 r179: [1990..1991]
 r180: [1982..1983]
 r181: [1982..2269]
 r183: [1960..1961]
 r184: [1958..1959]
 r185: [1954..1957]
 r186: [1954..1955]
 r187: [1952..1953]
 r188: [1948..1949]
 r189: [1946..1947]
 r190: [1856..1943]
 r191: [1940..1941]
 r192: [1938..1939]
 r193: [1848..1935]
 r194: [1932..1933]
 r195: [1930..1931]
 r197: [1922..1923]
 r198: [1920..1921]
 r200: [1912..1913]
 r201: [1910..1911]
 r203: [1902..1903]
 r204: [1900..1901]
 r205: [1822..1897]
 r206: [1894..1895]
 r207: [1892..1893]
 r208: [1822..1889]
 r209: [1886..1887]
 r210: [1884..1885]
 r211: [1822..1881]
 r212: [1878..1879]
 r213: [1876..1877]
 r214: [1822..1873]
 r215: [1870..1871]
 r216: [1868..1869]
 r217: [1822..1865]
 r218: [1862..1863]
 r219: [1860..1861]
 r220: [1822..1857]
 r221: [1798..1799]
 r222: [1782..1789]
 r223: [1786..1787]
 r224: [1784..1785]
 r225: [1782..1783]
 r226: [1780..1781]
 r227: [1774..1775]
 r228: [1772..1773]
 r229: [1760..1761]
 r230: [1754..1755]
 r231: [1752..1753]
 r232: [1746..1747]
 r233: [1744..1745]
 r234: [1738..1739]
 r235: [1736..1737]
 r236: [1734..1735]
 r237: [1732..1733]
 r238: [1730..1731]
 r239: [1712..1713]
 r240: [1710..1711]
 r241: [1708..1709]
 r242: [1706..1707]
 r243: [1704..1705]
 r244: [1700..1701]
 r245: [1696..1697]
 r246: [1692..1693]
 r247: [1672..1673]
 r248: [1670..1671]
 r249: [1662..1667]
 r250: [1666..1667]
 r251: [1664..1665]
 r252: [1662..1663]
 r253: [1658..1659]
 r254: [1656..1657]
 r255: [1648..1653]
 r256: [1652..1653]
 r257: [1650..1651]
 r258: [1648..1649]
 r259: [1644..1645]
 r260: [1642..1643]
 r261: [1634..1639]
 r262: [1638..1639]
 r263: [1636..1637]
 r264: [1634..1635]
 r265: [1630..1631]
 r266: [1628..1629]
 r267: [1620..1625]
 r268: [1624..1625]
 r269: [1622..1623]
 r270: [1620..1621]
 r271: [1616..1617]
 r272: [1614..1615]
 r273: [1606..1611]
 r274: [1610..1611]
 r275: [1608..1609]
 r276: [1606..1607]
 r277: [1602..1603]
 r278: [1600..1601]
 r279: [1592..1597]
 r280: [1596..1597]
 r281: [1594..1595]
 r282: [1592..1593]
 r283: [1584..1585]
 r284: [1578..1579]
 r285: [1572..1573]
 r286: [1566..1567]
 r287: [1560..1561]
 r288: [1554..1555]
 r289: [1542..1549]
 r290: [1546..1547]
 r291: [1544..1545]
 r292: [1542..1543]
 r293: [1540..1541]
 r294: [1536..1539]
 r295: [1536..1537]
 r296: [1534..1535]
 r297: [1524..1531]
 r298: [1528..1529]
 r299: [1526..1527]
 r300: [1524..1525]
 r301: [1522..1523]
 r302: [1518..1521]
 r303: [1518..1519]
 r304: [1506..1513]
 r305: [1510..1511]
 r306: [1508..1509]
 r307: [1506..1507]
 r308: [1504..1505]
 r309: [1500..1503]
 r310: [1500..1501]
 r311: [1488..1495]
 r312: [1492..1493]
 r313: [1490..1491]
 r314: [1488..1489]
 r315: [1486..1487]
 r316: [1482..1485]
 r317: [1482..1483]
 r318: [1470..1477]
 r319: [1474..1475]
 r320: [1472..1473]
 r321: [1470..1471]
 r322: [1468..1469]
 r323: [1464..1467]
 r324: [1462..1465]
 r325: [1452..1461]
 r326: [1458..1459]
 r327: [1454..1457]
 r328: [1454..1455]
 r329: [1452..1453]
 r330: [1440..1447]
 r331: [1444..1445]
 r332: [1442..1443]
 r333: [1440..1441]
 r334: [1438..1439]
 r335: [1434..1437]
 r336: [1434..1435]
 r337: [1422..1429]
 r338: [1426..1427]
 r339: [1424..1425]
 r340: [1422..1423]
 r341: [1420..1421]
 r342: [1416..1419]
 r343: [1416..1417]
 r344: [1342..1343]
 r345: [1324..1325]
 r346: [1320..1323]
 r347: [1310..1315]
 r348: [1312..1313]
 r349: [1310..1311]
 r350: [1282..1283]
 r351: [1278..1279]
 r352: [1278..1279]
 r353: [1276..1277]
 r354: [1272..1273]
 r355: [1270..1271]
 r356: [1268..1269]
 r357: [1264..1265]
 r358: [1262..1263]
 r359: [1260..1261]
 r360: [1256..1257]
 r361: [1254..1255]
 r362: [1252..1253]
 r363: [1248..1249]
 r364: [1246..1247]
 r365: [1244..1245]
 r366: [1240..1241]
 r367: [1238..1239]
 r368: [1236..1237]
 r369: [1232..1233]
 r370: [1230..1231]
 r371: [1228..1229]
 r372: [1222..1223]
 r373: [1220..1221]
 r374: [1212..1219]
 r375: [1216..1217]
 r376: [1214..1215]
 r377: [1212..1213]
 r378: [1154..1155]
 r379: [1152..1153]
 r380: [1104..1149]
 r381: [1146..1147]
 r382: [1144..1145]
 r383: [1104..1141]
 r384: [1138..1139]
 r385: [1136..1137]
 r386: [1104..1133]
 r387: [1130..1131]
 r388: [1128..1129]
 r389: [1104..1125]
 r390: [1122..1123]
 r391: [1120..1121]
 r392: [1104..1117]
 r393: [1114..1115]
 r394: [1112..1113]
 r395: [1104..1109]
 r396: [1208..1209]
 r397: [1206..1207]
 r398: [1158..1203]
 r399: [1200..1201]
 r400: [1198..1199]
 r401: [1158..1195]
 r402: [1192..1193]
 r403: [1190..1191]
 r404: [1158..1187]
 r405: [1184..1185]
 r406: [1182..1183]
 r407: [1158..1179]
 r408: [1176..1177]
 r409: [1174..1175]
 r410: [1158..1171]
 r411: [1168..1169]
 r412: [1166..1167]
 r413: [1158..1163]
 r414: [1102..1103]
 r415: [1102..1103]
 r416: [1098..1101]
 r417: [1100..1101]
 r418: [1098..1099]
 r419: [1094..1097]
 r420: [1096..1097]
 r421: [1094..1095]
 r422: [1090..1091]
 r423: [1090..1091]
 r424: [1086..1089]
 r425: [1088..1089]
 r426: [1086..1087]
 r427: [1082..1085]
 r428: [1084..1085]
 r429: [1082..1083]
 r430: [1078..1079]
 r431: [1078..1079]
 r432: [1074..1077]
 r433: [1076..1077]
 r434: [1074..1075]
 r435: [1070..1073]
 r436: [1072..1073]
 r437: [1070..1071]
 r438: [1066..1067]
 r439: [1066..1067]
 r440: [1062..1065]
 r441: [1064..1065]
 r442: [1062..1063]
 r443: [1058..1061]
 r444: [1060..1061]
 r445: [1058..1059]
 r446: [1054..1055]
 r447: [1048..1051]
 r448: [1050..1051]
 r449: [1048..1049]
 r450: [1044..1047]
 r451: [1046..1047]
 r452: [1044..1045]
 r453: [1040..1041]
 r454: [1034..1037]
 r455: [1036..1037]
 r456: [1034..1035]
 r457: [1030..1033]
 r458: [1032..1033]
 r459: [1030..1031]
 r460: [1024..1025]
 r461: [1022..1023]
 r462: [1020..1021]
 r463: [1016..1017]
 r464: [1014..1015]
 r465: [988..1011]
 r466: [1008..1009]
 r467: [1006..1007]
 r468: [988..1003]
 r469: [1000..1001]
 r470: [998..999]
 r471: [988..995]
 r472: [984..985]
 r473: [982..983]
 r474: [976..981]
 r475: [976..981]
 r476: [978..979]
 r477: [974..977]
 r478: [974..975]
 r479: [972..973]
 r480: [970..971]
 r481: [964..967]
 r482: [966..967]
 r483: [964..965]
 r484: [960..961]
 r485: [958..959]
 r486: [952..955]
 r487: [954..955]
 r488: [952..953]
 r489: [948..949]
 r490: [946..947]
 r491: [940..943]
 r492: [942..943]
 r493: [940..941]
 r494: [938..939]
 r495: [938..939]
 r496: [934..935]
 r497: [932..933]
 r498: [926..929]
 r499: [928..929]
 r500: [926..927]
 r501: [922..923]
 r502: [920..921]
 r503: [914..917]
 r504: [916..917]
 r505: [914..915]
 r506: [910..911]
 r507: [908..909]
 r508: [902..905]
 r509: [904..905]
 r510: [902..903]
 r511: [896..897]
 r512: [888..895]
 r513: [892..893]
 r514: [890..891]
 r515: [888..889]
 r516: [860..881]
 r517: [878..879]
 r518: [876..877]
 r519: [874..875]
 r520: [874..875]
 r521: [864..873]
 r522: [870..871]
 r523: [868..869]
 r524: [866..867]
 r525: [866..867]
 r526: [864..865]
 r527: [862..863]
 r528: [860..861]
 r529: [832..853]
 r530: [850..851]
 r531: [848..849]
 r532: [846..847]
 r533: [846..847]
 r534: [836..845]
 r535: [842..843]
 r536: [840..841]
 r537: [838..839]
 r538: [838..839]
 r539: [836..837]
 r540: [834..835]
 r541: [832..833]
 r542: [794..831]
 r543: [796..827]
 r544: [826..827]
 r545: [826..827]
 r546: [822..825]
 r547: [824..825]
 r548: [820..823]
 r549: [810..819]
 r550: [816..817]
 r551: [814..815]
 r552: [812..813]
 r553: [810..811]
 r554: [800..809]
 r555: [806..807]
 r556: [804..805]
 r557: [802..803]
 r558: [800..801]
 r559: [798..799]
 r560: [796..797]
 r561: [794..795]
 r562: [766..787]
 r563: [784..785]
 r564: [782..783]
 r565: [780..781]
 r566: [780..781]
 r567: [770..779]
 r568: [776..777]
 r569: [774..775]
 r570: [772..773]
 r571: [772..773]
 r572: [770..771]
 r573: [768..769]
 r574: [766..767]
 r575: [728..765]
 r576: [730..761]
 r577: [760..761]
 r578: [760..761]
 r579: [756..759]
 r580: [758..759]
 r581: [754..757]
 r582: [744..753]
 r583: [750..751]
 r584: [748..749]
 r585: [746..747]
 r586: [744..745]
 r587: [734..743]
 r588: [740..741]
 r589: [738..739]
 r590: [736..737]
 r591: [734..735]
 r592: [732..733]
 r593: [730..731]
 r594: [728..729]
 r595: [700..721]
 r596: [718..719]
 r597: [716..717]
 r598: [714..715]
 r599: [714..715]
 r600: [704..713]
 r601: [710..711]
 r602: [708..709]
 r603: [706..707]
 r604: [706..707]
 r605: [704..705]
 r606: [702..703]
 r607: [700..701]
 r608: [662..699]
 r609: [664..695]
 r610: [694..695]
 r611: [694..695]
 r612: [690..693]
 r613: [692..693]
 r614: [688..691]
 r615: [678..687]
 r616: [684..685]
 r617: [682..683]
 r618: [680..681]
 r619: [678..679]
 r620: [668..677]
 r621: [674..675]
 r622: [672..673]
 r623: [670..671]
 r624: [668..669]
 r625: [666..667]
 r626: [664..665]
 r627: [662..663]
 r628: [634..655]
 r629: [652..653]
 r630: [650..651]
 r631: [648..649]
 r632: [648..649]
 r633: [638..647]
 r634: [644..645]
 r635: [642..643]
 r636: [640..641]
 r637: [640..641]
 r638: [638..639]
 r639: [636..637]
 r640: [634..635]
 r641: [596..633]
 r642: [598..629]
 r643: [628..629]
 r644: [628..629]
 r645: [624..627]
 r646: [626..627]
 r647: [622..625]
 r648: [612..621]
 r649: [618..619]
 r650: [616..617]
 r651: [614..615]
 r652: [612..613]
 r653: [602..611]
 r654: [608..609]
 r655: [606..607]
 r656: [604..605]
 r657: [602..603]
 r658: [600..601]
 r659: [598..599]
 r660: [596..597]
 r661: [564..595]
 r662: [592..593]
 r663: [590..591]
 r664: [566..587]
 r665: [584..585]
 r666: [582..583]
 r667: [580..581]
 r668: [580..581]
 r669: [570..579]
 r670: [576..577]
 r671: [574..575]
 r672: [572..573]
 r673: [572..573]
 r674: [570..571]
 r675: [568..569]
 r676: [566..567]
 r677: [564..565]
 r678: [538..559]
 r679: [556..557]
 r680: [554..555]
 r681: [552..553]
 r682: [552..553]
 r683: [542..551]
 r684: [548..549]
 r685: [546..547]
 r686: [544..545]
 r687: [544..545]
 r688: [542..543]
 r689: [540..541]
 r690: [538..539]
 r691: [512..533]
 r692: [530..531]
 r693: [528..529]
 r694: [526..527]
 r695: [526..527]
 r696: [516..525]
 r697: [522..523]
 r698: [520..521]
 r699: [518..519]
 r700: [518..519]
 r701: [516..517]
 r702: [514..515]
 r703: [512..513]
 r704: [478..511]
 r705: [480..509]
 r706: [508..509]
 r707: [508..509]
 r708: [504..507]
 r709: [506..507]
 r710: [504..505]
 r711: [494..503]
 r712: [500..501]
 r713: [498..499]
 r714: [496..497]
 r715: [494..495]
 r716: [484..493]
 r717: [490..491]
 r718: [488..489]
 r719: [486..487]
 r720: [484..485]
 r721: [482..483]
 r722: [480..481]
 r723: [478..479]
 r724: [452..473]
 r725: [470..471]
 r726: [468..469]
 r727: [466..467]
 r728: [466..467]
 r729: [456..465]
 r730: [462..463]
 r731: [460..461]
 r732: [458..459]
 r733: [458..459]
 r734: [456..457]
 r735: [454..455]
 r736: [452..453]
 r737: [418..451]
 r738: [420..449]
 r739: [448..449]
 r740: [448..449]
 r741: [444..447]
 r742: [446..447]
 r743: [444..445]
 r744: [434..443]
 r745: [440..441]
 r746: [438..439]
 r747: [436..437]
 r748: [434..435]
 r749: [424..433]
 r750: [430..431]
 r751: [428..429]
 r752: [426..427]
 r753: [424..425]
 r754: [422..423]
 r755: [420..421]
 r756: [418..419]
 r757: [392..413]
 r758: [410..411]
 r759: [408..409]
 r760: [406..407]
 r761: [406..407]
 r762: [396..405]
 r763: [402..403]
 r764: [400..401]
 r765: [398..399]
 r766: [398..399]
 r767: [396..397]
 r768: [394..395]
 r769: [392..393]
 r770: [358..391]
 r771: [360..389]
 r772: [388..389]
 r773: [388..389]
 r774: [384..387]
 r775: [386..387]
 r776: [384..385]
 r777: [374..383]
 r778: [380..381]
 r779: [378..379]
 r780: [376..377]
 r781: [374..375]
 r782: [364..373]
 r783: [370..371]
 r784: [368..369]
 r785: [366..367]
 r786: [364..365]
 r787: [362..363]
 r788: [360..361]
 r789: [358..359]
 r790: [332..353]
 r791: [350..351]
 r792: [348..349]
 r793: [346..347]
 r794: [346..347]
 r795: [336..345]
 r796: [342..343]
 r797: [340..341]
 r798: [338..339]
 r799: [338..339]
 r800: [336..337]
 r801: [334..335]
 r802: [332..333]
 r803: [298..331]
 r804: [300..329]
 r805: [328..329]
 r806: [328..329]
 r807: [324..327]
 r808: [326..327]
 r809: [324..325]
 r810: [314..323]
 r811: [320..321]
 r812: [318..319]
 r813: [316..317]
 r814: [314..315]
 r815: [304..313]
 r816: [310..311]
 r817: [308..309]
 r818: [306..307]
 r819: [304..305]
 r820: [302..303]
 r821: [300..301]
 r822: [298..299]
 r823: [268..297]
 r824: [294..295]
 r825: [292..293]
 r826: [270..291]
 r827: [288..289]
 r828: [286..287]
 r829: [284..285]
 r830: [284..285]
 r831: [274..283]
 r832: [280..281]
 r833: [278..279]
 r834: [276..277]
 r835: [276..277]
 r836: [274..275]
 r837: [272..273]
 r838: [270..271]
 r839: [268..269]
 r840: [250..263]
 r841: [260..261]
 r842: [252..259]
 r843: [256..257]
 r844: [254..255]
 r845: [252..253]
 r846: [250..251]
 r847: [248..249]
 r848: [232..245]
 r849: [242..243]
 r850: [234..241]
 r851: [238..239]
 r852: [236..237]
 r853: [234..235]
 r854: [232..233]
 r855: [230..231]
 r856: [214..227]
 r857: [224..225]
 r858: [216..223]
 r859: [220..221]
 r860: [218..219]
 r861: [216..217]
 r862: [214..215]
 r863: [212..213]
 r864: [196..209]
 r865: [206..207]
 r866: [198..205]
 r867: [202..203]
 r868: [200..201]
 r869: [198..199]
 r870: [196..197]
 r871: [194..195]
 r872: [190..191]
 r873: [178..189]
 r874: [186..187]
 r875: [184..185]
 r876: [178..183]
 r877: [180..181]
 r878: [176..179]
 r879: [176..177]
 r880: [172..173]
 r881: [160..171]
 r882: [168..169]
 r883: [166..167]
 r884: [160..165]
 r885: [162..163]
 r886: [158..161]
 r887: [158..159]
 r888: [134..155]
 r889: [152..153]
 r890: [144..151]
 r891: [148..149]
 r892: [146..147]
 r893: [144..145]
 r894: [136..143]
 r895: [140..141]
 r896: [138..139]
 r897: [136..137]
 r898: [134..135]
 r899: [132..133]
 r900: [108..129]
 r901: [126..127]
 r902: [118..125]
 r903: [122..123]
 r904: [120..121]
 r905: [118..119]
 r906: [110..117]
 r907: [114..115]
 r908: [112..113]
 r909: [110..111]
 r910: [108..109]
 r911: [106..107]
 r912: [82..103]
 r913: [100..101]
 r914: [92..99]
 r915: [96..97]
 r916: [94..95]
 r917: [92..93]
 r918: [84..91]
 r919: [88..89]
 r920: [86..87]
 r921: [84..85]
 r922: [82..83]
 r923: [80..81]
 r924: [56..77]
 r925: [74..75]
 r926: [66..73]
 r927: [70..71]
 r928: [68..69]
 r929: [66..67]
 r930: [58..65]
 r931: [62..63]
 r932: [60..61]
 r933: [58..59]
 r934: [56..57]
 r935: [54..55]
 r936: [50..51]
 r937: [42..49]
 r938: [46..47]
 r939: [44..45]
 r940: [42..43]
 r941: [30..41]
 r942: [38..39]
 r943: [36..37]
 r944: [30..35]
 r945: [32..33]
 r946: [28..31]
 r947: [28..29]
 r948: [24..25]
 r949: [16..23]
 r950: [20..21]
 r951: [18..19]
 r952: [16..17]
 r953: [4..15]
 r954: [12..13]
 r955: [10..11]
 r956: [4..9]
 r957: [6..7]
 r958: [2..5]
 r959: [2..3]
 r960: [1274..1281]
 r961: [2262..2263]
 r962: [2260..2261]
 r966: [2250..2251]
 r967: [2248..2249]
 r971: [2238..2239]
 r972: [2236..2237]
 r976: [2226..2227]
 r977: [2224..2225]
 r981: [2214..2215]
 r982: [2212..2213]
 r986: [2202..2203]
 r987: [2200..2201]
 r991: [2190..2191]
 r992: [2188..2189]
 r996: [2178..2179]
 r997: [2176..2177]
 r1001: [2166..2167]
 r1002: [2164..2165]
 r1006: [2154..2155]
 r1007: [2152..2153]
 r1011: [2142..2143]
 r1012: [2140..2141]
 r1016: [2130..2131]
 r1017: [2128..2129]
 r1021: [2118..2119]
 r1022: [2116..2117]
 r1026: [2106..2107]
 r1027: [2104..2105]
 r1031: [2094..2095]
 r1032: [2092..2093]
 r1036: [2082..2083]
 r1037: [2080..2081]
 r1041: [2070..2071]
 r1042: [2068..2069]
 r1046: [2058..2059]
 r1047: [2056..2057]
 r1051: [2046..2047]
 r1052: [2044..2045]
 r1056: [2034..2035]
 r1057: [2032..2033]
 r1061: [2022..2023]
 r1062: [2020..2021]
 r1066: [2010..2011]
 r1067: [2008..2009]
 r1071: [1998..1999]
 r1072: [1996..1997]
 r1076: [1986..1987]
 r1077: [1984..1985]
 r1081: [0..1963]
 r1082: [0..1]
 r1083: [1766..1767]
 r1084: [1762..1765]
 r1085: [1764..1765]
 r1086: [1762..1763]
 r1087: [1680..1681]
 r1088: [1676..1679]
 r1089: [1678..1679]
 r1090: [1676..1677]
 r1091: [1410..1411]
 r1092: [1406..1409]
 r1093: [1400..1401]
 r1094: [1396..1399]
 r1095: [1390..1391]
 r1096: [1386..1389]
 r1097: [1380..1381]
 r1098: [1376..1379]
 r1099: [1370..1371]
 r1100: [1366..1369]
 r1101: [1360..1361]
 r1102: [1356..1359]
 r1103: [1350..1351]
 r1104: [1346..1349]
 r1105: [2268..2269]
 r1106: [2264..2265]
 r1107: [2262..2263]
 r1108: [2256..2257]
 r1109: [2252..2253]
 r1110: [2250..2251]
 r1111: [2244..2245]
 r1112: [2240..2241]
 r1113: [2238..2239]
 r1114: [2232..2233]
 r1115: [2228..2229]
 r1116: [2226..2227]
 r1117: [2220..2221]
 r1118: [2216..2217]
 r1119: [2214..2215]
 r1120: [2208..2209]
 r1121: [2204..2205]
 r1122: [2202..2203]
 r1123: [2196..2197]
 r1124: [2192..2193]
 r1125: [2190..2191]
 r1126: [2184..2185]
 r1127: [2180..2181]
 r1128: [2178..2179]
 r1129: [2172..2173]
 r1130: [2168..2169]
 r1131: [2166..2167]
 r1132: [2160..2161]
 r1133: [2156..2157]
 r1134: [2154..2155]
 r1135: [2148..2149]
 r1136: [2144..2145]
 r1137: [2142..2143]
 r1138: [2136..2137]
 r1139: [2132..2133]
 r1140: [2130..2131]
 r1141: [2124..2125]
 r1142: [2120..2121]
 r1143: [2118..2119]
 r1144: [2112..2113]
 r1145: [2108..2109]
 r1146: [2106..2107]
 r1147: [2100..2101]
 r1148: [2096..2097]
 r1149: [2094..2095]
 r1150: [2088..2089]
 r1151: [2084..2085]
 r1152: [2082..2083]
 r1153: [2076..2077]
 r1154: [2072..2073]
 r1155: [2070..2071]
 r1156: [2064..2065]
 r1157: [2060..2061]
 r1158: [2058..2059]
 r1159: [2052..2053]
 r1160: [2048..2049]
 r1161: [2046..2047]
 r1162: [2040..2041]
 r1163: [2036..2037]
 r1164: [2034..2035]
 r1165: [2028..2029]
 r1166: [2024..2025]
 r1167: [2022..2023]
 r1168: [2016..2017]
 r1169: [2012..2013]
 r1170: [2010..2011]
 r1171: [2004..2005]
 r1172: [2000..2001]
 r1173: [1998..1999]
 r1174: [1992..1993]
 r1175: [1988..1989]
 r1176: [1986..1987]
 r1177: [1980..1981]
 r1178: [1980..1981]
 r1179: [1978..1979]
 r1180: [1978..1979]
 r1181: [1976..1977]
 r1182: [1976..1977]
 r1183: [1974..1975]
 r1184: [1974..1975]
 r1185: [1972..1973]
 r1186: [1972..1973]
 r1187: [1970..1971]
 r1188: [1970..1971]
 r1189: [1968..1969]
 r1190: [1968..1969]
 r1191: [1966..1967]
 r1192: [1966..1967]
 r1193: [1964..1965]
 r1194: [1962..1963]
 r1195: [1958..1959]
 r1196: [1956..1957]
 r1197: [1950..1951]
 r1198: [1944..1945]
 r1199: [1944..1945]
 r1200: [1942..1943]
 r1201: [1936..1937]
 r1202: [1936..1937]
 r1203: [1934..1935]
 r1204: [1928..1929]
 r1205: [1928..1929]
 r1206: [1924..1925]
 r1207: [1918..1919]
 r1208: [1918..1919]
 r1209: [1914..1915]
 r1210: [1908..1909]
 r1211: [1908..1909]
 r1212: [1904..1905]
 r1213: [1898..1899]
 r1214: [1898..1899]
 r1215: [1896..1897]
 r1216: [1890..1891]
 r1217: [1890..1891]
 r1218: [1888..1889]
 r1219: [1882..1883]
 r1220: [1882..1883]
 r1221: [1880..1881]
 r1222: [1874..1875]
 r1223: [1874..1875]
 r1224: [1872..1873]
 r1225: [1866..1867]
 r1226: [1866..1867]
 r1227: [1864..1865]
 r1228: [1858..1859]
 r1229: [1858..1859]
 r1230: [1822..1857]
 r1231: [1822..1857]
 r1232: [1822..1857]
 r1233: [1822..1857]
 r1234: [1856..1857]
 r1235: [1854..1855]
 r1236: [1852..1853]
 r1237: [1850..1851]
 r1238: [1848..1849]
 r1239: [1846..1847]
 r1240: [1844..1845]
 r1241: [1842..1843]
 r1242: [1840..1841]
 r1243: [1838..1839]
 r1244: [1836..1837]
 r1245: [1834..1835]
 r1246: [1832..1833]
 r1247: [1830..1831]
 r1248: [1828..1829]
 r1249: [1826..1827]
 r1250: [1824..1825]
 r1251: [1822..1823]
 r1252: [1820..1821]
 r1253: [1818..1819]
 r1254: [1816..1817]
 r1255: [1814..1815]
 r1256: [1812..1813]
 r1257: [1810..1811]
 r1258: [1808..1809]
 r1259: [1806..1807]
 r1260: [1804..1805]
 r1261: [1802..1803]
 r1262: [1800..1801]
 r1263: [1796..1797]
 r1264: [1798..1799]
 r1265: [1794..1795]
 r1266: [1792..1793]
 r1267: [1790..1791]
 r1268: [1788..1789]
 r1269: [1784..1785]
 r1270: [1778..1779]
 r1271: [1776..1777]
 r1272: [1772..1773]
 r1273: [1770..1771]
 r1274: [1768..1769]
 r1275: [1758..1759]
 r1276: [1756..1757]
 r1277: [1750..1751]
 r1278: [1752..1753]
 r1279: [1748..1749]
 r1280: [1742..1743]
 r1281: [1744..1745]
 r1282: [1740..1741]
 r1283: [1736..1737]
 r1284: [1728..1729]
 r1285: [1730..1731]
 r1286: [1726..1727]
 r1287: [1724..1725]
 r1288: [1722..1723]
 r1289: [1718..1719]
 r1290: [1720..1721]
 r1291: [1716..1717]
 r1292: [1714..1715]
 r1293: [1710..1711]
 r1294: [1708..1709]
 r1295: [1702..1703]
 r1296: [1704..1705]
 r1297: [1698..1699]
 r1298: [1700..1701]
 r1299: [1694..1695]
 r1300: [1696..1697]
 r1301: [1690..1691]
 r1302: [1692..1693]
 r1303: [1686..1687]
 r1304: [1688..1689]
 r1305: [1688..1689]
 r1306: [1682..1683]
 r1307: [1684..1685]
 r1308: [1674..1675]
 r1309: [1660..1661]
 r1310: [1646..1647]
 r1311: [1632..1633]
 r1312: [1618..1619]
 r1313: [1604..1605]
 r1314: [1590..1591]
 r1315: [1588..1589]
 r1316: [1586..1587]
 r1317: [1586..1587]
 r1318: [1582..1583]
 r1319: [1580..1581]
 r1320: [1580..1581]
 r1321: [1576..1577]
 r1322: [1574..1575]
 r1323: [1574..1575]
 r1324: [1570..1571]
 r1325: [1568..1569]
 r1326: [1568..1569]
 r1327: [1564..1565]
 r1328: [1562..1563]
 r1329: [1562..1563]
 r1330: [1558..1559]
 r1331: [1556..1557]
 r1332: [1556..1557]
 r1333: [1552..1553]
 r1334: [1550..1551]
 r1335: [1548..1549]
 r1336: [1544..1545]
 r1337: [1538..1539]
 r1338: [1532..1533]
 r1339: [1530..1531]
 r1340: [1526..1527]
 r1341: [1520..1521]
 r1342: [1516..1517]
 r1343: [1514..1515]
 r1344: [1512..1513]
 r1345: [1508..1509]
 r1346: [1502..1503]
 r1347: [1498..1499]
 r1348: [1496..1497]
 r1349: [1494..1495]
 r1350: [1490..1491]
 r1351: [1484..1485]
 r1352: [1480..1481]
 r1353: [1478..1479]
 r1354: [1476..1477]
 r1355: [1472..1473]
 r1356: [1466..1467]
 r1357: [1460..1461]
 r1358: [1456..1457]
 r1359: [1450..1451]
 r1360: [1448..1449]
 r1361: [1446..1447]
 r1362: [1442..1443]
 r1363: [1436..1437]
 r1364: [1432..1433]
 r1365: [1430..1431]
 r1366: [1428..1429]
 r1367: [1424..1425]
 r1368: [1418..1419]
 r1369: [1414..1415]
 r1370: [1412..1413]
 r1371: [1404..1405]
 r1372: [1408..1409]
 r1373: [1402..1403]
 r1374: [1394..1395]
 r1375: [1398..1399]
 r1376: [1392..1393]
 r1377: [1384..1385]
 r1378: [1388..1389]
 r1379: [1382..1383]
 r1380: [1374..1375]
 r1381: [1378..1379]
 r1382: [1372..1373]
 r1383: [1364..1365]
 r1384: [1368..1369]
 r1385: [1362..1363]
 r1386: [1354..1355]
 r1387: [1358..1359]
 r1388: [1352..1353]
 r1389: [1344..1345]
 r1390: [1348..1349]
 r1391: [1342..1343]
 r1392: [1340..1341]
 r1393: [1338..1339]
 r1394: [1336..1337]
 r1395: [1334..1335]
 r1396: [1332..1333]
 r1397: [1330..1331]
 r1398: [1328..1329]
 r1399: [1326..1327]
 r1400: [1318..1319]
 r1401: [1322..1323]
 r1402: [1316..1317]
 r1403: [1316..1317]
 r1404: [1314..1315]
 r1405: [1308..1309]
 r1406: [1304..1305]
 r1407: [1306..1307]
 r1408: [1300..1301]
 r1409: [1302..1303]
 r1410: [1296..1297]
 r1411: [1298..1299]
 r1412: [1292..1293]
 r1413: [1294..1295]
 r1414: [1288..1289]
 r1415: [1290..1291]
 r1416: [1284..1285]
 r1417: [1286..1287]
 r1418: [1280..1281]
 r1419: [1272..1273]
 r1420: [1266..1267]
 r1421: [1268..1269]
 r1422: [1264..1265]
 r1423: [1258..1259]
 r1424: [1260..1261]
 r1425: [1256..1257]
 r1426: [1250..1251]
 r1427: [1252..1253]
 r1428: [1248..1249]
 r1429: [1242..1243]
 r1430: [1244..1245]
 r1431: [1240..1241]
 r1432: [1234..1235]
 r1433: [1236..1237]
 r1434: [1232..1233]
 r1435: [1226..1227]
 r1436: [1228..1229]
 r1437: [1224..1225]
 r1438: [1220..1221]
 r1439: [1218..1219]
 r1440: [1214..1215]
 r1441: [1156..1157]
 r1442: [1150..1151]
 r1443: [1150..1151]
 r1444: [1148..1149]
 r1445: [1142..1143]
 r1446: [1142..1143]
 r1447: [1140..1141]
 r1448: [1134..1135]
 r1449: [1134..1135]
 r1450: [1132..1133]
 r1451: [1126..1127]
 r1452: [1126..1127]
 r1453: [1124..1125]
 r1454: [1118..1119]
 r1455: [1118..1119]
 r1456: [1116..1117]
 r1457: [1110..1111]
 r1458: [1110..1111]
 r1459: [1104..1109]
 r1460: [1104..1109]
 r1461: [1108..1109]
 r1462: [1106..1107]
 r1463: [1104..1105]
 r1464: [1210..1211]
 r1465: [1204..1205]
 r1466: [1204..1205]
 r1467: [1202..1203]
 r1468: [1196..1197]
 r1469: [1196..1197]
 r1470: [1194..1195]
 r1471: [1188..1189]
 r1472: [1188..1189]
 r1473: [1186..1187]
 r1474: [1180..1181]
 r1475: [1180..1181]
 r1476: [1178..1179]
 r1477: [1172..1173]
 r1478: [1172..1173]
 r1479: [1170..1171]
 r1480: [1164..1165]
 r1481: [1164..1165]
 r1482: [1158..1163]
 r1483: [1158..1163]
 r1484: [1162..1163]
 r1485: [1160..1161]
 r1486: [1158..1159]
 r1487: [1092..1093]
 r1488: [1080..1081]
 r1489: [1068..1069]
 r1490: [1056..1057]
 r1491: [1042..1043]
 r1492: [1028..1029]
 r1493: [1026..1027]
 r1494: [1022..1023]
 r1495: [1018..1019]
 r1496: [1012..1013]
 r1497: [1012..1013]
 r1498: [1010..1011]
 r1499: [1004..1005]
 r1500: [1004..1005]
 r1501: [1002..1003]
 r1502: [996..997]
 r1503: [996..997]
 r1504: [988..995]
 r1505: [988..995]
 r1506: [988..995]
 r1507: [994..995]
 r1508: [992..993]
 r1509: [990..991]
 r1510: [988..989]
 r1511: [986..987]
 r1512: [982..983]
 r1513: [980..981]
 r1514: [974..975]
 r1515: [962..963]
 r1516: [950..951]
 r1517: [936..937]
 r1518: [924..925]
 r1519: [912..913]
 r1520: [900..901]
 r1521: [898..899]
 r1522: [896..897]
 r1523: [894..895]
 r1524: [890..891]
 r1525: [886..887]
 r1526: [884..885]
 r1527: [880..881]
 r1528: [876..877]
 r1529: [872..873]
 r1530: [868..869]
 r1531: [858..859]
 r1532: [856..857]
 r1533: [852..853]
 r1534: [848..849]
 r1535: [844..845]
 r1536: [840..841]
 r1537: [830..831]
 r1538: [818..819]
 r1539: [814..815]
 r1540: [808..809]
 r1541: [804..805]
 r1542: [792..793]
 r1543: [790..791]
 r1544: [786..787]
 r1545: [782..783]
 r1546: [778..779]
 r1547: [774..775]
 r1548: [764..765]
 r1549: [752..753]
 r1550: [748..749]
 r1551: [742..743]
 r1552: [738..739]
 r1553: [726..727]
 r1554: [724..725]
 r1555: [720..721]
 r1556: [716..717]
 r1557: [712..713]
 r1558: [708..709]
 r1559: [698..699]
 r1560: [686..687]
 r1561: [682..683]
 r1562: [676..677]
 r1563: [672..673]
 r1564: [660..661]
 r1565: [658..659]
 r1566: [654..655]
 r1567: [650..651]
 r1568: [646..647]
 r1569: [642..643]
 r1570: [632..633]
 r1571: [620..621]
 r1572: [616..617]
 r1573: [610..611]
 r1574: [606..607]
 r1575: [594..595]
 r1576: [592..593]
 r1577: [586..587]
 r1578: [582..583]
 r1579: [578..579]
 r1580: [574..575]
 r1581: [562..563]
 r1582: [560..561]
 r1583: [558..559]
 r1584: [554..555]
 r1585: [550..551]
 r1586: [546..547]
 r1587: [536..537]
 r1588: [534..535]
 r1589: [532..533]
 r1590: [528..529]
 r1591: [524..525]
 r1592: [520..521]
 r1593: [510..511]
 r1594: [502..503]
 r1595: [498..499]
 r1596: [492..493]
 r1597: [488..489]
 r1598: [476..477]
 r1599: [474..475]
 r1600: [472..473]
 r1601: [468..469]
 r1602: [464..465]
 r1603: [460..461]
 r1604: [450..451]
 r1605: [442..443]
 r1606: [438..439]
 r1607: [432..433]
 r1608: [428..429]
 r1609: [416..417]
 r1610: [414..415]
 r1611: [412..413]
 r1612: [408..409]
 r1613: [404..405]
 r1614: [400..401]
 r1615: [390..391]
 r1616: [382..383]
 r1617: [378..379]
 r1618: [372..373]
 r1619: [368..369]
 r1620: [356..357]
 r1621: [354..355]
 r1622: [352..353]
 r1623: [348..349]
 r1624: [344..345]
 r1625: [340..341]
 r1626: [330..331]
 r1627: [322..323]
 r1628: [318..319]
 r1629: [312..313]
 r1630: [308..309]
 r1631: [296..297]
 r1632: [294..295]
 r1633: [290..291]
 r1634: [286..287]
 r1635: [282..283]
 r1636: [278..279]
 r1637: [266..267]
 r1638: [264..265]
 r1639: [262..263]
 r1640: [258..259]
 r1641: [254..255]
 r1642: [248..249]
 r1643: [246..247]
 r1644: [244..245]
 r1645: [240..241]
 r1646: [236..237]
 r1647: [230..231]
 r1648: [228..229]
 r1649: [226..227]
 r1650: [222..223]
 r1651: [218..219]
 r1652: [212..213]
 r1653: [210..211]
 r1654: [208..209]
 r1655: [204..205]
 r1656: [200..201]
 r1657: [194..195]
 r1658: [192..193]
 r1659: [188..189]
 r1660: [184..185]
 r1661: [182..183]
 r1662: [176..177]
 r1663: [174..175]
 r1664: [170..171]
 r1665: [166..167]
 r1666: [164..165]
 r1667: [158..159]
 r1668: [156..157]
 r1669: [154..155]
 r1670: [150..151]
 r1671: [146..147]
 r1672: [142..143]
 r1673: [138..139]
 r1674: [132..133]
 r1675: [130..131]
 r1676: [128..129]
 r1677: [124..125]
 r1678: [120..121]
 r1679: [116..117]
 r1680: [112..113]
 r1681: [106..107]
 r1682: [104..105]
 r1683: [102..103]
 r1684: [98..99]
 r1685: [94..95]
 r1686: [90..91]
 r1687: [86..87]
 r1688: [80..81]
 r1689: [78..79]
 r1690: [76..77]
 r1691: [72..73]
 r1692: [68..69]
 r1693: [64..65]
 r1694: [60..61]
 r1695: [54..55]
 r1696: [52..53]
 r1697: [48..49]
 r1698: [44..45]
 r1699: [40..41]
 r1700: [36..37]
 r1701: [34..35]
 r1702: [28..29]
 r1703: [26..27]
 r1704: [22..23]
 r1705: [18..19]
 r1706: [14..15]
 r1707: [10..11]
 r1708: [8..9]
 r1709: [2..3]
 r1710: [1926..1927]
 r1711: [1916..1917]
 r1712: [1906..1907]
 r1713: [1766..1767]
 r1714: [1680..1681]
 r1715: [1668..1669]
 r1716: [1654..1655]
 r1717: [1640..1641]
 r1718: [1626..1627]
 r1719: [1612..1613]
 r1720: [1598..1599]
 r1721: [1462..1463]
 r1722: [1406..1407]
 r1723: [1396..1397]
 r1724: [1386..1387]
 r1725: [1376..1377]
 r1726: [1366..1367]
 r1727: [1356..1357]
 r1728: [1346..1347]
 r1729: [1320..1321]
 r1730: [1052..1053]
 r1731: [1038..1039]
 r1732: [968..969]
 r1733: [956..957]
 r1734: [944..945]
 r1735: [930..931]
 r1736: [918..919]
 r1737: [906..907]
 r1738: [882..883]
 r1739: [854..855]
 r1740: [828..829]
 r1741: [820..821]
 r1742: [788..789]
 r1743: [762..763]
 r1744: [754..755]
 r1745: [722..723]
 r1746: [696..697]
 r1747: [688..689]
 r1748: [656..657]
 r1749: [630..631]
 r1750: [622..623]
 r1751: [588..589]
 r1752: [1822..1905]
 r1753: [1832..1915]
 r1754: [1840..1925]

********** Assignment #1: **********

	 Assigning to 1754 (cl=GENERAL_REGS, orig=196, freq=2, tfirst=1710, tfreq=2)...
	 Assigning to 1710 (cl=GENERAL_REGS, orig=196, freq=2, tfirst=1710, tfreq=2)...
	   Assign 0 to reload r1710 (freq=2)
	Hard reg 0 is preferable by r1754 with profit 1
	 Assigning to 1753 (cl=GENERAL_REGS, orig=199, freq=2, tfirst=1711, tfreq=2)...
	 Assigning to 1711 (cl=GENERAL_REGS, orig=199, freq=2, tfirst=1711, tfreq=2)...
	   Assign 5 to reload r1711 (freq=2)
	Hard reg 5 is preferable by r1753 with profit 1
	 Assigning to 1752 (cl=GENERAL_REGS, orig=202, freq=2, tfirst=1712, tfreq=2)...
	 Assigning to 1712 (cl=GENERAL_REGS, orig=202, freq=2, tfirst=1712, tfreq=2)...
	   Assign 1 to reload r1712 (freq=2)
	Hard reg 1 is preferable by r1752 with profit 1
	 Assigning to 1713 (cl=SSE_REGS, orig=1083, freq=3, tfirst=1713, tfreq=3)...
	   Assign 22 to reload r1713 (freq=3)
	 Assigning to 1714 (cl=SSE_REGS, orig=1087, freq=3, tfirst=1714, tfreq=3)...
	   Assign 22 to reload r1714 (freq=3)
	 Assigning to 1715 (cl=SSE_REGS, orig=248, freq=3, tfirst=1715, tfreq=3)...
	   Assign 22 to reload r1715 (freq=3)
	 Assigning to 1716 (cl=SSE_REGS, orig=254, freq=3, tfirst=1716, tfreq=3)...
	   Assign 22 to reload r1716 (freq=3)
	 Assigning to 1717 (cl=SSE_REGS, orig=260, freq=3, tfirst=1717, tfreq=3)...
	   Assign 22 to reload r1717 (freq=3)
	 Assigning to 1718 (cl=SSE_REGS, orig=266, freq=3, tfirst=1718, tfreq=3)...
	   Assign 22 to reload r1718 (freq=3)
	 Assigning to 1719 (cl=SSE_REGS, orig=272, freq=3, tfirst=1719, tfreq=3)...
	   Assign 22 to reload r1719 (freq=3)
	 Assigning to 1720 (cl=SSE_REGS, orig=278, freq=3, tfirst=1720, tfreq=3)...
	   Assign 22 to reload r1720 (freq=3)
	 Assigning to 1721 (cl=SSE_REGS, orig=323, freq=3, tfirst=1721, tfreq=3)...
	   Assign 21 to reload r1721 (freq=3)
	 Assigning to 1722 (cl=SSE_REGS, orig=1372, freq=3, tfirst=1722, tfreq=3)...
	   Assign 22 to reload r1722 (freq=3)
	 Assigning to 1723 (cl=SSE_REGS, orig=1375, freq=3, tfirst=1723, tfreq=3)...
	   Assign 22 to reload r1723 (freq=3)
	 Assigning to 1724 (cl=SSE_REGS, orig=1378, freq=3, tfirst=1724, tfreq=3)...
	   Assign 22 to reload r1724 (freq=3)
	 Assigning to 1725 (cl=SSE_REGS, orig=1381, freq=3, tfirst=1725, tfreq=3)...
	   Assign 22 to reload r1725 (freq=3)
	 Assigning to 1726 (cl=SSE_REGS, orig=1384, freq=3, tfirst=1726, tfreq=3)...
	   Assign 22 to reload r1726 (freq=3)
	 Assigning to 1727 (cl=SSE_REGS, orig=1387, freq=3, tfirst=1727, tfreq=3)...
	   Assign 22 to reload r1727 (freq=3)
	 Assigning to 1728 (cl=SSE_REGS, orig=1390, freq=3, tfirst=1728, tfreq=3)...
	   Assign 22 to reload r1728 (freq=3)
	 Assigning to 1729 (cl=SSE_REGS, orig=1401, freq=3, tfirst=1729, tfreq=3)...
	   Assign 22 to reload r1729 (freq=3)
	 Assigning to 1730 (cl=SSE_REGS, orig=446, freq=3, tfirst=1730, tfreq=3)...
	   Assign 22 to reload r1730 (freq=3)
	 Assigning to 1731 (cl=SSE_REGS, orig=453, freq=3, tfirst=1731, tfreq=3)...
	   Assign 22 to reload r1731 (freq=3)
	 Assigning to 1732 (cl=SSE_REGS, orig=480, freq=3, tfirst=1732, tfreq=3)...
	   Assign 22 to reload r1732 (freq=3)
	 Assigning to 1733 (cl=SSE_REGS, orig=485, freq=3, tfirst=1733, tfreq=3)...
	   Assign 22 to reload r1733 (freq=3)
	 Assigning to 1734 (cl=SSE_REGS, orig=490, freq=3, tfirst=1734, tfreq=3)...
	   Assign 22 to reload r1734 (freq=3)
	 Assigning to 1735 (cl=SSE_REGS, orig=497, freq=3, tfirst=1735, tfreq=3)...
	   Assign 22 to reload r1735 (freq=3)
	 Assigning to 1736 (cl=SSE_REGS, orig=502, freq=3, tfirst=1736, tfreq=3)...
	   Assign 22 to reload r1736 (freq=3)
	 Assigning to 1737 (cl=SSE_REGS, orig=507, freq=3, tfirst=1737, tfreq=3)...
	   Assign 22 to reload r1737 (freq=3)
	 Assigning to 1738 (cl=SSE_REGS, orig=1526, freq=3, tfirst=1738, tfreq=3)...
	   Assign 22 to reload r1738 (freq=3)
	 Assigning to 1739 (cl=SSE_REGS, orig=1532, freq=3, tfirst=1739, tfreq=3)...
	   Assign 22 to reload r1739 (freq=3)
	 Assigning to 1740 (cl=SSE_REGS, orig=1537, freq=3, tfirst=1740, tfreq=3)...
	   Assign 23 to reload r1740 (freq=3)
	 Assigning to 1741 (cl=SSE_REGS, orig=546, freq=3, tfirst=1741, tfreq=3)...
	   Assign 21 to reload r1741 (freq=3)
	 Assigning to 1742 (cl=SSE_REGS, orig=1543, freq=3, tfirst=1742, tfreq=3)...
	   Assign 22 to reload r1742 (freq=3)
	 Assigning to 1743 (cl=SSE_REGS, orig=1548, freq=3, tfirst=1743, tfreq=3)...
	   Assign 23 to reload r1743 (freq=3)
	 Assigning to 1744 (cl=SSE_REGS, orig=579, freq=3, tfirst=1744, tfreq=3)...
	   Assign 21 to reload r1744 (freq=3)
	 Assigning to 1745 (cl=SSE_REGS, orig=1554, freq=3, tfirst=1745, tfreq=3)...
	   Assign 22 to reload r1745 (freq=3)
	 Assigning to 1746 (cl=SSE_REGS, orig=1559, freq=3, tfirst=1746, tfreq=3)...
	   Assign 23 to reload r1746 (freq=3)
	 Assigning to 1747 (cl=SSE_REGS, orig=612, freq=3, tfirst=1747, tfreq=3)...
	   Assign 21 to reload r1747 (freq=3)
	 Assigning to 1748 (cl=SSE_REGS, orig=1565, freq=3, tfirst=1748, tfreq=3)...
	   Assign 22 to reload r1748 (freq=3)
	 Assigning to 1749 (cl=SSE_REGS, orig=1570, freq=3, tfirst=1749, tfreq=3)...
	   Assign 23 to reload r1749 (freq=3)
	 Assigning to 1750 (cl=SSE_REGS, orig=645, freq=3, tfirst=1750, tfreq=3)...
	   Assign 21 to reload r1750 (freq=3)
	 Assigning to 1751 (cl=SSE_REGS, orig=663, freq=3, tfirst=1751, tfreq=3)...
	   Assign 23 to reload r1751 (freq=3)
  Reassigning non-reload pseudos

********** Undoing inheritance #1: **********

Inherit 0 out of 3 (0.00%)
   Insn after restoring regs:
  524: [--sp:DI]=r202:DI
      REG_DEAD r202:DI
      REG_ARGS_SIZE 0xc0
   Insn after restoring regs:
  513: [--sp:DI]=r199:DI
      REG_DEAD r199:DI
      REG_ARGS_SIZE 0x90
   Insn after restoring regs:
  504: [--sp:DI]=r196:DI
      REG_DEAD r196:DI
      REG_ARGS_SIZE 0x68
   Insn after restoring regs:
 1989: r202:DI=r1712:DI
      REG_DEAD r1712:DI
   Insn after restoring regs:
 1988: r199:DI=r1711:DI
      REG_DEAD r1711:DI
   Insn after restoring regs:
 1987: r196:DI=r1710:DI
      REG_DEAD r1710:DI

********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
	   Spilling non-eliminable hard regs: 6

********** Pseudo live ranges #2: **********

  BB 14
   Insn 1977: point = 0, n_alt = -1
  BB 15
   Insn 1985: point = 0, n_alt = -1
  BB 3
   Insn 402: point = 0, n_alt = -1
   Insn 401: point = 0, n_alt = 0
   Insn 400: point = 1, n_alt = 0
   Insn 399: point = 2, n_alt = 0
  BB 13
   Insn 1981: point = 3, n_alt = -1
   Insn 1960: point = 3, n_alt = 1
   Insn 1959: point = 3, n_alt = 8
   Insn 1958: point = 4, n_alt = 3
   Insn 1957: point = 5, n_alt = 1
   Insn 1956: point = 7, n_alt = 3
   Insn 1955: point = 9, n_alt = 0
   Insn 1954: point = 11, n_alt = 0
   Insn 1953: point = 12, n_alt = 7
   Insn 1952: point = 14, n_alt = 3
   Insn 1951: point = 15, n_alt = 3
   Insn 1950: point = 17, n_alt = 0
   Insn 1949: point = 19, n_alt = 0
   Insn 1948: point = 20, n_alt = 1
   Insn 1947: point = 22, n_alt = 7
   Insn 1946: point = 24, n_alt = 3
   Insn 1945: point = 25, n_alt = 3
   Insn 1944: point = 27, n_alt = 0
   Insn 1943: point = 29, n_alt = 0
   Insn 1942: point = 30, n_alt = 1
   Insn 1941: point = 32, n_alt = 7
   Insn 1940: point = 34, n_alt = 3
   Insn 1939: point = 35, n_alt = 8
   Insn 1938: point = 36, n_alt = 3
   Insn 1937: point = 37, n_alt = 1
   Insn 1936: point = 39, n_alt = 3
   Insn 1935: point = 41, n_alt = 0
   Insn 1934: point = 43, n_alt = 0
   Insn 1933: point = 44, n_alt = 7
   Insn 1932: point = 46, n_alt = 3
   Insn 1931: point = 47, n_alt = 3
   Insn 1930: point = 49, n_alt = 0
   Insn 1929: point = 51, n_alt = 0
   Insn 1928: point = 52, n_alt = 1
   Insn 1927: point = 54, n_alt = 7
   Insn 1926: point = 56, n_alt = 3
   Insn 1925: point = 57, n_alt = 3
   Insn 1924: point = 59, n_alt = 0
   Insn 1923: point = 61, n_alt = 0
   Insn 1922: point = 62, n_alt = 1
   Insn 1921: point = 64, n_alt = 7
   Insn 1920: point = 66, n_alt = 3
   Insn 1919: point = 67, n_alt = 8
   Insn 1918: point = 68, n_alt = 3
   Insn 1917: point = 69, n_alt = 1
   Insn 1916: point = 71, n_alt = 1
   Insn 1915: point = 73, n_alt = 7
   Insn 1914: point = 75, n_alt = 3
   Insn 1913: point = 76, n_alt = 3
   Insn 1912: point = 78, n_alt = 0
   Insn 1911: point = 80, n_alt = 0
   Insn 1910: point = 81, n_alt = 1
   Insn 1909: point = 83, n_alt = 7
   Insn 1908: point = 85, n_alt = 3
   Insn 1907: point = 86, n_alt = 3
   Insn 1906: point = 88, n_alt = 0
   Insn 1905: point = 90, n_alt = 0
   Insn 1904: point = 91, n_alt = 1
   Insn 1903: point = 93, n_alt = 7
   Insn 1902: point = 95, n_alt = 3
   Insn 1901: point = 96, n_alt = 7
   Insn 1900: point = 98, n_alt = 3
   Insn 1899: point = 99, n_alt = 8
   Insn 1898: point = 100, n_alt = 3
   Insn 1897: point = 101, n_alt = 1
   Insn 1896: point = 103, n_alt = 1
   Insn 1895: point = 105, n_alt = 7
   Insn 1894: point = 107, n_alt = 3
   Insn 1893: point = 108, n_alt = 3
   Insn 1892: point = 110, n_alt = 0
   Insn 1891: point = 112, n_alt = 0
   Insn 1890: point = 113, n_alt = 1
   Insn 1889: point = 115, n_alt = 7
   Insn 1888: point = 117, n_alt = 3
   Insn 1887: point = 118, n_alt = 3
   Insn 1886: point = 120, n_alt = 0
   Insn 1885: point = 122, n_alt = 0
   Insn 1884: point = 123, n_alt = 1
   Insn 1883: point = 125, n_alt = 7
   Insn 1882: point = 127, n_alt = 3
   Insn 1881: point = 128, n_alt = 7
   Insn 1880: point = 130, n_alt = 3
   Insn 1879: point = 131, n_alt = 8
   Insn 1878: point = 132, n_alt = 3
   Insn 1877: point = 133, n_alt = 1
   Insn 1876: point = 135, n_alt = 1
   Insn 1875: point = 137, n_alt = 7
   Insn 1874: point = 139, n_alt = 3
   Insn 1873: point = 140, n_alt = 3
   Insn 1872: point = 142, n_alt = 0
   Insn 1871: point = 144, n_alt = 0
   Insn 1870: point = 145, n_alt = 1
   Insn 1869: point = 147, n_alt = 7
   Insn 1868: point = 149, n_alt = 3
   Insn 1867: point = 150, n_alt = 3
   Insn 1866: point = 152, n_alt = 0
   Insn 1865: point = 154, n_alt = 0
   Insn 1864: point = 155, n_alt = 1
   Insn 1863: point = 157, n_alt = 7
   Insn 1862: point = 159, n_alt = 3
   Insn 1861: point = 160, n_alt = 7
   Insn 1860: point = 162, n_alt = 3
   Insn 1859: point = 163, n_alt = 8
   Insn 1858: point = 164, n_alt = 3
   Insn 1857: point = 165, n_alt = 1
   Insn 1856: point = 167, n_alt = 1
   Insn 1855: point = 169, n_alt = 7
   Insn 1854: point = 171, n_alt = 3
   Insn 1853: point = 172, n_alt = 3
   Insn 1852: point = 174, n_alt = 0
   Insn 1851: point = 176, n_alt = 0
   Insn 1850: point = 177, n_alt = 1
   Insn 1849: point = 179, n_alt = 7
   Insn 1848: point = 181, n_alt = 3
   Insn 1847: point = 182, n_alt = 3
   Insn 1846: point = 184, n_alt = 0
   Insn 1845: point = 186, n_alt = 0
   Insn 1844: point = 187, n_alt = 1
   Insn 1843: point = 189, n_alt = 7
   Insn 1842: point = 191, n_alt = 3
   Insn 1841: point = 192, n_alt = 7
   Insn 1840: point = 194, n_alt = 3
   Insn 1839: point = 195, n_alt = 8
   Insn 1838: point = 196, n_alt = 3
   Insn 1837: point = 197, n_alt = 1
   Insn 1836: point = 199, n_alt = 3
   Insn 1835: point = 201, n_alt = 0
   Insn 1834: point = 203, n_alt = 0
   Insn 1833: point = 204, n_alt = 7
   Insn 1832: point = 206, n_alt = 3
   Insn 1831: point = 207, n_alt = 3
   Insn 1830: point = 209, n_alt = 0
   Insn 1829: point = 211, n_alt = 0
   Insn 1828: point = 212, n_alt = 1
   Insn 1827: point = 214, n_alt = 7
   Insn 1826: point = 216, n_alt = 3
   Insn 1825: point = 217, n_alt = 8
   Insn 1824: point = 218, n_alt = 3
   Insn 1823: point = 219, n_alt = 1
   Insn 1822: point = 221, n_alt = 3
   Insn 1821: point = 223, n_alt = 0
   Insn 1820: point = 225, n_alt = 0
   Insn 1819: point = 226, n_alt = 7
   Insn 1818: point = 228, n_alt = 3
   Insn 1817: point = 229, n_alt = 3
   Insn 1816: point = 231, n_alt = 0
   Insn 1815: point = 233, n_alt = 0
   Insn 1814: point = 234, n_alt = 1
   Insn 1813: point = 236, n_alt = 7
   Insn 1812: point = 238, n_alt = 3
   Insn 1811: point = 239, n_alt = 8
   Insn 1810: point = 240, n_alt = 3
   Insn 1809: point = 241, n_alt = 1
   Insn 1808: point = 243, n_alt = 1
   Insn 1807: point = 245, n_alt = 7
   Insn 1806: point = 247, n_alt = 3
   Insn 1805: point = 248, n_alt = 3
   Insn 1804: point = 250, n_alt = 0
   Insn 1803: point = 252, n_alt = 0
   Insn 1802: point = 253, n_alt = 1
   Insn 1801: point = 255, n_alt = 7
   Insn 1800: point = 257, n_alt = 3
   Insn 1799: point = 258, n_alt = 7
   Insn 1798: point = 260, n_alt = 3
   Insn 1797: point = 261, n_alt = 8
   Insn 1796: point = 262, n_alt = 3
   Insn 1795: point = 263, n_alt = 1
   Insn 1794: point = 265, n_alt = 1
   Insn 1793: point = 267, n_alt = 7
   Insn 1792: point = 269, n_alt = 3
   Insn 1791: point = 270, n_alt = 3
   Insn 1790: point = 272, n_alt = 0
   Insn 1789: point = 274, n_alt = 0
   Insn 1788: point = 275, n_alt = 1
   Insn 1787: point = 277, n_alt = 7
   Insn 1786: point = 279, n_alt = 3
   Insn 1785: point = 280, n_alt = 7
   Insn 1784: point = 282, n_alt = 3
   Insn 1783: point = 283, n_alt = 8
   Insn 1782: point = 284, n_alt = 3
   Insn 1781: point = 285, n_alt = 1
   Insn 1780: point = 287, n_alt = 1
   Insn 1779: point = 289, n_alt = 7
   Insn 1778: point = 291, n_alt = 3
   Insn 1777: point = 292, n_alt = 3
   Insn 1776: point = 294, n_alt = 0
   Insn 1775: point = 296, n_alt = 0
   Insn 1774: point = 297, n_alt = 1
   Insn 1773: point = 299, n_alt = 7
   Insn 1772: point = 301, n_alt = 3
   Insn 1771: point = 302, n_alt = 7
   Insn 1770: point = 304, n_alt = 3
   Insn 1769: point = 305, n_alt = 8
   Insn 1768: point = 306, n_alt = 3
   Insn 1767: point = 307, n_alt = 1
   Insn 1766: point = 309, n_alt = 1
   Insn 1765: point = 311, n_alt = 7
   Insn 1764: point = 313, n_alt = 3
   Insn 1763: point = 314, n_alt = 3
   Insn 1762: point = 316, n_alt = 0
   Insn 1761: point = 318, n_alt = 0
   Insn 1760: point = 319, n_alt = 1
   Insn 1759: point = 321, n_alt = 7
   Insn 1758: point = 323, n_alt = 3
   Insn 1757: point = 324, n_alt = 7
   Insn 1756: point = 326, n_alt = 3
   Insn 1755: point = 327, n_alt = 8
   Insn 1754: point = 328, n_alt = 1
   Insn 1753: point = 330, n_alt = 1
   Insn 1752: point = 332, n_alt = -1
   Insn 1751: point = 334, n_alt = 1
   Insn 1750: point = 336, n_alt = 1
   Insn 1749: point = 338, n_alt = 7
   Insn 1748: point = 339, n_alt = 7
   Insn 1747: point = 341, n_alt = 3
   Insn 1746: point = 342, n_alt = 3
   Insn 1745: point = 344, n_alt = 0
   Insn 1744: point = 346, n_alt = 0
   Insn 1743: point = 347, n_alt = 1
   Insn 1742: point = 349, n_alt = 7
   Insn 1741: point = 350, n_alt = 7
   Insn 1740: point = 352, n_alt = 3
   Insn 1739: point = 353, n_alt = 3
   Insn 1738: point = 355, n_alt = 0
   Insn 1737: point = 357, n_alt = 0
   Insn 1736: point = 358, n_alt = 1
   Insn 1735: point = 360, n_alt = 1
   Insn 1734: point = 362, n_alt = 7
   Insn 1733: point = 363, n_alt = 7
   Insn 1732: point = 365, n_alt = 3
   Insn 1731: point = 366, n_alt = 1
   Insn 1730: point = 368, n_alt = 1
   Insn 1729: point = 370, n_alt = -1
   Insn 1728: point = 372, n_alt = 1
   Insn 1727: point = 374, n_alt = 1
   Insn 1726: point = 376, n_alt = 7
   Insn 1725: point = 378, n_alt = 3
   Insn 1724: point = 379, n_alt = 3
   Insn 1723: point = 381, n_alt = 0
   Insn 1722: point = 383, n_alt = 0
   Insn 1721: point = 384, n_alt = 1
   Insn 1720: point = 386, n_alt = 1
   Insn 1719: point = 388, n_alt = 7
   Insn 1718: point = 390, n_alt = 3
   Insn 1717: point = 391, n_alt = 3
   Insn 1716: point = 393, n_alt = 0
   Insn 1715: point = 395, n_alt = 0
   Insn 1714: point = 396, n_alt = 1
   Insn 1713: point = 398, n_alt = 1
   Insn 1712: point = 400, n_alt = 7
   Insn 1711: point = 401, n_alt = 1
   Insn 1710: point = 403, n_alt = 7
   Insn 1709: point = 404, n_alt = 7
   Insn 1708: point = 405, n_alt = 1
   Insn 1707: point = 407, n_alt = 7
   Insn 1706: point = 408, n_alt = 1
   Insn 1705: point = 410, n_alt = -1
   Insn 1704: point = 412, n_alt = 1
   Insn 1703: point = 414, n_alt = 1
   Insn 1702: point = 416, n_alt = 7
   Insn 1701: point = 417, n_alt = 7
   Insn 1700: point = 419, n_alt = 3
   Insn 1699: point = 420, n_alt = 3
   Insn 1698: point = 422, n_alt = 0
   Insn 1697: point = 424, n_alt = 0
   Insn 1696: point = 425, n_alt = 1
   Insn 1695: point = 427, n_alt = 7
   Insn 1694: point = 428, n_alt = 7
   Insn 1693: point = 430, n_alt = 3
   Insn 1692: point = 431, n_alt = 3
   Insn 1691: point = 433, n_alt = 0
   Insn 1690: point = 435, n_alt = 0
   Insn 1689: point = 436, n_alt = 1
   Insn 1688: point = 438, n_alt = 7
   Insn 1687: point = 439, n_alt = 8
   Insn 1686: point = 440, n_alt = 1
   Insn 1685: point = 442, n_alt = 1
   Insn 1684: point = 444, n_alt = -1
   Insn 1683: point = 446, n_alt = 1
   Insn 1682: point = 448, n_alt = 1
   Insn 1681: point = 450, n_alt = 7
   Insn 1680: point = 452, n_alt = 3
   Insn 1679: point = 453, n_alt = 3
   Insn 1678: point = 455, n_alt = 0
   Insn 1677: point = 457, n_alt = 0
   Insn 1676: point = 458, n_alt = 1
   Insn 1675: point = 460, n_alt = 1
   Insn 1674: point = 462, n_alt = 7
   Insn 1673: point = 464, n_alt = 3
   Insn 1672: point = 465, n_alt = 3
   Insn 1671: point = 467, n_alt = 0
   Insn 1670: point = 469, n_alt = 0
   Insn 1669: point = 470, n_alt = 1
   Insn 1668: point = 472, n_alt = 1
   Insn 1667: point = 474, n_alt = 7
   Insn 1666: point = 475, n_alt = 1
   Insn 1665: point = 477, n_alt = 7
   Insn 1664: point = 478, n_alt = 7
   Insn 1663: point = 479, n_alt = 1
   Insn 1662: point = 481, n_alt = 7
   Insn 1661: point = 482, n_alt = 1
   Insn 1660: point = 484, n_alt = -1
   Insn 1659: point = 486, n_alt = 1
   Insn 1658: point = 488, n_alt = 1
   Insn 1657: point = 490, n_alt = 7
   Insn 1656: point = 491, n_alt = 7
   Insn 1655: point = 493, n_alt = 3
   Insn 1654: point = 494, n_alt = 3
   Insn 1653: point = 496, n_alt = 0
   Insn 1652: point = 498, n_alt = 0
   Insn 1651: point = 499, n_alt = 1
   Insn 1650: point = 501, n_alt = 7
   Insn 1649: point = 502, n_alt = 7
   Insn 1648: point = 504, n_alt = 3
   Insn 1647: point = 505, n_alt = 3
   Insn 1646: point = 507, n_alt = 0
   Insn 1645: point = 509, n_alt = 0
   Insn 1644: point = 510, n_alt = 1
   Insn 1643: point = 512, n_alt = 7
   Insn 1642: point = 513, n_alt = 8
   Insn 1641: point = 514, n_alt = 1
   Insn 1640: point = 516, n_alt = 1
   Insn 1639: point = 518, n_alt = -1
   Insn 1638: point = 520, n_alt = 1
   Insn 1637: point = 522, n_alt = 1
   Insn 1636: point = 524, n_alt = 7
   Insn 1635: point = 526, n_alt = 3
   Insn 1634: point = 527, n_alt = 3
   Insn 1633: point = 529, n_alt = 0
   Insn 1632: point = 531, n_alt = 0
   Insn 1631: point = 532, n_alt = 1
   Insn 1630: point = 534, n_alt = 1
   Insn 1629: point = 536, n_alt = 7
   Insn 1628: point = 538, n_alt = 3
   Insn 1627: point = 539, n_alt = 3
   Insn 1626: point = 541, n_alt = 0
   Insn 1625: point = 543, n_alt = 0
   Insn 1624: point = 544, n_alt = 1
   Insn 1623: point = 546, n_alt = 1
   Insn 1622: point = 548, n_alt = 7
   Insn 1621: point = 549, n_alt = 1
   Insn 1620: point = 551, n_alt = 7
   Insn 1619: point = 552, n_alt = 7
   Insn 1618: point = 553, n_alt = 1
   Insn 1617: point = 555, n_alt = 7
   Insn 1616: point = 556, n_alt = 1
   Insn 1615: point = 558, n_alt = -1
   Insn 1614: point = 560, n_alt = 1
   Insn 1613: point = 562, n_alt = 1
   Insn 1612: point = 564, n_alt = 7
   Insn 1611: point = 565, n_alt = 7
   Insn 1610: point = 567, n_alt = 3
   Insn 1609: point = 568, n_alt = 3
   Insn 1608: point = 570, n_alt = 0
   Insn 1607: point = 572, n_alt = 0
   Insn 1606: point = 573, n_alt = 1
   Insn 1605: point = 575, n_alt = 7
   Insn 1604: point = 576, n_alt = 7
   Insn 1603: point = 578, n_alt = 3
   Insn 1602: point = 579, n_alt = 3
   Insn 1601: point = 581, n_alt = 0
   Insn 1600: point = 583, n_alt = 0
   Insn 1599: point = 584, n_alt = 1
   Insn 1598: point = 586, n_alt = 7
   Insn 1597: point = 587, n_alt = 8
   Insn 1596: point = 588, n_alt = 1
   Insn 1595: point = 590, n_alt = 1
   Insn 1594: point = 592, n_alt = -1
   Insn 1593: point = 594, n_alt = 1
   Insn 1592: point = 596, n_alt = 1
   Insn 1591: point = 598, n_alt = 7
   Insn 1590: point = 600, n_alt = 3
   Insn 1589: point = 601, n_alt = 3
   Insn 1588: point = 603, n_alt = 0
   Insn 1587: point = 605, n_alt = 0
   Insn 1586: point = 606, n_alt = 1
   Insn 1585: point = 608, n_alt = 1
   Insn 1584: point = 610, n_alt = 7
   Insn 1583: point = 612, n_alt = 3
   Insn 1582: point = 613, n_alt = 3
   Insn 1581: point = 615, n_alt = 0
   Insn 1580: point = 617, n_alt = 0
   Insn 1579: point = 618, n_alt = 1
   Insn 1578: point = 620, n_alt = 1
   Insn 1577: point = 622, n_alt = 7
   Insn 1576: point = 623, n_alt = 1
   Insn 1575: point = 625, n_alt = 7
   Insn 1574: point = 626, n_alt = 7
   Insn 1573: point = 627, n_alt = 1
   Insn 1572: point = 629, n_alt = 7
   Insn 1571: point = 630, n_alt = 1
   Insn 1570: point = 632, n_alt = -1
   Insn 1569: point = 634, n_alt = 1
   Insn 1568: point = 636, n_alt = 1
   Insn 1567: point = 638, n_alt = 7
   Insn 1566: point = 639, n_alt = 7
   Insn 1565: point = 641, n_alt = 3
   Insn 1564: point = 642, n_alt = 3
   Insn 1563: point = 644, n_alt = 0
   Insn 1562: point = 646, n_alt = 0
   Insn 1561: point = 647, n_alt = 1
   Insn 1560: point = 649, n_alt = 7
   Insn 1559: point = 650, n_alt = 7
   Insn 1558: point = 652, n_alt = 3
   Insn 1557: point = 653, n_alt = 3
   Insn 1556: point = 655, n_alt = 0
   Insn 1555: point = 657, n_alt = 0
   Insn 1554: point = 658, n_alt = 1
   Insn 1553: point = 660, n_alt = 7
   Insn 1552: point = 661, n_alt = 8
   Insn 1551: point = 662, n_alt = 1
   Insn 1550: point = 664, n_alt = -1
   Insn 1549: point = 666, n_alt = 1
   Insn 1548: point = 668, n_alt = 1
   Insn 1547: point = 670, n_alt = 7
   Insn 1546: point = 671, n_alt = 7
   Insn 1545: point = 673, n_alt = 3
   Insn 1544: point = 674, n_alt = 3
   Insn 1543: point = 676, n_alt = 0
   Insn 1542: point = 678, n_alt = 0
   Insn 1541: point = 679, n_alt = 1
   Insn 1540: point = 681, n_alt = 7
   Insn 1539: point = 682, n_alt = 7
   Insn 1538: point = 684, n_alt = 3
   Insn 1537: point = 685, n_alt = 3
   Insn 1536: point = 687, n_alt = 0
   Insn 1535: point = 689, n_alt = 0
   Insn 1534: point = 690, n_alt = 1
   Insn 1533: point = 692, n_alt = 7
   Insn 1532: point = 693, n_alt = 8
   Insn 1531: point = 694, n_alt = 1
   Insn 1530: point = 696, n_alt = 1
   Insn 1529: point = 698, n_alt = -1
   Insn 1528: point = 700, n_alt = 2
   Insn 1527: point = 702, n_alt = 1
   Insn 1526: point = 704, n_alt = 7
   Insn 1525: point = 705, n_alt = 7
   Insn 1524: point = 707, n_alt = 3
   Insn 1523: point = 708, n_alt = 3
   Insn 1522: point = 710, n_alt = 0
   Insn 1521: point = 712, n_alt = 0
   Insn 1520: point = 713, n_alt = 1
   Insn 1519: point = 715, n_alt = 7
   Insn 1518: point = 716, n_alt = 7
   Insn 1517: point = 718, n_alt = 3
   Insn 1516: point = 719, n_alt = 3
   Insn 1515: point = 721, n_alt = 0
   Insn 1514: point = 723, n_alt = 0
   Insn 2067: point = 724, n_alt = -1
   Insn 1513: point = 726, n_alt = 1
   Insn 2066: point = 726, n_alt = -1
   Insn 1512: point = 728, n_alt = 1
   Insn 1511: point = 730, n_alt = 7
   Insn 1510: point = 731, n_alt = 7
   Insn 1509: point = 733, n_alt = 3
   Insn 1508: point = 734, n_alt = 1
   Insn 1507: point = 736, n_alt = 1
   Insn 1506: point = 738, n_alt = -1
   Insn 1505: point = 740, n_alt = 2
   Insn 1504: point = 742, n_alt = 1
   Insn 1503: point = 744, n_alt = 7
   Insn 1502: point = 746, n_alt = 3
   Insn 1501: point = 747, n_alt = 3
   Insn 1500: point = 749, n_alt = 0
   Insn 1499: point = 751, n_alt = 0
   Insn 1498: point = 752, n_alt = 1
   Insn 1497: point = 754, n_alt = 1
   Insn 1496: point = 756, n_alt = 7
   Insn 1495: point = 758, n_alt = 3
   Insn 1494: point = 759, n_alt = 3
   Insn 1493: point = 761, n_alt = 0
   Insn 1492: point = 763, n_alt = 0
   Insn 2065: point = 764, n_alt = -1
   Insn 1491: point = 766, n_alt = 2
   Insn 2064: point = 767, n_alt = -1
   Insn 1490: point = 769, n_alt = 1
   Insn 1489: point = 771, n_alt = 7
   Insn 1488: point = 772, n_alt = 1
   Insn 1487: point = 774, n_alt = 7
   Insn 1486: point = 775, n_alt = 7
   Insn 2063: point = 776, n_alt = -1
   Insn 1485: point = 778, n_alt = 1
   Insn 2062: point = 778, n_alt = -1
   Insn 1484: point = 780, n_alt = 7
   Insn 1483: point = 781, n_alt = 1
   Insn 1482: point = 783, n_alt = -1
   Insn 1481: point = 785, n_alt = 2
   Insn 1480: point = 787, n_alt = 1
   Insn 1479: point = 789, n_alt = 7
   Insn 1478: point = 790, n_alt = 7
   Insn 1477: point = 792, n_alt = 3
   Insn 1476: point = 793, n_alt = 3
   Insn 1475: point = 795, n_alt = 0
   Insn 1474: point = 797, n_alt = 0
   Insn 1473: point = 798, n_alt = 1
   Insn 1472: point = 800, n_alt = 7
   Insn 1471: point = 801, n_alt = 7
   Insn 1470: point = 803, n_alt = 3
   Insn 1469: point = 804, n_alt = 3
   Insn 1468: point = 806, n_alt = 0
   Insn 1467: point = 808, n_alt = 0
   Insn 2061: point = 809, n_alt = -1
   Insn 1466: point = 811, n_alt = 1
   Insn 2060: point = 811, n_alt = -1
   Insn 1465: point = 813, n_alt = 7
   Insn 1464: point = 814, n_alt = 8
   Insn 1463: point = 815, n_alt = 1
   Insn 1462: point = 817, n_alt = 1
   Insn 1461: point = 819, n_alt = -1
   Insn 1460: point = 821, n_alt = 2
   Insn 1459: point = 823, n_alt = 1
   Insn 1458: point = 825, n_alt = 7
   Insn 1457: point = 827, n_alt = 3
   Insn 1456: point = 828, n_alt = 3
   Insn 1455: point = 830, n_alt = 0
   Insn 1454: point = 832, n_alt = 0
   Insn 1453: point = 833, n_alt = 1
   Insn 1452: point = 835, n_alt = 1
   Insn 1451: point = 837, n_alt = 7
   Insn 1450: point = 839, n_alt = 3
   Insn 1449: point = 840, n_alt = 3
   Insn 1448: point = 842, n_alt = 0
   Insn 1447: point = 844, n_alt = 0
   Insn 2059: point = 845, n_alt = -1
   Insn 1446: point = 847, n_alt = 2
   Insn 2058: point = 848, n_alt = -1
   Insn 1445: point = 850, n_alt = 1
   Insn 1444: point = 852, n_alt = 7
   Insn 1443: point = 853, n_alt = 1
   Insn 1442: point = 855, n_alt = 7
   Insn 1441: point = 856, n_alt = 7
   Insn 2057: point = 857, n_alt = -1
   Insn 1440: point = 859, n_alt = 1
   Insn 2056: point = 859, n_alt = -1
   Insn 1439: point = 861, n_alt = 7
   Insn 1438: point = 862, n_alt = 1
   Insn 1437: point = 864, n_alt = -1
   Insn 1436: point = 866, n_alt = 2
   Insn 1435: point = 868, n_alt = 1
   Insn 1434: point = 870, n_alt = 7
   Insn 1433: point = 871, n_alt = 7
   Insn 1432: point = 873, n_alt = 3
   Insn 1431: point = 874, n_alt = 3
   Insn 1430: point = 876, n_alt = 0
   Insn 1429: point = 878, n_alt = 0
   Insn 1428: point = 879, n_alt = 1
   Insn 1427: point = 881, n_alt = 7
   Insn 1426: point = 882, n_alt = 7
   Insn 1425: point = 884, n_alt = 3
   Insn 1424: point = 885, n_alt = 3
   Insn 1423: point = 887, n_alt = 0
   Insn 1422: point = 889, n_alt = 0
   Insn 2055: point = 890, n_alt = -1
   Insn 1421: point = 892, n_alt = 1
   Insn 2054: point = 892, n_alt = -1
   Insn 1420: point = 894, n_alt = 7
   Insn 1419: point = 895, n_alt = 8
   Insn 1418: point = 896, n_alt = 1
   Insn 1417: point = 898, n_alt = 1
   Insn 1416: point = 900, n_alt = -1
   Insn 1415: point = 902, n_alt = 2
   Insn 1414: point = 904, n_alt = 1
   Insn 1413: point = 906, n_alt = 7
   Insn 1412: point = 908, n_alt = 3
   Insn 1411: point = 909, n_alt = 3
   Insn 1410: point = 911, n_alt = 0
   Insn 1409: point = 913, n_alt = 0
   Insn 1408: point = 914, n_alt = 1
   Insn 1407: point = 916, n_alt = 1
   Insn 1406: point = 918, n_alt = 7
   Insn 1405: point = 920, n_alt = 3
   Insn 1404: point = 921, n_alt = 3
   Insn 1403: point = 923, n_alt = 0
   Insn 1402: point = 925, n_alt = 0
   Insn 2053: point = 926, n_alt = -1
   Insn 1401: point = 928, n_alt = 2
   Insn 2052: point = 929, n_alt = -1
   Insn 1400: point = 931, n_alt = 1
   Insn 1399: point = 933, n_alt = 7
   Insn 1398: point = 934, n_alt = 1
   Insn 1397: point = 936, n_alt = 7
   Insn 1396: point = 937, n_alt = 7
   Insn 2051: point = 938, n_alt = -1
   Insn 1395: point = 940, n_alt = 1
   Insn 2050: point = 940, n_alt = -1
   Insn 1394: point = 942, n_alt = 7
   Insn 1393: point = 943, n_alt = 1
   Insn 1392: point = 945, n_alt = -1
   Insn 1391: point = 947, n_alt = 2
   Insn 1390: point = 949, n_alt = 1
   Insn 1389: point = 951, n_alt = 7
   Insn 1388: point = 952, n_alt = 7
   Insn 1387: point = 954, n_alt = 3
   Insn 1386: point = 955, n_alt = 3
   Insn 1385: point = 957, n_alt = 0
   Insn 1384: point = 959, n_alt = 0
   Insn 1383: point = 960, n_alt = 1
   Insn 1382: point = 962, n_alt = 7
   Insn 1381: point = 963, n_alt = 7
   Insn 1380: point = 965, n_alt = 3
   Insn 1379: point = 966, n_alt = 3
   Insn 1378: point = 968, n_alt = 0
   Insn 1377: point = 970, n_alt = 0
   Insn 2049: point = 971, n_alt = -1
   Insn 1376: point = 973, n_alt = 1
   Insn 2048: point = 973, n_alt = -1
   Insn 1375: point = 975, n_alt = 7
   Insn 1374: point = 976, n_alt = 8
   Insn 1373: point = 977, n_alt = 1
   Insn 1372: point = 979, n_alt = 1
   Insn 1371: point = 981, n_alt = -1
   Insn 1370: point = 983, n_alt = 2
   Insn 1369: point = 985, n_alt = 1
   Insn 1368: point = 987, n_alt = 7
   Insn 1367: point = 989, n_alt = 3
   Insn 1366: point = 990, n_alt = 3
   Insn 1365: point = 992, n_alt = 0
   Insn 1364: point = 994, n_alt = 0
   Insn 1363: point = 995, n_alt = 1
   Insn 1362: point = 997, n_alt = 1
   Insn 1361: point = 999, n_alt = 7
   Insn 1360: point = 1001, n_alt = 3
   Insn 1359: point = 1002, n_alt = 3
   Insn 1358: point = 1004, n_alt = 0
   Insn 1357: point = 1006, n_alt = 0
   Insn 2047: point = 1007, n_alt = -1
   Insn 1356: point = 1009, n_alt = 2
   Insn 2046: point = 1010, n_alt = -1
   Insn 1355: point = 1012, n_alt = 1
   Insn 1354: point = 1014, n_alt = 7
   Insn 1353: point = 1015, n_alt = 1
   Insn 1352: point = 1017, n_alt = 7
   Insn 1351: point = 1018, n_alt = 7
   Insn 2045: point = 1019, n_alt = -1
   Insn 1350: point = 1021, n_alt = 1
   Insn 2044: point = 1021, n_alt = -1
   Insn 1349: point = 1023, n_alt = 7
   Insn 1348: point = 1024, n_alt = 1
   Insn 1347: point = 1026, n_alt = -1
   Insn 1346: point = 1028, n_alt = 2
   Insn 1345: point = 1030, n_alt = 1
   Insn 1344: point = 1032, n_alt = 7
   Insn 1343: point = 1033, n_alt = 7
   Insn 1342: point = 1035, n_alt = 3
   Insn 1341: point = 1036, n_alt = 3
   Insn 1340: point = 1038, n_alt = 0
   Insn 1339: point = 1040, n_alt = 0
   Insn 1338: point = 1041, n_alt = 1
   Insn 1337: point = 1043, n_alt = 7
   Insn 1336: point = 1044, n_alt = 7
   Insn 1335: point = 1046, n_alt = 3
   Insn 1334: point = 1047, n_alt = 3
   Insn 1333: point = 1049, n_alt = 0
   Insn 1332: point = 1051, n_alt = 0
   Insn 2043: point = 1052, n_alt = -1
   Insn 1331: point = 1054, n_alt = 1
   Insn 2042: point = 1054, n_alt = -1
   Insn 1330: point = 1056, n_alt = 7
   Insn 1329: point = 1057, n_alt = 8
   Insn 1328: point = 1058, n_alt = 1
   Insn 1327: point = 1060, n_alt = -1
   Insn 1326: point = 1062, n_alt = 2
   Insn 1325: point = 1064, n_alt = 1
   Insn 1324: point = 1066, n_alt = 7
   Insn 1323: point = 1067, n_alt = 7
   Insn 1322: point = 1069, n_alt = 3
   Insn 1321: point = 1070, n_alt = 3
   Insn 1320: point = 1072, n_alt = 0
   Insn 1319: point = 1074, n_alt = 0
   Insn 1318: point = 1075, n_alt = 1
   Insn 1317: point = 1077, n_alt = 7
   Insn 1316: point = 1078, n_alt = 7
   Insn 1315: point = 1080, n_alt = 3
   Insn 1314: point = 1081, n_alt = 3
   Insn 1313: point = 1083, n_alt = 0
   Insn 1312: point = 1085, n_alt = 0
   Insn 2041: point = 1086, n_alt = -1
   Insn 1311: point = 1088, n_alt = 1
   Insn 2040: point = 1088, n_alt = -1
   Insn 1310: point = 1090, n_alt = 7
   Insn 1309: point = 1091, n_alt = 8
   Insn 1308: point = 1092, n_alt = 1
   Insn 1307: point = 1094, n_alt = 7
   Insn 1306: point = 1096, n_alt = 3
   Insn 1305: point = 1097, n_alt = 3
   Insn 1304: point = 1099, n_alt = 0
   Insn 1303: point = 1101, n_alt = 0
   Insn 1302: point = 1102, n_alt = 1
   Insn 1301: point = 1104, n_alt = 7
   Insn 1300: point = 1105, n_alt = 7
   Insn 1299: point = 1107, n_alt = 3
  BB 12
   Insn 1296: point = 1109, n_alt = 8
   Insn 1295: point = 1110, n_alt = 1
   Insn 1294: point = 1112, n_alt = 1
   Insn 1293: point = 1114, n_alt = 7
   Insn 2039: point = 1115, n_alt = -1
   Insn 1292: point = 1117, n_alt = 1
   Insn 2038: point = 1117, n_alt = -1
   Insn 1291: point = 1119, n_alt = 1
   Insn 1290: point = 1121, n_alt = 7
   Insn 1289: point = 1122, n_alt = 8
   Insn 1288: point = 1123, n_alt = 1
   Insn 1287: point = 1125, n_alt = 1
   Insn 1286: point = 1127, n_alt = 7
   Insn 2037: point = 1128, n_alt = -1
   Insn 1285: point = 1130, n_alt = 1
   Insn 2036: point = 1130, n_alt = -1
   Insn 1284: point = 1132, n_alt = 1
   Insn 1283: point = 1134, n_alt = 7
   Insn 1282: point = 1135, n_alt = 8
   Insn 1281: point = 1136, n_alt = 1
   Insn 1280: point = 1138, n_alt = 1
   Insn 1279: point = 1140, n_alt = 7
   Insn 2035: point = 1141, n_alt = -1
   Insn 1278: point = 1143, n_alt = 1
   Insn 2034: point = 1143, n_alt = -1
   Insn 1277: point = 1145, n_alt = 1
   Insn 1276: point = 1147, n_alt = 7
   Insn 1275: point = 1148, n_alt = 8
   Insn 1274: point = 1149, n_alt = 1
   Insn 1273: point = 1151, n_alt = 7
   Insn 1272: point = 1152, n_alt = 1
   Insn 1271: point = 1154, n_alt = 1
   Insn 1270: point = 1156, n_alt = 7
   Insn 2033: point = 1157, n_alt = -1
   Insn 1269: point = 1159, n_alt = 1
   Insn 2032: point = 1159, n_alt = -1
   Insn 1268: point = 1161, n_alt = 1
   Insn 1267: point = 1163, n_alt = 7
   Insn 1266: point = 1164, n_alt = 8
   Insn 1265: point = 1165, n_alt = 1
   Insn 1264: point = 1167, n_alt = 1
   Insn 1263: point = 1169, n_alt = 7
   Insn 2031: point = 1170, n_alt = -1
   Insn 1262: point = 1172, n_alt = 1
   Insn 2030: point = 1172, n_alt = -1
   Insn 1261: point = 1174, n_alt = 1
   Insn 1260: point = 1176, n_alt = 7
   Insn 1259: point = 1177, n_alt = 8
   Insn 1258: point = 1178, n_alt = 1
   Insn 1257: point = 1180, n_alt = 1
   Insn 1256: point = 1182, n_alt = 7
   Insn 2029: point = 1183, n_alt = -1
   Insn 1255: point = 1185, n_alt = 1
   Insn 2028: point = 1185, n_alt = -1
   Insn 1254: point = 1187, n_alt = 1
   Insn 1253: point = 1189, n_alt = 7
   Insn 1252: point = 1190, n_alt = 8
   Insn 1251: point = 1191, n_alt = 3
   Insn 1250: point = 1192, n_alt = 1
   Insn 1249: point = 1194, n_alt = 3
   Insn 1248: point = 1196, n_alt = 0
   Insn 1247: point = 1198, n_alt = 0
   Insn 1246: point = 1199, n_alt = 7
   Insn 1245: point = 1200, n_alt = 7
   Insn 1244: point = 1202, n_alt = 3
   Insn 1243: point = 1203, n_alt = 3
   Insn 1242: point = 1205, n_alt = 0
   Insn 1241: point = 1207, n_alt = 0
   Insn 1240: point = 1208, n_alt = 0
   Insn 1239: point = 1208, n_alt = 0
   Insn 1238: point = 1208, n_alt = 1
   Insn 1237: point = 1208, n_alt = -1
   Insn 1236: point = 1209, n_alt = -1
   Insn 1235: point = 1210, n_alt = -1
   Insn 1234: point = 1211, n_alt = -1
   Insn 1233: point = 1212, n_alt = -1
   Insn 1232: point = 1213, n_alt = -1
   Insn 1231: point = 1214, n_alt = 0
   Insn 1230: point = 1215, n_alt = 3
   Insn 1229: point = 1216, n_alt = 0
   Insn 1228: point = 1217, n_alt = 3
   Insn 1227: point = 1218, n_alt = 0
   Insn 1226: point = 1219, n_alt = 3
   Insn 1225: point = 1220, n_alt = 0
   Insn 1224: point = 1221, n_alt = 3
   Insn 1223: point = 1222, n_alt = 3
   Insn 1222: point = 1223, n_alt = 3
   Insn 1221: point = 1224, n_alt = 3
   Insn 1220: point = 1225, n_alt = 3
   Insn 1219: point = 1227, n_alt = 3
   Insn 1218: point = 1228, n_alt = 1
   Insn 1217: point = 1230, n_alt = 0
   Insn 1216: point = 1232, n_alt = 0
   Insn 1215: point = 1234, n_alt = 0
   Insn 1214: point = 1235, n_alt = 3
   Insn 1213: point = 1237, n_alt = 3
   Insn 1212: point = 1238, n_alt = 1
   Insn 1211: point = 1240, n_alt = 0
   Insn 1210: point = 1242, n_alt = 0
   Insn 1209: point = 1244, n_alt = 0
   Insn 1208: point = 1245, n_alt = 3
   Insn 1207: point = 1247, n_alt = 3
   Insn 1206: point = 1248, n_alt = 1
   Insn 1205: point = 1250, n_alt = 0
   Insn 1204: point = 1252, n_alt = 0
   Insn 1203: point = 1254, n_alt = 0
  BB 11
   Insn 1201: point = 1256, n_alt = -1
   Insn 1200: point = 1256, n_alt = 0
   Insn 1199: point = 1257, n_alt = 0
   Insn 1198: point = 1259, n_alt = 3
   Insn 1197: point = 1260, n_alt = 3
   Insn 1196: point = 1262, n_alt = 0
   Insn 1195: point = 1264, n_alt = 0
   Insn 1194: point = 1265, n_alt = 8
   Insn 1193: point = 1266, n_alt = 1
   Insn 1192: point = 1268, n_alt = 1
   Insn 1191: point = 1270, n_alt = 7
   Insn 1190: point = 1271, n_alt = 1
   Insn 1189: point = 1273, n_alt = 1
   Insn 1188: point = 1275, n_alt = 7
   Insn 2027: point = 1276, n_alt = -1
   Insn 1187: point = 1278, n_alt = 1
   Insn 2026: point = 1278, n_alt = -1
   Insn 1186: point = 1280, n_alt = 7
   Insn 1185: point = 1281, n_alt = 8
   Insn 1184: point = 1282, n_alt = 1
   Insn 1183: point = 1284, n_alt = 1
   Insn 1182: point = 1286, n_alt = 7
   Insn 1181: point = 1287, n_alt = 1
   Insn 1180: point = 1289, n_alt = 1
   Insn 1179: point = 1291, n_alt = 7
   Insn 2025: point = 1292, n_alt = -1
   Insn 1178: point = 1294, n_alt = 1
   Insn 2024: point = 1294, n_alt = -1
   Insn 1177: point = 1296, n_alt = 7
   Insn 1176: point = 1297, n_alt = 8
   Insn 1175: point = 1298, n_alt = 1
   Insn 1174: point = 1300, n_alt = 1
   Insn 1173: point = 1302, n_alt = 7
   Insn 1172: point = 1303, n_alt = 1
   Insn 1171: point = 1305, n_alt = 1
   Insn 1170: point = 1307, n_alt = 7
   Insn 1169: point = 1308, n_alt = 1
   Insn 1168: point = 1310, n_alt = 7
   Insn 1167: point = 1311, n_alt = 7
   Insn 1166: point = 1312, n_alt = 8
   Insn 1165: point = 1313, n_alt = 1
   Insn 1164: point = 1315, n_alt = 1
   Insn 1163: point = 1317, n_alt = 7
   Insn 1162: point = 1318, n_alt = 1
   Insn 1161: point = 1320, n_alt = 1
   Insn 1160: point = 1322, n_alt = 7
   Insn 1159: point = 1323, n_alt = 1
   Insn 1158: point = 1325, n_alt = 7
   Insn 1157: point = 1326, n_alt = 7
   Insn 1156: point = 1327, n_alt = 8
   Insn 1155: point = 1328, n_alt = 1
   Insn 1154: point = 1330, n_alt = 1
   Insn 1153: point = 1332, n_alt = 7
   Insn 1152: point = 1333, n_alt = 1
   Insn 1151: point = 1335, n_alt = 1
   Insn 1150: point = 1337, n_alt = 7
   Insn 1149: point = 1338, n_alt = 1
   Insn 1148: point = 1340, n_alt = 7
   Insn 1147: point = 1341, n_alt = 7
   Insn 1146: point = 1342, n_alt = 8
   Insn 1145: point = 1343, n_alt = 1
   Insn 1144: point = 1345, n_alt = 1
   Insn 1143: point = 1347, n_alt = 7
   Insn 1142: point = 1348, n_alt = 1
   Insn 1141: point = 1350, n_alt = 1
   Insn 1140: point = 1352, n_alt = 7
   Insn 1139: point = 1353, n_alt = 1
   Insn 1138: point = 1355, n_alt = 7
   Insn 1137: point = 1356, n_alt = 7
  BB 9
   Insn 1979: point = 1358, n_alt = -1
   Insn 1072: point = 1358, n_alt = 0
   Insn 1071: point = 1358, n_alt = 0
   Insn 1070: point = 1358, n_alt = 1
   Insn 1069: point = 1358, n_alt = -1
   Insn 1068: point = 1359, n_alt = -1
   Insn 1067: point = 1360, n_alt = -1
   Insn 1066: point = 1361, n_alt = -1
   Insn 1065: point = 1362, n_alt = -1
   Insn 1064: point = 1363, n_alt = -1
   Insn 1063: point = 1364, n_alt = 0
   Insn 1062: point = 1364, n_alt = 0
   Insn 1061: point = 1365, n_alt = 0
   Insn 1060: point = 1365, n_alt = 0
   Insn 1059: point = 1366, n_alt = 0
   Insn 1058: point = 1367, n_alt = 3
   Insn 1057: point = 1368, n_alt = 0
   Insn 1056: point = 1369, n_alt = 3
   Insn 1055: point = 1370, n_alt = 0
   Insn 1054: point = 1371, n_alt = 3
   Insn 1053: point = 1372, n_alt = 0
   Insn 1052: point = 1372, n_alt = 3
   Insn 1051: point = 1373, n_alt = 3
   Insn 1050: point = 1374, n_alt = 3
   Insn 1049: point = 1376, n_alt = 3
   Insn 1048: point = 1377, n_alt = 1
   Insn 1047: point = 1379, n_alt = 0
   Insn 1046: point = 1381, n_alt = 0
   Insn 1045: point = 1383, n_alt = 0
   Insn 1044: point = 1384, n_alt = 3
   Insn 1043: point = 1386, n_alt = 3
   Insn 1042: point = 1387, n_alt = 1
   Insn 1041: point = 1389, n_alt = 0
   Insn 1040: point = 1391, n_alt = 0
   Insn 1039: point = 1393, n_alt = 0
   Insn 1038: point = 1394, n_alt = 3
   Insn 1037: point = 1396, n_alt = 3
   Insn 1036: point = 1397, n_alt = 1
   Insn 1035: point = 1399, n_alt = 0
   Insn 1034: point = 1401, n_alt = 0
   Insn 1033: point = 1403, n_alt = 0
   Insn 1032: point = 1404, n_alt = 3
   Insn 1031: point = 1406, n_alt = 3
   Insn 1030: point = 1407, n_alt = 1
   Insn 1029: point = 1409, n_alt = 0
   Insn 1028: point = 1411, n_alt = 0
   Insn 1027: point = 1413, n_alt = 0
   Insn 1026: point = 1414, n_alt = 3
   Insn 1025: point = 1416, n_alt = 3
   Insn 1024: point = 1417, n_alt = 1
   Insn 1023: point = 1419, n_alt = 0
   Insn 1022: point = 1421, n_alt = 0
   Insn 1021: point = 1423, n_alt = 0
   Insn 1020: point = 1424, n_alt = 3
   Insn 1019: point = 1426, n_alt = 3
   Insn 1018: point = 1427, n_alt = 1
   Insn 1017: point = 1429, n_alt = 0
   Insn 1016: point = 1431, n_alt = 0
   Insn 1015: point = 1433, n_alt = 0
  BB 10
   Insn 1134: point = 1435, n_alt = 0
   Insn 1133: point = 1435, n_alt = 0
   Insn 1132: point = 1435, n_alt = 1
   Insn 1131: point = 1435, n_alt = -1
   Insn 1130: point = 1436, n_alt = -1
   Insn 1129: point = 1437, n_alt = -1
   Insn 1128: point = 1438, n_alt = -1
   Insn 1127: point = 1439, n_alt = -1
   Insn 1126: point = 1440, n_alt = -1
   Insn 1125: point = 1441, n_alt = 0
   Insn 1124: point = 1441, n_alt = 0
   Insn 1123: point = 1442, n_alt = 0
   Insn 1122: point = 1442, n_alt = 0
   Insn 1121: point = 1443, n_alt = 0
   Insn 1120: point = 1444, n_alt = 3
   Insn 1119: point = 1445, n_alt = 0
   Insn 1118: point = 1446, n_alt = 3
   Insn 1117: point = 1447, n_alt = 0
   Insn 1116: point = 1448, n_alt = 3
   Insn 1115: point = 1449, n_alt = 0
   Insn 1114: point = 1449, n_alt = 3
   Insn 1113: point = 1450, n_alt = 3
   Insn 1112: point = 1451, n_alt = 3
   Insn 1111: point = 1453, n_alt = 3
   Insn 1110: point = 1454, n_alt = 1
   Insn 1109: point = 1456, n_alt = 0
   Insn 1108: point = 1458, n_alt = 0
   Insn 1107: point = 1460, n_alt = 0
   Insn 1106: point = 1461, n_alt = 3
   Insn 1105: point = 1463, n_alt = 3
   Insn 1104: point = 1464, n_alt = 1
   Insn 1103: point = 1466, n_alt = 0
   Insn 1102: point = 1468, n_alt = 0
   Insn 1101: point = 1470, n_alt = 0
   Insn 1100: point = 1471, n_alt = 3
   Insn 1099: point = 1473, n_alt = 3
   Insn 1098: point = 1474, n_alt = 1
   Insn 1097: point = 1476, n_alt = 0
   Insn 1096: point = 1478, n_alt = 0
   Insn 1095: point = 1480, n_alt = 0
   Insn 1094: point = 1481, n_alt = 3
   Insn 1093: point = 1483, n_alt = 3
   Insn 1092: point = 1484, n_alt = 1
   Insn 1091: point = 1486, n_alt = 0
   Insn 1090: point = 1488, n_alt = 0
   Insn 1089: point = 1490, n_alt = 0
   Insn 1088: point = 1491, n_alt = 3
   Insn 1087: point = 1493, n_alt = 3
   Insn 1086: point = 1494, n_alt = 1
   Insn 1085: point = 1496, n_alt = 0
   Insn 1084: point = 1498, n_alt = 0
   Insn 1083: point = 1500, n_alt = 0
   Insn 1082: point = 1501, n_alt = 3
   Insn 1081: point = 1503, n_alt = 3
   Insn 1080: point = 1504, n_alt = 1
   Insn 1079: point = 1506, n_alt = 0
   Insn 1078: point = 1508, n_alt = 0
   Insn 1077: point = 1510, n_alt = 0
  BB 8
   Insn 1010: point = 1512, n_alt = -1
   Insn 1009: point = 1512, n_alt = 1
   Insn 1008: point = 1513, n_alt = 7
   Insn 1007: point = 1515, n_alt = 3
   Insn 1006: point = 1516, n_alt = 3
   Insn 1005: point = 1518, n_alt = 0
   Insn 1004: point = 1520, n_alt = 0
   Insn 1003: point = 1521, n_alt = 7
   Insn 1002: point = 1523, n_alt = 3
   Insn 1001: point = 1524, n_alt = 3
   Insn 1000: point = 1526, n_alt = 0
   Insn 999: point = 1528, n_alt = 0
   Insn 998: point = 1529, n_alt = 8
   Insn 997: point = 1530, n_alt = 1
   Insn 996: point = 1532, n_alt = 7
   Insn 995: point = 1533, n_alt = -1
   Insn 994: point = 1535, n_alt = 2
   Insn 993: point = 1537, n_alt = 7
   Insn 992: point = 1538, n_alt = 7
   Insn 991: point = 1539, n_alt = 8
   Insn 990: point = 1540, n_alt = 1
   Insn 989: point = 1542, n_alt = 7
   Insn 988: point = 1543, n_alt = -1
   Insn 987: point = 1545, n_alt = 2
   Insn 986: point = 1547, n_alt = 7
   Insn 985: point = 1548, n_alt = 7
   Insn 984: point = 1549, n_alt = 8
   Insn 983: point = 1550, n_alt = 1
   Insn 982: point = 1552, n_alt = 7
   Insn 981: point = 1553, n_alt = -1
   Insn 980: point = 1555, n_alt = 2
   Insn 979: point = 1557, n_alt = 7
   Insn 978: point = 1558, n_alt = 7
   Insn 977: point = 1559, n_alt = 8
   Insn 976: point = 1560, n_alt = 1
   Insn 975: point = 1562, n_alt = 7
   Insn 974: point = 1563, n_alt = -1
   Insn 973: point = 1565, n_alt = 2
   Insn 972: point = 1567, n_alt = 7
   Insn 971: point = 1568, n_alt = 7
   Insn 970: point = 1569, n_alt = 8
   Insn 969: point = 1570, n_alt = 1
   Insn 968: point = 1572, n_alt = 7
   Insn 967: point = 1573, n_alt = -1
   Insn 966: point = 1575, n_alt = 2
   Insn 965: point = 1577, n_alt = 7
   Insn 964: point = 1578, n_alt = 7
   Insn 963: point = 1579, n_alt = 8
   Insn 962: point = 1580, n_alt = 1
   Insn 961: point = 1582, n_alt = 7
   Insn 960: point = 1583, n_alt = -1
   Insn 959: point = 1585, n_alt = 2
   Insn 958: point = 1587, n_alt = 7
   Insn 957: point = 1588, n_alt = 7
   Insn 956: point = 1589, n_alt = 8
  BB 7
   Insn 953: point = 1591, n_alt = 7
  BB 6
   Insn 951: point = 1593, n_alt = -1
   Insn 950: point = 1593, n_alt = 0
   Insn 949: point = 1594, n_alt = 0
   Insn 948: point = 1596, n_alt = 0
   Insn 947: point = 1597, n_alt = 1
   Insn 946: point = 1597, n_alt = 0
   Insn 945: point = 1598, n_alt = 1
   Insn 944: point = 1599, n_alt = 7
   Insn 943: point = 1600, n_alt = 7
   Insn 942: point = 1601, n_alt = 8
   Insn 941: point = 1602, n_alt = 0
   Insn 940: point = 1603, n_alt = 8
   Insn 939: point = 1604, n_alt = 1
   Insn 938: point = 1606, n_alt = 7
   Insn 937: point = 1607, n_alt = 8
   Insn 936: point = 1608, n_alt = 1
   Insn 935: point = 1610, n_alt = 7
   Insn 934: point = 1611, n_alt = 8
   Insn 933: point = 1612, n_alt = 1
   Insn 932: point = 1614, n_alt = 7
   Insn 931: point = 1615, n_alt = 8
   Insn 930: point = 1616, n_alt = 1
   Insn 929: point = 1618, n_alt = 7
   Insn 928: point = 1619, n_alt = 8
   Insn 927: point = 1620, n_alt = 1
   Insn 926: point = 1622, n_alt = 7
   Insn 925: point = 1623, n_alt = 8
   Insn 924: point = 1624, n_alt = 1
   Insn 923: point = 1626, n_alt = 7
   Insn 922: point = 1627, n_alt = 8
   Insn 921: point = 1628, n_alt = 2
   Insn 920: point = 1630, n_alt = -1
   Insn 919: point = 1632, n_alt = 2
   Insn 918: point = 1634, n_alt = 7
   Insn 917: point = 1635, n_alt = 1
   Insn 916: point = 1637, n_alt = 7
   Insn 915: point = 1638, n_alt = 7
   Insn 914: point = 1639, n_alt = 8
   Insn 2023: point = 1640, n_alt = -1
   Insn 913: point = 1642, n_alt = 2
   Insn 2022: point = 1643, n_alt = -1
   Insn 912: point = 1645, n_alt = 7
   Insn 911: point = 1646, n_alt = 0
   Insn 910: point = 1648, n_alt = 2
   Insn 909: point = 1650, n_alt = 7
  BB 5
   Insn 906: point = 1652, n_alt = 8
   Insn 905: point = 1653, n_alt = 7
   Insn 904: point = 1654, n_alt = 8
   Insn 903: point = 1655, n_alt = 7
   Insn 902: point = 1656, n_alt = 8
   Insn 901: point = 1657, n_alt = 7
   Insn 900: point = 1658, n_alt = 8
   Insn 899: point = 1659, n_alt = 7
   Insn 898: point = 1660, n_alt = 8
   Insn 897: point = 1661, n_alt = 7
   Insn 896: point = 1662, n_alt = 8
   Insn 895: point = 1663, n_alt = 7
   Insn 894: point = 1664, n_alt = 8
   Insn 893: point = 1665, n_alt = 7
  BB 4
   Insn 888: point = 1667, n_alt = -1
   Insn 887: point = 1667, n_alt = 1
   Insn 886: point = 1668, n_alt = 7
   Insn 885: point = 1669, n_alt = 7
   Insn 884: point = 1670, n_alt = 8
   Insn 2021: point = 1671, n_alt = -1
   Insn 883: point = 1673, n_alt = 2
   Insn 2020: point = 1674, n_alt = -1
   Insn 882: point = 1676, n_alt = 7
   Insn 881: point = 1677, n_alt = 1
   Insn 880: point = 1679, n_alt = 7
   Insn 879: point = 1681, n_alt = 3
   Insn 878: point = 1682, n_alt = 8
   Insn 2019: point = 1683, n_alt = -1
   Insn 877: point = 1685, n_alt = 2
   Insn 2018: point = 1686, n_alt = -1
   Insn 876: point = 1688, n_alt = 7
   Insn 875: point = 1689, n_alt = 1
   Insn 874: point = 1691, n_alt = 7
   Insn 873: point = 1693, n_alt = 3
   Insn 872: point = 1694, n_alt = 8
   Insn 2017: point = 1695, n_alt = -1
   Insn 871: point = 1697, n_alt = 2
   Insn 2016: point = 1698, n_alt = -1
   Insn 870: point = 1700, n_alt = 7
   Insn 869: point = 1701, n_alt = 1
   Insn 868: point = 1703, n_alt = 7
   Insn 867: point = 1705, n_alt = 3
   Insn 866: point = 1706, n_alt = 8
   Insn 2015: point = 1707, n_alt = -1
   Insn 865: point = 1709, n_alt = 2
   Insn 2014: point = 1710, n_alt = -1
   Insn 864: point = 1712, n_alt = 7
   Insn 863: point = 1713, n_alt = 1
   Insn 862: point = 1715, n_alt = 7
   Insn 861: point = 1717, n_alt = 3
   Insn 860: point = 1718, n_alt = 8
   Insn 2013: point = 1719, n_alt = -1
   Insn 859: point = 1721, n_alt = 2
   Insn 2012: point = 1722, n_alt = -1
   Insn 858: point = 1724, n_alt = 7
   Insn 857: point = 1725, n_alt = 1
   Insn 856: point = 1727, n_alt = 7
   Insn 855: point = 1729, n_alt = 3
   Insn 854: point = 1730, n_alt = 8
   Insn 2011: point = 1731, n_alt = -1
   Insn 853: point = 1733, n_alt = 2
   Insn 2010: point = 1734, n_alt = -1
   Insn 852: point = 1736, n_alt = 7
   Insn 851: point = 1737, n_alt = 1
   Insn 850: point = 1739, n_alt = 7
   Insn 849: point = 1741, n_alt = 3
   Insn 848: point = 1742, n_alt = 8
   Insn 2009: point = 1743, n_alt = -1
   Insn 847: point = 1745, n_alt = 2
   Insn 2008: point = 1746, n_alt = -1
   Insn 846: point = 1748, n_alt = 7
   Insn 845: point = 1749, n_alt = 1
   Insn 844: point = 1751, n_alt = 7
   Insn 843: point = 1753, n_alt = 3
   Insn 842: point = 1754, n_alt = 8
   Insn 841: point = 1755, n_alt = 2
   Insn 840: point = 1757, n_alt = 7
   Insn 839: point = 1759, n_alt = 3
   Insn 838: point = 1760, n_alt = 1
   Insn 837: point = 1762, n_alt = 1
   Insn 836: point = 1764, n_alt = 7
   Insn 835: point = 1766, n_alt = 3
   Insn 834: point = 1767, n_alt = 3
   Insn 833: point = 1769, n_alt = 0
   Insn 832: point = 1771, n_alt = 0
   Insn 831: point = 1772, n_alt = 7
   Insn 830: point = 1774, n_alt = 3
   Insn 829: point = 1775, n_alt = 8
   Insn 828: point = 1776, n_alt = 2
   Insn 827: point = 1778, n_alt = 7
   Insn 826: point = 1780, n_alt = 3
   Insn 825: point = 1781, n_alt = 1
   Insn 824: point = 1783, n_alt = 1
   Insn 823: point = 1785, n_alt = 7
   Insn 822: point = 1787, n_alt = 3
   Insn 821: point = 1788, n_alt = 3
   Insn 820: point = 1790, n_alt = 0
   Insn 819: point = 1792, n_alt = 0
   Insn 818: point = 1793, n_alt = 7
   Insn 817: point = 1795, n_alt = 3
   Insn 816: point = 1796, n_alt = 8
   Insn 815: point = 1797, n_alt = 1
   Insn 814: point = 1799, n_alt = 2
   Insn 813: point = 1801, n_alt = 7
   Insn 812: point = 1803, n_alt = 3
   Insn 811: point = 1804, n_alt = 1
   Insn 810: point = 1806, n_alt = 7
   Insn 809: point = 1808, n_alt = 3
   Insn 2007: point = 1809, n_alt = -1
   Insn 808: point = 1811, n_alt = 2
   Insn 2006: point = 1812, n_alt = -1
   Insn 807: point = 1814, n_alt = 7
   Insn 806: point = 1816, n_alt = 3
   Insn 805: point = 1817, n_alt = 1
   Insn 804: point = 1819, n_alt = 1
   Insn 803: point = 1821, n_alt = 7
   Insn 802: point = 1823, n_alt = 3
   Insn 801: point = 1824, n_alt = 3
   Insn 800: point = 1826, n_alt = 0
   Insn 799: point = 1828, n_alt = 0
   Insn 798: point = 1829, n_alt = 7
   Insn 797: point = 1831, n_alt = 3
   Insn 796: point = 1832, n_alt = 8
   Insn 795: point = 1833, n_alt = 2
   Insn 794: point = 1835, n_alt = 7
   Insn 793: point = 1837, n_alt = 3
   Insn 792: point = 1838, n_alt = 1
   Insn 791: point = 1840, n_alt = 1
   Insn 790: point = 1842, n_alt = 7
   Insn 789: point = 1844, n_alt = 3
   Insn 788: point = 1845, n_alt = 3
   Insn 787: point = 1847, n_alt = 0
   Insn 786: point = 1849, n_alt = 0
   Insn 785: point = 1850, n_alt = 7
   Insn 784: point = 1852, n_alt = 3
   Insn 783: point = 1853, n_alt = 8
   Insn 782: point = 1854, n_alt = 2
   Insn 781: point = 1856, n_alt = 7
   Insn 780: point = 1858, n_alt = 3
   Insn 779: point = 1859, n_alt = 1
   Insn 778: point = 1861, n_alt = 1
   Insn 777: point = 1863, n_alt = 7
   Insn 776: point = 1865, n_alt = 3
   Insn 775: point = 1866, n_alt = 3
   Insn 774: point = 1868, n_alt = 0
   Insn 773: point = 1870, n_alt = 0
   Insn 772: point = 1871, n_alt = 7
   Insn 771: point = 1873, n_alt = 3
   Insn 770: point = 1874, n_alt = 8
   Insn 769: point = 1875, n_alt = 2
   Insn 768: point = 1877, n_alt = 7
   Insn 767: point = 1879, n_alt = 3
   Insn 766: point = 1880, n_alt = 1
   Insn 765: point = 1882, n_alt = 1
   Insn 764: point = 1884, n_alt = 7
   Insn 763: point = 1886, n_alt = 3
   Insn 762: point = 1887, n_alt = 3
   Insn 761: point = 1889, n_alt = 0
   Insn 760: point = 1891, n_alt = 0
   Insn 759: point = 1892, n_alt = 7
   Insn 758: point = 1894, n_alt = 3
   Insn 757: point = 1895, n_alt = 8
   Insn 756: point = 1896, n_alt = 2
   Insn 755: point = 1898, n_alt = 7
   Insn 754: point = 1900, n_alt = 3
   Insn 753: point = 1901, n_alt = 1
   Insn 752: point = 1903, n_alt = 1
   Insn 751: point = 1905, n_alt = 7
   Insn 750: point = 1907, n_alt = 3
   Insn 749: point = 1908, n_alt = 3
   Insn 748: point = 1910, n_alt = 0
   Insn 747: point = 1912, n_alt = 0
   Insn 746: point = 1913, n_alt = 7
   Insn 745: point = 1915, n_alt = 3
   Insn 744: point = 1916, n_alt = 8
   Insn 743: point = 1917, n_alt = 2
   Insn 742: point = 1919, n_alt = 1
   Insn 741: point = 1921, n_alt = 7
   Insn 740: point = 1922, n_alt = 7
   Insn 739: point = 1923, n_alt = 8
   Insn 738: point = 1924, n_alt = 2
   Insn 737: point = 1926, n_alt = 1
   Insn 736: point = 1928, n_alt = 7
   Insn 735: point = 1929, n_alt = 7
   Insn 734: point = 1930, n_alt = 8
   Insn 733: point = 1931, n_alt = 2
   Insn 732: point = 1933, n_alt = 1
   Insn 731: point = 1935, n_alt = 7
   Insn 730: point = 1936, n_alt = 7
   Insn 729: point = 1937, n_alt = 8
   Insn 728: point = 1938, n_alt = 2
   Insn 727: point = 1940, n_alt = 1
   Insn 726: point = 1942, n_alt = 7
   Insn 725: point = 1943, n_alt = 7
   Insn 724: point = 1944, n_alt = 8
   Insn 723: point = 1945, n_alt = 2
   Insn 722: point = 1947, n_alt = 1
   Insn 721: point = 1949, n_alt = 7
   Insn 720: point = 1950, n_alt = 7
   Insn 719: point = 1951, n_alt = 8
   Insn 718: point = 1952, n_alt = 2
   Insn 717: point = 1954, n_alt = 1
   Insn 716: point = 1956, n_alt = 7
   Insn 715: point = 1957, n_alt = 7
   Insn 714: point = 1958, n_alt = 8
   Insn 713: point = 1959, n_alt = 0
   Insn 712: point = 1960, n_alt = 8
   Insn 711: point = 1961, n_alt = 1
   Insn 710: point = 1963, n_alt = 1
   Insn 709: point = 1965, n_alt = 1
   Insn 708: point = 1967, n_alt = 7
   Insn 2005: point = 1968, n_alt = -1
   Insn 707: point = 1970, n_alt = 1
   Insn 2004: point = 1970, n_alt = -1
   Insn 706: point = 1972, n_alt = 1
   Insn 705: point = 1974, n_alt = 7
   Insn 704: point = 1975, n_alt = 8
   Insn 703: point = 1976, n_alt = 1
   Insn 702: point = 1978, n_alt = 1
   Insn 701: point = 1980, n_alt = 1
   Insn 700: point = 1982, n_alt = 7
   Insn 2003: point = 1983, n_alt = -1
   Insn 699: point = 1985, n_alt = 1
   Insn 2002: point = 1985, n_alt = -1
   Insn 698: point = 1987, n_alt = 1
   Insn 697: point = 1989, n_alt = 7
   Insn 696: point = 1990, n_alt = 8
   Insn 695: point = 1991, n_alt = 1
   Insn 694: point = 1993, n_alt = 1
   Insn 693: point = 1995, n_alt = 1
   Insn 692: point = 1997, n_alt = 7
   Insn 2001: point = 1998, n_alt = -1
   Insn 691: point = 2000, n_alt = 1
   Insn 2000: point = 2000, n_alt = -1
   Insn 690: point = 2002, n_alt = 1
   Insn 689: point = 2004, n_alt = 7
   Insn 688: point = 2005, n_alt = 8
   Insn 687: point = 2006, n_alt = 1
   Insn 686: point = 2008, n_alt = 1
   Insn 685: point = 2010, n_alt = 1
   Insn 684: point = 2012, n_alt = 7
   Insn 1999: point = 2013, n_alt = -1
   Insn 683: point = 2015, n_alt = 1
   Insn 1998: point = 2015, n_alt = -1
   Insn 682: point = 2017, n_alt = 1
   Insn 681: point = 2019, n_alt = 7
   Insn 680: point = 2020, n_alt = 8
   Insn 679: point = 2021, n_alt = 1
   Insn 678: point = 2023, n_alt = 1
   Insn 677: point = 2025, n_alt = 1
   Insn 676: point = 2027, n_alt = 7
   Insn 1997: point = 2028, n_alt = -1
   Insn 675: point = 2030, n_alt = 1
   Insn 1996: point = 2030, n_alt = -1
   Insn 674: point = 2032, n_alt = 1
   Insn 673: point = 2034, n_alt = 7
   Insn 672: point = 2035, n_alt = 8
   Insn 671: point = 2036, n_alt = 1
   Insn 670: point = 2038, n_alt = 1
   Insn 669: point = 2040, n_alt = 1
   Insn 668: point = 2042, n_alt = 7
   Insn 1995: point = 2043, n_alt = -1
   Insn 667: point = 2045, n_alt = 1
   Insn 1994: point = 2045, n_alt = -1
   Insn 666: point = 2047, n_alt = 1
   Insn 665: point = 2049, n_alt = 7
   Insn 664: point = 2050, n_alt = 8
   Insn 663: point = 2051, n_alt = 1
   Insn 662: point = 2053, n_alt = 1
   Insn 661: point = 2055, n_alt = 7
   Insn 1993: point = 2056, n_alt = -1
   Insn 660: point = 2058, n_alt = 1
   Insn 1992: point = 2059, n_alt = -1
   Insn 659: point = 2060, n_alt = 7
   Insn 658: point = 2061, n_alt = 8
   Insn 657: point = 2062, n_alt = 2
   Insn 656: point = 2064, n_alt = 7
   Insn 655: point = 2065, n_alt = 8
   Insn 654: point = 2066, n_alt = 1
   Insn 653: point = 2068, n_alt = 2
   Insn 652: point = 2069, n_alt = 7
   Insn 651: point = 2070, n_alt = 8
   Insn 650: point = 2071, n_alt = 1
   Insn 649: point = 2073, n_alt = 2
   Insn 648: point = 2074, n_alt = 7
   Insn 647: point = 2075, n_alt = 8
   Insn 646: point = 2076, n_alt = 1
   Insn 645: point = 2078, n_alt = 2
   Insn 644: point = 2079, n_alt = 7
   Insn 643: point = 2080, n_alt = 8
   Insn 642: point = 2081, n_alt = 2
   Insn 641: point = 2083, n_alt = 7
   Insn 640: point = 2084, n_alt = 7
   Insn 639: point = 2085, n_alt = 8
   Insn 638: point = 2086, n_alt = 1
   Insn 637: point = 2088, n_alt = 2
   Insn 636: point = 2089, n_alt = 7
   Insn 635: point = 2090, n_alt = 8
   Insn 634: point = 2091, n_alt = 2
   Insn 633: point = 2093, n_alt = 7
   Insn 632: point = 2094, n_alt = 7
   Insn 631: point = 2096, n_alt = 3
   Insn 630: point = 2097, n_alt = 3
   Insn 629: point = 2099, n_alt = 0
   Insn 628: point = 2101, n_alt = 0
   Insn 627: point = 2102, n_alt = 8
   Insn 626: point = 2103, n_alt = 7
   Insn 625: point = 2104, n_alt = 8
   Insn 624: point = 2105, n_alt = 1
   Insn 623: point = 2107, n_alt = 7
   Insn 622: point = 2108, n_alt = 8
   Insn 621: point = 2109, n_alt = 7
   Insn 620: point = 2110, n_alt = 8
   Insn 619: point = 2111, n_alt = 7
   Insn 618: point = 2112, n_alt = 8
   Insn 617: point = 2113, n_alt = 7
   Insn 616: point = 2114, n_alt = 8
   Insn 615: point = 2115, n_alt = 1
   Insn 614: point = 2117, n_alt = 7
   Insn 613: point = 2118, n_alt = 7
   Insn 612: point = 2119, n_alt = 8
   Insn 611: point = 2120, n_alt = 1
   Insn 610: point = 2122, n_alt = 7
   Insn 609: point = 2124, n_alt = 3
   Insn 608: point = 2125, n_alt = 3
   Insn 607: point = 2127, n_alt = 0
   Insn 606: point = 2129, n_alt = 0
   Insn 605: point = 2130, n_alt = 8
   Insn 604: point = 2131, n_alt = 1
   Insn 603: point = 2133, n_alt = 7
   Insn 602: point = 2134, n_alt = -1
   Insn 601: point = 2136, n_alt = 2
   Insn 600: point = 2138, n_alt = 7
   Insn 599: point = 2139, n_alt = 8
   Insn 598: point = 2140, n_alt = 1
   Insn 597: point = 2142, n_alt = 7
   Insn 596: point = 2143, n_alt = -1
   Insn 595: point = 2145, n_alt = 2
   Insn 594: point = 2147, n_alt = 7
   Insn 593: point = 2148, n_alt = 8
   Insn 592: point = 2149, n_alt = 0
   Insn 591: point = 2151, n_alt = 1
   Insn 590: point = 2153, n_alt = 1
   Insn 589: point = 2155, n_alt = 7
   Insn 1991: point = 2156, n_alt = -1
   Insn 588: point = 2158, n_alt = 1
   Insn 1990: point = 2159, n_alt = -1
   Insn 587: point = 2160, n_alt = 7
   Insn 586: point = 2161, n_alt = 8
   Insn 585: point = 2162, n_alt = 7
   Insn 584: point = 2163, n_alt = 8
   Insn 583: point = 2164, n_alt = 7
   Insn 582: point = 2166, n_alt = 3
   Insn 581: point = 2167, n_alt = 3
   Insn 580: point = 2169, n_alt = 0
   Insn 579: point = 2171, n_alt = 0
   Insn 578: point = 2172, n_alt = 8
   Insn 577: point = 2173, n_alt = 2
   Insn 576: point = 2175, n_alt = 1
   Insn 575: point = 2177, n_alt = 7
   Insn 574: point = 2179, n_alt = 3
   Insn 573: point = 2180, n_alt = 3
   Insn 572: point = 2182, n_alt = 0
   Insn 571: point = 2184, n_alt = 0
   Insn 570: point = 2185, n_alt = 7
   Insn 569: point = 2187, n_alt = 3
   Insn 568: point = 2188, n_alt = 8
   Insn 567: point = 2189, n_alt = 7
   Insn 566: point = 2190, n_alt = 8
   Insn 565: point = 2191, n_alt = 7
   Insn 564: point = 2192, n_alt = 8
   Insn 563: point = 2193, n_alt = 1
   Insn 562: point = 2195, n_alt = 7
   Insn 561: point = 2196, n_alt = 7
   Insn 560: point = 2198, n_alt = 3
   Insn 559: point = 2199, n_alt = 8
   Insn 558: point = 2200, n_alt = 7
   Insn 557: point = 2201, n_alt = 8
   Insn 556: point = 2202, n_alt = 7
   Insn 555: point = 2203, n_alt = 8
   Insn 554: point = 2204, n_alt = 7
   Insn 553: point = 2205, n_alt = 8
   Insn 552: point = 2206, n_alt = 7
   Insn 551: point = 2207, n_alt = 8
   Insn 550: point = 2208, n_alt = 7
   Insn 549: point = 2209, n_alt = 8
   Insn 548: point = 2210, n_alt = 7
   Insn 547: point = 2211, n_alt = 8
   Insn 546: point = 2212, n_alt = 7
   Insn 545: point = 2213, n_alt = 8
   Insn 544: point = 2214, n_alt = 7
   Insn 543: point = 2215, n_alt = 8
   Insn 542: point = 2216, n_alt = 7
   Insn 541: point = 2217, n_alt = 8
   Insn 540: point = 2218, n_alt = 7
   Insn 539: point = 2219, n_alt = 0
   Insn 538: point = 2219, n_alt = 0
   Insn 537: point = 2219, n_alt = 1
   Insn 536: point = 2219, n_alt = -1
   Insn 535: point = 2220, n_alt = -1
   Insn 534: point = 2221, n_alt = -1
   Insn 533: point = 2222, n_alt = -1
   Insn 532: point = 2223, n_alt = -1
   Insn 531: point = 2224, n_alt = -1
   Insn 530: point = 2225, n_alt = 0
   Insn 529: point = 2225, n_alt = 0
   Insn 528: point = 2225, n_alt = 0
   Insn 527: point = 2226, n_alt = 0
   Insn 526: point = 2227, n_alt = 0
   Insn 525: point = 2228, n_alt = 0
   Insn 524: point = 2229, n_alt = 0
   Insn 523: point = 2230, n_alt = 0
   Insn 522: point = 2231, n_alt = 3
   Insn 521: point = 2232, n_alt = 0
   Insn 520: point = 2233, n_alt = 3
   Insn 519: point = 2234, n_alt = 0
   Insn 518: point = 2235, n_alt = 3
   Insn 517: point = 2236, n_alt = 0
   Insn 516: point = 2237, n_alt = 3
   Insn 515: point = 2238, n_alt = 0
   Insn 514: point = 2239, n_alt = 3
   Insn 513: point = 2240, n_alt = 0
   Insn 512: point = 2241, n_alt = 0
   Insn 511: point = 2242, n_alt = 3
   Insn 510: point = 2243, n_alt = 0
   Insn 509: point = 2244, n_alt = 3
   Insn 508: point = 2245, n_alt = 0
   Insn 507: point = 2246, n_alt = 3
   Insn 506: point = 2247, n_alt = 0
   Insn 505: point = 2248, n_alt = 3
   Insn 504: point = 2249, n_alt = 0
   Insn 503: point = 2250, n_alt = 0
   Insn 502: point = 2251, n_alt = 3
   Insn 501: point = 2252, n_alt = 0
   Insn 500: point = 2253, n_alt = 3
   Insn 499: point = 2254, n_alt = 0
   Insn 498: point = 2255, n_alt = 3
   Insn 497: point = 2256, n_alt = 0
   Insn 496: point = 2257, n_alt = 3
   Insn 495: point = 2258, n_alt = 0
   Insn 494: point = 2259, n_alt = 0
   Insn 493: point = 2260, n_alt = 3
   Insn 492: point = 2261, n_alt = 0
   Insn 491: point = 2262, n_alt = 3
   Insn 490: point = 2263, n_alt = 0
   Insn 489: point = 2264, n_alt = 3
   Insn 488: point = 2265, n_alt = 0
   Insn 487: point = 2266, n_alt = 3
   Insn 486: point = 2267, n_alt = 0
   Insn 485: point = 2268, n_alt = 0
   Insn 484: point = 2269, n_alt = 3
   Insn 483: point = 2270, n_alt = 0
   Insn 482: point = 2270, n_alt = 3
   Insn 481: point = 2271, n_alt = 3
   Insn 480: point = 2272, n_alt = 3
   Insn 479: point = 2273, n_alt = 3
   Insn 478: point = 2274, n_alt = 3
   Insn 477: point = 2276, n_alt = 3
   Insn 476: point = 2277, n_alt = 1
   Insn 475: point = 2279, n_alt = 0
   Insn 474: point = 2281, n_alt = 0
   Insn 473: point = 2283, n_alt = 0
   Insn 472: point = 2284, n_alt = 3
   Insn 471: point = 2286, n_alt = 3
   Insn 470: point = 2287, n_alt = 1
   Insn 469: point = 2289, n_alt = 0
   Insn 468: point = 2291, n_alt = 0
   Insn 467: point = 2293, n_alt = 0
   Insn 466: point = 2294, n_alt = 3
   Insn 465: point = 2296, n_alt = 3
   Insn 464: point = 2297, n_alt = 1
   Insn 463: point = 2299, n_alt = 0
   Insn 462: point = 2301, n_alt = 0
   Insn 461: point = 2303, n_alt = 0
   Insn 460: point = 2304, n_alt = 3
   Insn 459: point = 2306, n_alt = 3
   Insn 458: point = 2307, n_alt = 1
   Insn 457: point = 2309, n_alt = 0
   Insn 456: point = 2311, n_alt = 0
   Insn 455: point = 2313, n_alt = 0
   Insn 454: point = 2314, n_alt = 3
   Insn 453: point = 2316, n_alt = 3
   Insn 452: point = 2317, n_alt = 1
   Insn 451: point = 2319, n_alt = 0
   Insn 450: point = 2321, n_alt = 0
   Insn 449: point = 2323, n_alt = 0
   Insn 448: point = 2324, n_alt = 3
   Insn 447: point = 2326, n_alt = 3
   Insn 446: point = 2327, n_alt = 1
   Insn 445: point = 2329, n_alt = 0
   Insn 444: point = 2331, n_alt = 0
   Insn 443: point = 2333, n_alt = 0
   Insn 1989: point = 2334, n_alt = 5
   Insn 442: point = 2336, n_alt = 3
   Insn 441: point = 2338, n_alt = 3
   Insn 440: point = 2339, n_alt = 1
   Insn 439: point = 2341, n_alt = 0
   Insn 438: point = 2343, n_alt = 0
   Insn 437: point = 2345, n_alt = 0
   Insn 1988: point = 2346, n_alt = 5
   Insn 436: point = 2348, n_alt = 3
   Insn 435: point = 2350, n_alt = 3
   Insn 434: point = 2351, n_alt = 1
   Insn 433: point = 2353, n_alt = 0
   Insn 432: point = 2355, n_alt = 0
   Insn 431: point = 2357, n_alt = 0
   Insn 1987: point = 2358, n_alt = 5
   Insn 430: point = 2360, n_alt = 3
   Insn 429: point = 2362, n_alt = 3
   Insn 428: point = 2363, n_alt = 1
   Insn 427: point = 2365, n_alt = 0
   Insn 426: point = 2367, n_alt = 0
   Insn 425: point = 2369, n_alt = 0
   Insn 424: point = 2370, n_alt = 3
   Insn 423: point = 2372, n_alt = 3
   Insn 422: point = 2373, n_alt = 1
   Insn 421: point = 2375, n_alt = 0
   Insn 420: point = 2377, n_alt = 0
   Insn 419: point = 2379, n_alt = 0
   Insn 418: point = 2380, n_alt = 3
   Insn 417: point = 2382, n_alt = 3
   Insn 416: point = 2383, n_alt = 1
   Insn 415: point = 2385, n_alt = 0
   Insn 414: point = 2387, n_alt = 0
   Insn 413: point = 2389, n_alt = 0
   Insn 412: point = 2390, n_alt = 8
   Insn 411: point = 2391, n_alt = 1
   Insn 410: point = 2393, n_alt = 7
   Insn 409: point = 2395, n_alt = 3
   Insn 408: point = 2396, n_alt = 7
   Insn 407: point = 2398, n_alt = 3
   Insn 406: point = 2399, n_alt = 3
   Insn 405: point = 2401, n_alt = 0
   Insn 404: point = 2403, n_alt = 0
  BB 2
   Insn 397: point = 2405, n_alt = 1
   Insn 396: point = 2405, n_alt = 0
   Insn 395: point = 2407, n_alt = 3
   Insn 394: point = 2408, n_alt = 8
   Insn 393: point = 2409, n_alt = 7
   Insn 392: point = 2410, n_alt = 3
   Insn 391: point = 2411, n_alt = 8
   Insn 390: point = 2412, n_alt = 7
   Insn 389: point = 2413, n_alt = 3
   Insn 388: point = 2414, n_alt = 8
   Insn 387: point = 2415, n_alt = 7
   Insn 386: point = 2416, n_alt = 3
   Insn 385: point = 2417, n_alt = 8
   Insn 384: point = 2418, n_alt = 7
   Insn 383: point = 2419, n_alt = 3
   Insn 382: point = 2420, n_alt = 8
   Insn 381: point = 2421, n_alt = 7
   Insn 380: point = 2422, n_alt = 3
   Insn 379: point = 2423, n_alt = 8
   Insn 378: point = 2424, n_alt = 7
   Insn 377: point = 2425, n_alt = 3
   Insn 376: point = 2426, n_alt = 8
   Insn 375: point = 2427, n_alt = 7
   Insn 374: point = 2428, n_alt = 3
   Insn 373: point = 2429, n_alt = 8
   Insn 372: point = 2430, n_alt = 7
   Insn 371: point = 2431, n_alt = 3
   Insn 367: point = 2432, n_alt = 5
   Insn 366: point = 2433, n_alt = 5
   Insn 365: point = 2434, n_alt = -1
   Insn 363: point = 2436, n_alt = 1
   Insn 361: point = 2438, n_alt = 0
   Insn 362: point = 2438, n_alt = 2
   Insn 360: point = 2439, n_alt = 3
   Insn 359: point = 2440, n_alt = 5
   Insn 358: point = 2441, n_alt = 0
   Insn 357: point = 2443, n_alt = 0
   Insn 356: point = 2445, n_alt = 3
   Insn 352: point = 2446, n_alt = 5
   Insn 351: point = 2447, n_alt = 5
   Insn 350: point = 2448, n_alt = -1
   Insn 348: point = 2450, n_alt = 1
   Insn 346: point = 2452, n_alt = 0
   Insn 347: point = 2452, n_alt = 2
   Insn 345: point = 2453, n_alt = 3
   Insn 344: point = 2454, n_alt = 5
   Insn 343: point = 2455, n_alt = 0
   Insn 342: point = 2457, n_alt = 0
   Insn 341: point = 2459, n_alt = 3
   Insn 337: point = 2460, n_alt = 5
   Insn 336: point = 2461, n_alt = 5
   Insn 335: point = 2462, n_alt = -1
   Insn 333: point = 2464, n_alt = 1
   Insn 331: point = 2466, n_alt = 0
   Insn 332: point = 2466, n_alt = 2
   Insn 330: point = 2467, n_alt = 3
   Insn 329: point = 2468, n_alt = 5
   Insn 328: point = 2469, n_alt = 0
   Insn 327: point = 2471, n_alt = 0
   Insn 326: point = 2473, n_alt = 3
   Insn 322: point = 2474, n_alt = 5
   Insn 321: point = 2475, n_alt = 5
   Insn 320: point = 2476, n_alt = -1
   Insn 318: point = 2478, n_alt = 1
   Insn 316: point = 2480, n_alt = 0
   Insn 317: point = 2480, n_alt = 2
   Insn 315: point = 2481, n_alt = 3
   Insn 314: point = 2482, n_alt = 5
   Insn 313: point = 2483, n_alt = 0
   Insn 312: point = 2485, n_alt = 0
   Insn 311: point = 2487, n_alt = 3
   Insn 307: point = 2488, n_alt = 5
   Insn 306: point = 2489, n_alt = 5
   Insn 305: point = 2490, n_alt = -1
   Insn 303: point = 2492, n_alt = 1
   Insn 301: point = 2494, n_alt = 0
   Insn 302: point = 2494, n_alt = 2
   Insn 300: point = 2495, n_alt = 3
   Insn 299: point = 2496, n_alt = 5
   Insn 298: point = 2497, n_alt = 0
   Insn 297: point = 2499, n_alt = 0
   Insn 296: point = 2501, n_alt = 3
   Insn 292: point = 2502, n_alt = 5
   Insn 291: point = 2503, n_alt = 5
   Insn 290: point = 2504, n_alt = -1
   Insn 288: point = 2506, n_alt = 1
   Insn 286: point = 2508, n_alt = 0
   Insn 287: point = 2508, n_alt = 2
   Insn 285: point = 2509, n_alt = 3
   Insn 284: point = 2510, n_alt = 5
   Insn 283: point = 2511, n_alt = 0
   Insn 282: point = 2513, n_alt = 0
   Insn 281: point = 2515, n_alt = 3
   Insn 277: point = 2516, n_alt = 5
   Insn 276: point = 2517, n_alt = 5
   Insn 275: point = 2518, n_alt = -1
   Insn 273: point = 2520, n_alt = 1
   Insn 271: point = 2522, n_alt = 0
   Insn 272: point = 2522, n_alt = 2
   Insn 270: point = 2523, n_alt = 3
   Insn 269: point = 2524, n_alt = 5
   Insn 268: point = 2525, n_alt = 0
   Insn 267: point = 2527, n_alt = 0
   Insn 266: point = 2529, n_alt = 3
   Insn 262: point = 2530, n_alt = 5
   Insn 261: point = 2531, n_alt = 5
   Insn 260: point = 2532, n_alt = -1
   Insn 258: point = 2534, n_alt = 1
   Insn 256: point = 2536, n_alt = 0
   Insn 257: point = 2536, n_alt = 2
   Insn 255: point = 2537, n_alt = 3
   Insn 254: point = 2538, n_alt = 5
   Insn 253: point = 2539, n_alt = 0
   Insn 252: point = 2541, n_alt = 0
   Insn 251: point = 2543, n_alt = 3
   Insn 247: point = 2544, n_alt = 5
   Insn 246: point = 2545, n_alt = 5
   Insn 245: point = 2546, n_alt = -1
   Insn 243: point = 2548, n_alt = 1
   Insn 241: point = 2550, n_alt = 0
   Insn 242: point = 2550, n_alt = 2
   Insn 240: point = 2551, n_alt = 3
   Insn 239: point = 2552, n_alt = 5
   Insn 238: point = 2553, n_alt = 0
   Insn 237: point = 2555, n_alt = 0
   Insn 236: point = 2557, n_alt = 3
   Insn 232: point = 2558, n_alt = 5
   Insn 231: point = 2559, n_alt = 5
   Insn 230: point = 2560, n_alt = -1
   Insn 228: point = 2562, n_alt = 1
   Insn 226: point = 2564, n_alt = 0
   Insn 227: point = 2564, n_alt = 2
   Insn 225: point = 2565, n_alt = 3
   Insn 224: point = 2566, n_alt = 5
   Insn 223: point = 2567, n_alt = 0
   Insn 222: point = 2569, n_alt = 0
   Insn 221: point = 2571, n_alt = 3
   Insn 217: point = 2572, n_alt = 5
   Insn 216: point = 2573, n_alt = 5
   Insn 215: point = 2574, n_alt = -1
   Insn 213: point = 2576, n_alt = 1
   Insn 211: point = 2578, n_alt = 0
   Insn 212: point = 2578, n_alt = 2
   Insn 210: point = 2579, n_alt = 3
   Insn 209: point = 2580, n_alt = 5
   Insn 208: point = 2581, n_alt = 0
   Insn 207: point = 2583, n_alt = 0
   Insn 206: point = 2585, n_alt = 3
   Insn 202: point = 2586, n_alt = 5
   Insn 201: point = 2587, n_alt = 5
   Insn 200: point = 2588, n_alt = -1
   Insn 198: point = 2590, n_alt = 1
   Insn 196: point = 2592, n_alt = 0
   Insn 197: point = 2592, n_alt = 2
   Insn 195: point = 2593, n_alt = 3
   Insn 194: point = 2594, n_alt = 5
   Insn 193: point = 2595, n_alt = 0
   Insn 192: point = 2597, n_alt = 0
   Insn 191: point = 2599, n_alt = 3
   Insn 187: point = 2600, n_alt = 5
   Insn 186: point = 2601, n_alt = 5
   Insn 185: point = 2602, n_alt = -1
   Insn 183: point = 2604, n_alt = 1
   Insn 181: point = 2606, n_alt = 0
   Insn 182: point = 2606, n_alt = 2
   Insn 180: point = 2607, n_alt = 3
   Insn 179: point = 2608, n_alt = 5
   Insn 178: point = 2609, n_alt = 0
   Insn 177: point = 2611, n_alt = 0
   Insn 176: point = 2613, n_alt = 3
   Insn 172: point = 2614, n_alt = 5
   Insn 171: point = 2615, n_alt = 5
   Insn 170: point = 2616, n_alt = -1
   Insn 168: point = 2618, n_alt = 1
   Insn 166: point = 2620, n_alt = 0
   Insn 167: point = 2620, n_alt = 2
   Insn 165: point = 2621, n_alt = 3
   Insn 164: point = 2622, n_alt = 5
   Insn 163: point = 2623, n_alt = 0
   Insn 162: point = 2625, n_alt = 0
   Insn 161: point = 2627, n_alt = 3
   Insn 157: point = 2628, n_alt = 5
   Insn 156: point = 2629, n_alt = 5
   Insn 155: point = 2630, n_alt = -1
   Insn 153: point = 2632, n_alt = 1
   Insn 151: point = 2634, n_alt = 0
   Insn 152: point = 2634, n_alt = 2
   Insn 150: point = 2635, n_alt = 3
   Insn 149: point = 2636, n_alt = 5
   Insn 148: point = 2637, n_alt = 0
   Insn 147: point = 2639, n_alt = 0
   Insn 146: point = 2641, n_alt = 3
   Insn 142: point = 2642, n_alt = 5
   Insn 141: point = 2643, n_alt = 5
   Insn 140: point = 2644, n_alt = -1
   Insn 138: point = 2646, n_alt = 1
   Insn 136: point = 2648, n_alt = 0
   Insn 137: point = 2648, n_alt = 2
   Insn 135: point = 2649, n_alt = 3
   Insn 134: point = 2650, n_alt = 5
   Insn 133: point = 2651, n_alt = 0
   Insn 132: point = 2653, n_alt = 0
   Insn 131: point = 2655, n_alt = 3
   Insn 127: point = 2656, n_alt = 5
   Insn 126: point = 2657, n_alt = 5
   Insn 125: point = 2658, n_alt = -1
   Insn 123: point = 2660, n_alt = 1
   Insn 121: point = 2662, n_alt = 0
   Insn 122: point = 2662, n_alt = 2
   Insn 120: point = 2663, n_alt = 3
   Insn 119: point = 2664, n_alt = 5
   Insn 118: point = 2665, n_alt = 0
   Insn 117: point = 2667, n_alt = 0
   Insn 116: point = 2669, n_alt = 3
   Insn 112: point = 2670, n_alt = 5
   Insn 111: point = 2671, n_alt = 5
   Insn 110: point = 2672, n_alt = -1
   Insn 108: point = 2674, n_alt = 1
   Insn 106: point = 2676, n_alt = 0
   Insn 107: point = 2676, n_alt = 2
   Insn 105: point = 2677, n_alt = 3
   Insn 104: point = 2678, n_alt = 5
   Insn 103: point = 2679, n_alt = 0
   Insn 102: point = 2681, n_alt = 0
   Insn 101: point = 2683, n_alt = 3
   Insn 97: point = 2684, n_alt = 5
   Insn 96: point = 2685, n_alt = 5
   Insn 95: point = 2686, n_alt = -1
   Insn 93: point = 2688, n_alt = 1
   Insn 91: point = 2690, n_alt = 0
   Insn 92: point = 2690, n_alt = 2
   Insn 90: point = 2691, n_alt = 3
   Insn 89: point = 2692, n_alt = 5
   Insn 88: point = 2693, n_alt = 0
   Insn 87: point = 2695, n_alt = 0
   Insn 86: point = 2697, n_alt = 3
   Insn 82: point = 2698, n_alt = 5
   Insn 81: point = 2699, n_alt = 5
   Insn 80: point = 2700, n_alt = -1
   Insn 78: point = 2702, n_alt = 1
   Insn 76: point = 2704, n_alt = 0
   Insn 77: point = 2704, n_alt = 2
   Insn 75: point = 2705, n_alt = 3
   Insn 74: point = 2706, n_alt = 5
   Insn 73: point = 2707, n_alt = 0
   Insn 72: point = 2709, n_alt = 0
   Insn 71: point = 2711, n_alt = 3
   Insn 67: point = 2712, n_alt = 5
   Insn 66: point = 2713, n_alt = 5
   Insn 65: point = 2714, n_alt = -1
   Insn 63: point = 2716, n_alt = 1
   Insn 61: point = 2718, n_alt = 0
   Insn 62: point = 2718, n_alt = 2
   Insn 60: point = 2719, n_alt = 3
   Insn 59: point = 2720, n_alt = 5
   Insn 58: point = 2721, n_alt = 0
   Insn 57: point = 2723, n_alt = 0
   Insn 56: point = 2725, n_alt = 3
   Insn 52: point = 2726, n_alt = 2
   Insn 51: point = 2727, n_alt = 3
   Insn 50: point = 2728, n_alt = -1
   Insn 48: point = 2730, n_alt = 1
   Insn 46: point = 2732, n_alt = 0
   Insn 47: point = 2732, n_alt = 2
   Insn 45: point = 2733, n_alt = 3
   Insn 44: point = 2734, n_alt = 5
   Insn 43: point = 2735, n_alt = 0
   Insn 42: point = 2737, n_alt = 0
   Insn 41: point = 2739, n_alt = 3
   Insn 37: point = 2740, n_alt = 2
   Insn 36: point = 2741, n_alt = 3
   Insn 35: point = 2742, n_alt = -1
   Insn 33: point = 2744, n_alt = 1
   Insn 31: point = 2746, n_alt = 0
   Insn 32: point = 2746, n_alt = 2
   Insn 30: point = 2747, n_alt = 3
   Insn 29: point = 2748, n_alt = 5
   Insn 28: point = 2749, n_alt = 0
   Insn 27: point = 2751, n_alt = 0
   Insn 26: point = 2753, n_alt = 3
   Insn 22: point = 2754, n_alt = 2
   Insn 21: point = 2755, n_alt = 3
   Insn 20: point = 2756, n_alt = -1
   Insn 18: point = 2758, n_alt = 1
   Insn 16: point = 2760, n_alt = 0
   Insn 17: point = 2760, n_alt = 2
   Insn 15: point = 2761, n_alt = 3
   Insn 14: point = 2762, n_alt = 5
   Insn 13: point = 2763, n_alt = 0
   Insn 12: point = 2765, n_alt = 0
   Insn 11: point = 2767, n_alt = 3
   Insn 7: point = 2768, n_alt = 5
   Insn 6: point = 2768, n_alt = 5
   Insn 5: point = 2768, n_alt = 5
   Insn 4: point = 2768, n_alt = 5
   Insn 3: point = 2768, n_alt = 5
   Insn 2: point = 2768, n_alt = 5
 r101: [2712..2768]
 r105: [2698..2768]
 r109: [2684..2768]
 r113: [2670..2768]
 r117: [2656..2768]
 r121: [2642..2768]
 r125: [2628..2768]
 r129: [2614..2768]
 r133: [2600..2768]
 r137: [2586..2768]
 r141: [2572..2768]
 r145: [2558..2768]
 r149: [2544..2768]
 r153: [2530..2768]
 r157: [2516..2768]
 r161: [2502..2768]
 r165: [2488..2768]
 r169: [2474..2768]
 r173: [2460..2768]
 r177: [2446..2768]
 r181: [2432..2768]
 r196: [2249..2358]
 r199: [2240..2346]
 r202: [2229..2334]
Compressing live ranges: from 2769 to 4 - 0%
Ranges after the compression:
 r101: [2..3]
 r105: [2..3]
 r109: [2..3]
 r113: [2..3]
 r117: [2..3]
 r121: [2..3]
 r125: [2..3]
 r129: [2..3]
 r133: [2..3]
 r137: [2..3]
 r141: [2..3]
 r145: [2..3]
 r149: [2..3]
 r153: [2..3]
 r157: [2..3]
 r161: [2..3]
 r165: [2..3]
 r169: [2..3]
 r173: [2..3]
 r177: [2..3]
 r181: [2..3]
 r196: [0..1]
 r199: [0..1]
 r202: [0..1]
  Slot 0 regnos (width = 0):	 101	 196
  Slot 1 regnos (width = 0):	 105	 199
  Slot 2 regnos (width = 0):	 109	 202
  Slot 3 regnos (width = 0):	 113
  Slot 4 regnos (width = 0):	 117
  Slot 5 regnos (width = 0):	 121
  Slot 6 regnos (width = 0):	 125
  Slot 7 regnos (width = 0):	 129
  Slot 8 regnos (width = 0):	 133
  Slot 9 regnos (width = 0):	 137
  Slot 10 regnos (width = 0):	 141
  Slot 11 regnos (width = 0):	 145
  Slot 12 regnos (width = 0):	 149
  Slot 13 regnos (width = 0):	 153
  Slot 14 regnos (width = 0):	 157
  Slot 15 regnos (width = 0):	 161
  Slot 16 regnos (width = 0):	 165
  Slot 17 regnos (width = 0):	 169
  Slot 18 regnos (width = 0):	 173
  Slot 19 regnos (width = 0):	 177
  Slot 20 regnos (width = 0):	 181
Changing spilled pseudos to memory in insn #66
Changing spilled pseudos to memory in insn #67
Changing spilled pseudos to memory in insn #81
Changing spilled pseudos to memory in insn #82
Changing spilled pseudos to memory in insn #96
Changing spilled pseudos to memory in insn #97
Changing spilled pseudos to memory in insn #111
Changing spilled pseudos to memory in insn #112
Changing spilled pseudos to memory in insn #126
Changing spilled pseudos to memory in insn #127
Changing spilled pseudos to memory in insn #141
Changing spilled pseudos to memory in insn #142
Changing spilled pseudos to memory in insn #156
Changing spilled pseudos to memory in insn #157
Changing spilled pseudos to memory in insn #171
Changing spilled pseudos to memory in insn #172
Changing spilled pseudos to memory in insn #186
Changing spilled pseudos to memory in insn #187
Changing spilled pseudos to memory in insn #201
Changing spilled pseudos to memory in insn #202
Changing spilled pseudos to memory in insn #216
Changing spilled pseudos to memory in insn #217
Changing spilled pseudos to memory in insn #231
Changing spilled pseudos to memory in insn #232
Changing spilled pseudos to memory in insn #246
Changing spilled pseudos to memory in insn #247
Changing spilled pseudos to memory in insn #261
Changing spilled pseudos to memory in insn #262
Changing spilled pseudos to memory in insn #276
Changing spilled pseudos to memory in insn #277
Changing spilled pseudos to memory in insn #291
Changing spilled pseudos to memory in insn #292
Changing spilled pseudos to memory in insn #306
Changing spilled pseudos to memory in insn #307
Changing spilled pseudos to memory in insn #321
Changing spilled pseudos to memory in insn #322
Changing spilled pseudos to memory in insn #336
Changing spilled pseudos to memory in insn #337
Changing spilled pseudos to memory in insn #351
Changing spilled pseudos to memory in insn #352
Changing spilled pseudos to memory in insn #366
Changing spilled pseudos to memory in insn #367
Changing spilled pseudos to memory in insn #1987
Changing spilled pseudos to memory in insn #1988
Changing spilled pseudos to memory in insn #1989
Changing spilled pseudos to memory in insn #504
Changing spilled pseudos to memory in insn #513
Changing spilled pseudos to memory in insn #524
	   Spilling non-eliminable hard regs: 6

********** Local #3: **********

	   Spilling non-eliminable hard regs: 6
Reusing alternative 0 for insn #524
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 524:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-184)
Reusing alternative 0 for insn #513
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 513:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-136)
Reusing alternative 0 for insn #504
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 504:  (0) =<  (1) re*m {*pushdi2_rex64} (sp_off=-96)
Reusing alternative 5 for insn #1989
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1989:  (0) m  (1) re {*movdi_internal}
Reusing alternative 5 for insn #1988
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1988:  (0) m  (1) re {*movdi_internal}
Reusing alternative 5 for insn #1987
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1987:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 367:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 366:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 352:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 351:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 337:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 336:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 322:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 321:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 307:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 306:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 292:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 291:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 277:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 276:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 262:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 261:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 247:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 246:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 232:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 231:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 217:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 216:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 202:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 201:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 187:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 186:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 172:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 171:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 157:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 156:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 142:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 141:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 127:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 126:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 112:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 111:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 97:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 96:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 82:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 81:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 67:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 66:  (0) m  (1) re {*movdi_internal}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #2: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
EBB 15
EBB 14

********** Pseudo live ranges #3: **********

  BB 14
   Insn 1977: point = 0, n_alt = -1
  BB 15
   Insn 1985: point = 0, n_alt = -1
  BB 3
   Insn 402: point = 0, n_alt = -1
   Insn 401: point = 0, n_alt = 0
   Insn 400: point = 1, n_alt = 0
   Insn 399: point = 2, n_alt = 0
  BB 13
   Insn 1981: point = 3, n_alt = -1
   Insn 1960: point = 3, n_alt = 1
   Insn 1959: point = 3, n_alt = 8
   Insn 1958: point = 4, n_alt = 3
   Insn 1957: point = 5, n_alt = 1
   Insn 1956: point = 7, n_alt = 3
   Insn 1955: point = 9, n_alt = 0
   Insn 1954: point = 11, n_alt = 0
   Insn 1953: point = 12, n_alt = 7
   Insn 1952: point = 14, n_alt = 3
   Insn 1951: point = 15, n_alt = 3
   Insn 1950: point = 17, n_alt = 0
   Insn 1949: point = 19, n_alt = 0
   Insn 1948: point = 20, n_alt = 1
   Insn 1947: point = 22, n_alt = 7
   Insn 1946: point = 24, n_alt = 3
   Insn 1945: point = 25, n_alt = 3
   Insn 1944: point = 27, n_alt = 0
   Insn 1943: point = 29, n_alt = 0
   Insn 1942: point = 30, n_alt = 1
   Insn 1941: point = 32, n_alt = 7
   Insn 1940: point = 34, n_alt = 3
   Insn 1939: point = 35, n_alt = 8
   Insn 1938: point = 36, n_alt = 3
   Insn 1937: point = 37, n_alt = 1
   Insn 1936: point = 39, n_alt = 3
   Insn 1935: point = 41, n_alt = 0
   Insn 1934: point = 43, n_alt = 0
   Insn 1933: point = 44, n_alt = 7
   Insn 1932: point = 46, n_alt = 3
   Insn 1931: point = 47, n_alt = 3
   Insn 1930: point = 49, n_alt = 0
   Insn 1929: point = 51, n_alt = 0
   Insn 1928: point = 52, n_alt = 1
   Insn 1927: point = 54, n_alt = 7
   Insn 1926: point = 56, n_alt = 3
   Insn 1925: point = 57, n_alt = 3
   Insn 1924: point = 59, n_alt = 0
   Insn 1923: point = 61, n_alt = 0
   Insn 1922: point = 62, n_alt = 1
   Insn 1921: point = 64, n_alt = 7
   Insn 1920: point = 66, n_alt = 3
   Insn 1919: point = 67, n_alt = 8
   Insn 1918: point = 68, n_alt = 3
   Insn 1917: point = 69, n_alt = 1
   Insn 1916: point = 71, n_alt = 1
   Insn 1915: point = 73, n_alt = 7
   Insn 1914: point = 75, n_alt = 3
   Insn 1913: point = 76, n_alt = 3
   Insn 1912: point = 78, n_alt = 0
   Insn 1911: point = 80, n_alt = 0
   Insn 1910: point = 81, n_alt = 1
   Insn 1909: point = 83, n_alt = 7
   Insn 1908: point = 85, n_alt = 3
   Insn 1907: point = 86, n_alt = 3
   Insn 1906: point = 88, n_alt = 0
   Insn 1905: point = 90, n_alt = 0
   Insn 1904: point = 91, n_alt = 1
   Insn 1903: point = 93, n_alt = 7
   Insn 1902: point = 95, n_alt = 3
   Insn 1901: point = 96, n_alt = 7
   Insn 1900: point = 98, n_alt = 3
   Insn 1899: point = 99, n_alt = 8
   Insn 1898: point = 100, n_alt = 3
   Insn 1897: point = 101, n_alt = 1
   Insn 1896: point = 103, n_alt = 1
   Insn 1895: point = 105, n_alt = 7
   Insn 1894: point = 107, n_alt = 3
   Insn 1893: point = 108, n_alt = 3
   Insn 1892: point = 110, n_alt = 0
   Insn 1891: point = 112, n_alt = 0
   Insn 1890: point = 113, n_alt = 1
   Insn 1889: point = 115, n_alt = 7
   Insn 1888: point = 117, n_alt = 3
   Insn 1887: point = 118, n_alt = 3
   Insn 1886: point = 120, n_alt = 0
   Insn 1885: point = 122, n_alt = 0
   Insn 1884: point = 123, n_alt = 1
   Insn 1883: point = 125, n_alt = 7
   Insn 1882: point = 127, n_alt = 3
   Insn 1881: point = 128, n_alt = 7
   Insn 1880: point = 130, n_alt = 3
   Insn 1879: point = 131, n_alt = 8
   Insn 1878: point = 132, n_alt = 3
   Insn 1877: point = 133, n_alt = 1
   Insn 1876: point = 135, n_alt = 1
   Insn 1875: point = 137, n_alt = 7
   Insn 1874: point = 139, n_alt = 3
   Insn 1873: point = 140, n_alt = 3
   Insn 1872: point = 142, n_alt = 0
   Insn 1871: point = 144, n_alt = 0
   Insn 1870: point = 145, n_alt = 1
   Insn 1869: point = 147, n_alt = 7
   Insn 1868: point = 149, n_alt = 3
   Insn 1867: point = 150, n_alt = 3
   Insn 1866: point = 152, n_alt = 0
   Insn 1865: point = 154, n_alt = 0
   Insn 1864: point = 155, n_alt = 1
   Insn 1863: point = 157, n_alt = 7
   Insn 1862: point = 159, n_alt = 3
   Insn 1861: point = 160, n_alt = 7
   Insn 1860: point = 162, n_alt = 3
   Insn 1859: point = 163, n_alt = 8
   Insn 1858: point = 164, n_alt = 3
   Insn 1857: point = 165, n_alt = 1
   Insn 1856: point = 167, n_alt = 1
   Insn 1855: point = 169, n_alt = 7
   Insn 1854: point = 171, n_alt = 3
   Insn 1853: point = 172, n_alt = 3
   Insn 1852: point = 174, n_alt = 0
   Insn 1851: point = 176, n_alt = 0
   Insn 1850: point = 177, n_alt = 1
   Insn 1849: point = 179, n_alt = 7
   Insn 1848: point = 181, n_alt = 3
   Insn 1847: point = 182, n_alt = 3
   Insn 1846: point = 184, n_alt = 0
   Insn 1845: point = 186, n_alt = 0
   Insn 1844: point = 187, n_alt = 1
   Insn 1843: point = 189, n_alt = 7
   Insn 1842: point = 191, n_alt = 3
   Insn 1841: point = 192, n_alt = 7
   Insn 1840: point = 194, n_alt = 3
   Insn 1839: point = 195, n_alt = 8
   Insn 1838: point = 196, n_alt = 3
   Insn 1837: point = 197, n_alt = 1
   Insn 1836: point = 199, n_alt = 3
   Insn 1835: point = 201, n_alt = 0
   Insn 1834: point = 203, n_alt = 0
   Insn 1833: point = 204, n_alt = 7
   Insn 1832: point = 206, n_alt = 3
   Insn 1831: point = 207, n_alt = 3
   Insn 1830: point = 209, n_alt = 0
   Insn 1829: point = 211, n_alt = 0
   Insn 1828: point = 212, n_alt = 1
   Insn 1827: point = 214, n_alt = 7
   Insn 1826: point = 216, n_alt = 3
   Insn 1825: point = 217, n_alt = 8
   Insn 1824: point = 218, n_alt = 3
   Insn 1823: point = 219, n_alt = 1
   Insn 1822: point = 221, n_alt = 3
   Insn 1821: point = 223, n_alt = 0
   Insn 1820: point = 225, n_alt = 0
   Insn 1819: point = 226, n_alt = 7
   Insn 1818: point = 228, n_alt = 3
   Insn 1817: point = 229, n_alt = 3
   Insn 1816: point = 231, n_alt = 0
   Insn 1815: point = 233, n_alt = 0
   Insn 1814: point = 234, n_alt = 1
   Insn 1813: point = 236, n_alt = 7
   Insn 1812: point = 238, n_alt = 3
   Insn 1811: point = 239, n_alt = 8
   Insn 1810: point = 240, n_alt = 3
   Insn 1809: point = 241, n_alt = 1
   Insn 1808: point = 243, n_alt = 1
   Insn 1807: point = 245, n_alt = 7
   Insn 1806: point = 247, n_alt = 3
   Insn 1805: point = 248, n_alt = 3
   Insn 1804: point = 250, n_alt = 0
   Insn 1803: point = 252, n_alt = 0
   Insn 1802: point = 253, n_alt = 1
   Insn 1801: point = 255, n_alt = 7
   Insn 1800: point = 257, n_alt = 3
   Insn 1799: point = 258, n_alt = 7
   Insn 1798: point = 260, n_alt = 3
   Insn 1797: point = 261, n_alt = 8
   Insn 1796: point = 262, n_alt = 3
   Insn 1795: point = 263, n_alt = 1
   Insn 1794: point = 265, n_alt = 1
   Insn 1793: point = 267, n_alt = 7
   Insn 1792: point = 269, n_alt = 3
   Insn 1791: point = 270, n_alt = 3
   Insn 1790: point = 272, n_alt = 0
   Insn 1789: point = 274, n_alt = 0
   Insn 1788: point = 275, n_alt = 1
   Insn 1787: point = 277, n_alt = 7
   Insn 1786: point = 279, n_alt = 3
   Insn 1785: point = 280, n_alt = 7
   Insn 1784: point = 282, n_alt = 3
   Insn 1783: point = 283, n_alt = 8
   Insn 1782: point = 284, n_alt = 3
   Insn 1781: point = 285, n_alt = 1
   Insn 1780: point = 287, n_alt = 1
   Insn 1779: point = 289, n_alt = 7
   Insn 1778: point = 291, n_alt = 3
   Insn 1777: point = 292, n_alt = 3
   Insn 1776: point = 294, n_alt = 0
   Insn 1775: point = 296, n_alt = 0
   Insn 1774: point = 297, n_alt = 1
   Insn 1773: point = 299, n_alt = 7
   Insn 1772: point = 301, n_alt = 3
   Insn 1771: point = 302, n_alt = 7
   Insn 1770: point = 304, n_alt = 3
   Insn 1769: point = 305, n_alt = 8
   Insn 1768: point = 306, n_alt = 3
   Insn 1767: point = 307, n_alt = 1
   Insn 1766: point = 309, n_alt = 1
   Insn 1765: point = 311, n_alt = 7
   Insn 1764: point = 313, n_alt = 3
   Insn 1763: point = 314, n_alt = 3
   Insn 1762: point = 316, n_alt = 0
   Insn 1761: point = 318, n_alt = 0
   Insn 1760: point = 319, n_alt = 1
   Insn 1759: point = 321, n_alt = 7
   Insn 1758: point = 323, n_alt = 3
   Insn 1757: point = 324, n_alt = 7
   Insn 1756: point = 326, n_alt = 3
   Insn 1755: point = 327, n_alt = 8
   Insn 1754: point = 328, n_alt = 1
   Insn 1753: point = 330, n_alt = 1
   Insn 1752: point = 332, n_alt = -1
   Insn 1751: point = 334, n_alt = 1
   Insn 1750: point = 336, n_alt = 1
   Insn 1749: point = 338, n_alt = 7
   Insn 1748: point = 339, n_alt = 7
   Insn 1747: point = 341, n_alt = 3
   Insn 1746: point = 342, n_alt = 3
   Insn 1745: point = 344, n_alt = 0
   Insn 1744: point = 346, n_alt = 0
   Insn 1743: point = 347, n_alt = 1
   Insn 1742: point = 349, n_alt = 7
   Insn 1741: point = 350, n_alt = 7
   Insn 1740: point = 352, n_alt = 3
   Insn 1739: point = 353, n_alt = 3
   Insn 1738: point = 355, n_alt = 0
   Insn 1737: point = 357, n_alt = 0
   Insn 1736: point = 358, n_alt = 1
   Insn 1735: point = 360, n_alt = 1
   Insn 1734: point = 362, n_alt = 7
   Insn 1733: point = 363, n_alt = 7
   Insn 1732: point = 365, n_alt = 3
   Insn 1731: point = 366, n_alt = 1
   Insn 1730: point = 368, n_alt = 1
   Insn 1729: point = 370, n_alt = -1
   Insn 1728: point = 372, n_alt = 1
   Insn 1727: point = 374, n_alt = 1
   Insn 1726: point = 376, n_alt = 7
   Insn 1725: point = 378, n_alt = 3
   Insn 1724: point = 379, n_alt = 3
   Insn 1723: point = 381, n_alt = 0
   Insn 1722: point = 383, n_alt = 0
   Insn 1721: point = 384, n_alt = 1
   Insn 1720: point = 386, n_alt = 1
   Insn 1719: point = 388, n_alt = 7
   Insn 1718: point = 390, n_alt = 3
   Insn 1717: point = 391, n_alt = 3
   Insn 1716: point = 393, n_alt = 0
   Insn 1715: point = 395, n_alt = 0
   Insn 1714: point = 396, n_alt = 1
   Insn 1713: point = 398, n_alt = 1
   Insn 1712: point = 400, n_alt = 7
   Insn 1711: point = 401, n_alt = 1
   Insn 1710: point = 403, n_alt = 7
   Insn 1709: point = 404, n_alt = 7
   Insn 1708: point = 405, n_alt = 1
   Insn 1707: point = 407, n_alt = 7
   Insn 1706: point = 408, n_alt = 1
   Insn 1705: point = 410, n_alt = -1
   Insn 1704: point = 412, n_alt = 1
   Insn 1703: point = 414, n_alt = 1
   Insn 1702: point = 416, n_alt = 7
   Insn 1701: point = 417, n_alt = 7
   Insn 1700: point = 419, n_alt = 3
   Insn 1699: point = 420, n_alt = 3
   Insn 1698: point = 422, n_alt = 0
   Insn 1697: point = 424, n_alt = 0
   Insn 1696: point = 425, n_alt = 1
   Insn 1695: point = 427, n_alt = 7
   Insn 1694: point = 428, n_alt = 7
   Insn 1693: point = 430, n_alt = 3
   Insn 1692: point = 431, n_alt = 3
   Insn 1691: point = 433, n_alt = 0
   Insn 1690: point = 435, n_alt = 0
   Insn 1689: point = 436, n_alt = 1
   Insn 1688: point = 438, n_alt = 7
   Insn 1687: point = 439, n_alt = 8
   Insn 1686: point = 440, n_alt = 1
   Insn 1685: point = 442, n_alt = 1
   Insn 1684: point = 444, n_alt = -1
   Insn 1683: point = 446, n_alt = 1
   Insn 1682: point = 448, n_alt = 1
   Insn 1681: point = 450, n_alt = 7
   Insn 1680: point = 452, n_alt = 3
   Insn 1679: point = 453, n_alt = 3
   Insn 1678: point = 455, n_alt = 0
   Insn 1677: point = 457, n_alt = 0
   Insn 1676: point = 458, n_alt = 1
   Insn 1675: point = 460, n_alt = 1
   Insn 1674: point = 462, n_alt = 7
   Insn 1673: point = 464, n_alt = 3
   Insn 1672: point = 465, n_alt = 3
   Insn 1671: point = 467, n_alt = 0
   Insn 1670: point = 469, n_alt = 0
   Insn 1669: point = 470, n_alt = 1
   Insn 1668: point = 472, n_alt = 1
   Insn 1667: point = 474, n_alt = 7
   Insn 1666: point = 475, n_alt = 1
   Insn 1665: point = 477, n_alt = 7
   Insn 1664: point = 478, n_alt = 7
   Insn 1663: point = 479, n_alt = 1
   Insn 1662: point = 481, n_alt = 7
   Insn 1661: point = 482, n_alt = 1
   Insn 1660: point = 484, n_alt = -1
   Insn 1659: point = 486, n_alt = 1
   Insn 1658: point = 488, n_alt = 1
   Insn 1657: point = 490, n_alt = 7
   Insn 1656: point = 491, n_alt = 7
   Insn 1655: point = 493, n_alt = 3
   Insn 1654: point = 494, n_alt = 3
   Insn 1653: point = 496, n_alt = 0
   Insn 1652: point = 498, n_alt = 0
   Insn 1651: point = 499, n_alt = 1
   Insn 1650: point = 501, n_alt = 7
   Insn 1649: point = 502, n_alt = 7
   Insn 1648: point = 504, n_alt = 3
   Insn 1647: point = 505, n_alt = 3
   Insn 1646: point = 507, n_alt = 0
   Insn 1645: point = 509, n_alt = 0
   Insn 1644: point = 510, n_alt = 1
   Insn 1643: point = 512, n_alt = 7
   Insn 1642: point = 513, n_alt = 8
   Insn 1641: point = 514, n_alt = 1
   Insn 1640: point = 516, n_alt = 1
   Insn 1639: point = 518, n_alt = -1
   Insn 1638: point = 520, n_alt = 1
   Insn 1637: point = 522, n_alt = 1
   Insn 1636: point = 524, n_alt = 7
   Insn 1635: point = 526, n_alt = 3
   Insn 1634: point = 527, n_alt = 3
   Insn 1633: point = 529, n_alt = 0
   Insn 1632: point = 531, n_alt = 0
   Insn 1631: point = 532, n_alt = 1
   Insn 1630: point = 534, n_alt = 1
   Insn 1629: point = 536, n_alt = 7
   Insn 1628: point = 538, n_alt = 3
   Insn 1627: point = 539, n_alt = 3
   Insn 1626: point = 541, n_alt = 0
   Insn 1625: point = 543, n_alt = 0
   Insn 1624: point = 544, n_alt = 1
   Insn 1623: point = 546, n_alt = 1
   Insn 1622: point = 548, n_alt = 7
   Insn 1621: point = 549, n_alt = 1
   Insn 1620: point = 551, n_alt = 7
   Insn 1619: point = 552, n_alt = 7
   Insn 1618: point = 553, n_alt = 1
   Insn 1617: point = 555, n_alt = 7
   Insn 1616: point = 556, n_alt = 1
   Insn 1615: point = 558, n_alt = -1
   Insn 1614: point = 560, n_alt = 1
   Insn 1613: point = 562, n_alt = 1
   Insn 1612: point = 564, n_alt = 7
   Insn 1611: point = 565, n_alt = 7
   Insn 1610: point = 567, n_alt = 3
   Insn 1609: point = 568, n_alt = 3
   Insn 1608: point = 570, n_alt = 0
   Insn 1607: point = 572, n_alt = 0
   Insn 1606: point = 573, n_alt = 1
   Insn 1605: point = 575, n_alt = 7
   Insn 1604: point = 576, n_alt = 7
   Insn 1603: point = 578, n_alt = 3
   Insn 1602: point = 579, n_alt = 3
   Insn 1601: point = 581, n_alt = 0
   Insn 1600: point = 583, n_alt = 0
   Insn 1599: point = 584, n_alt = 1
   Insn 1598: point = 586, n_alt = 7
   Insn 1597: point = 587, n_alt = 8
   Insn 1596: point = 588, n_alt = 1
   Insn 1595: point = 590, n_alt = 1
   Insn 1594: point = 592, n_alt = -1
   Insn 1593: point = 594, n_alt = 1
   Insn 1592: point = 596, n_alt = 1
   Insn 1591: point = 598, n_alt = 7
   Insn 1590: point = 600, n_alt = 3
   Insn 1589: point = 601, n_alt = 3
   Insn 1588: point = 603, n_alt = 0
   Insn 1587: point = 605, n_alt = 0
   Insn 1586: point = 606, n_alt = 1
   Insn 1585: point = 608, n_alt = 1
   Insn 1584: point = 610, n_alt = 7
   Insn 1583: point = 612, n_alt = 3
   Insn 1582: point = 613, n_alt = 3
   Insn 1581: point = 615, n_alt = 0
   Insn 1580: point = 617, n_alt = 0
   Insn 1579: point = 618, n_alt = 1
   Insn 1578: point = 620, n_alt = 1
   Insn 1577: point = 622, n_alt = 7
   Insn 1576: point = 623, n_alt = 1
   Insn 1575: point = 625, n_alt = 7
   Insn 1574: point = 626, n_alt = 7
   Insn 1573: point = 627, n_alt = 1
   Insn 1572: point = 629, n_alt = 7
   Insn 1571: point = 630, n_alt = 1
   Insn 1570: point = 632, n_alt = -1
   Insn 1569: point = 634, n_alt = 1
   Insn 1568: point = 636, n_alt = 1
   Insn 1567: point = 638, n_alt = 7
   Insn 1566: point = 639, n_alt = 7
   Insn 1565: point = 641, n_alt = 3
   Insn 1564: point = 642, n_alt = 3
   Insn 1563: point = 644, n_alt = 0
   Insn 1562: point = 646, n_alt = 0
   Insn 1561: point = 647, n_alt = 1
   Insn 1560: point = 649, n_alt = 7
   Insn 1559: point = 650, n_alt = 7
   Insn 1558: point = 652, n_alt = 3
   Insn 1557: point = 653, n_alt = 3
   Insn 1556: point = 655, n_alt = 0
   Insn 1555: point = 657, n_alt = 0
   Insn 1554: point = 658, n_alt = 1
   Insn 1553: point = 660, n_alt = 7
   Insn 1552: point = 661, n_alt = 8
   Insn 1551: point = 662, n_alt = 1
   Insn 1550: point = 664, n_alt = -1
   Insn 1549: point = 666, n_alt = 1
   Insn 1548: point = 668, n_alt = 1
   Insn 1547: point = 670, n_alt = 7
   Insn 1546: point = 671, n_alt = 7
   Insn 1545: point = 673, n_alt = 3
   Insn 1544: point = 674, n_alt = 3
   Insn 1543: point = 676, n_alt = 0
   Insn 1542: point = 678, n_alt = 0
   Insn 1541: point = 679, n_alt = 1
   Insn 1540: point = 681, n_alt = 7
   Insn 1539: point = 682, n_alt = 7
   Insn 1538: point = 684, n_alt = 3
   Insn 1537: point = 685, n_alt = 3
   Insn 1536: point = 687, n_alt = 0
   Insn 1535: point = 689, n_alt = 0
   Insn 1534: point = 690, n_alt = 1
   Insn 1533: point = 692, n_alt = 7
   Insn 1532: point = 693, n_alt = 8
   Insn 1531: point = 694, n_alt = 1
   Insn 1530: point = 696, n_alt = 1
   Insn 1529: point = 698, n_alt = -1
   Insn 1528: point = 700, n_alt = 2
   Insn 1527: point = 702, n_alt = 1
   Insn 1526: point = 704, n_alt = 7
   Insn 1525: point = 705, n_alt = 7
   Insn 1524: point = 707, n_alt = 3
   Insn 1523: point = 708, n_alt = 3
   Insn 1522: point = 710, n_alt = 0
   Insn 1521: point = 712, n_alt = 0
   Insn 1520: point = 713, n_alt = 1
   Insn 1519: point = 715, n_alt = 7
   Insn 1518: point = 716, n_alt = 7
   Insn 1517: point = 718, n_alt = 3
   Insn 1516: point = 719, n_alt = 3
   Insn 1515: point = 721, n_alt = 0
   Insn 1514: point = 723, n_alt = 0
   Insn 2067: point = 724, n_alt = -1
   Insn 1513: point = 726, n_alt = 1
   Insn 2066: point = 726, n_alt = -1
   Insn 1512: point = 728, n_alt = 1
   Insn 1511: point = 730, n_alt = 7
   Insn 1510: point = 731, n_alt = 7
   Insn 1509: point = 733, n_alt = 3
   Insn 1508: point = 734, n_alt = 1
   Insn 1507: point = 736, n_alt = 1
   Insn 1506: point = 738, n_alt = -1
   Insn 1505: point = 740, n_alt = 2
   Insn 1504: point = 742, n_alt = 1
   Insn 1503: point = 744, n_alt = 7
   Insn 1502: point = 746, n_alt = 3
   Insn 1501: point = 747, n_alt = 3
   Insn 1500: point = 749, n_alt = 0
   Insn 1499: point = 751, n_alt = 0
   Insn 1498: point = 752, n_alt = 1
   Insn 1497: point = 754, n_alt = 1
   Insn 1496: point = 756, n_alt = 7
   Insn 1495: point = 758, n_alt = 3
   Insn 1494: point = 759, n_alt = 3
   Insn 1493: point = 761, n_alt = 0
   Insn 1492: point = 763, n_alt = 0
   Insn 2065: point = 764, n_alt = -1
   Insn 1491: point = 766, n_alt = 2
   Insn 2064: point = 767, n_alt = -1
   Insn 1490: point = 769, n_alt = 1
   Insn 1489: point = 771, n_alt = 7
   Insn 1488: point = 772, n_alt = 1
   Insn 1487: point = 774, n_alt = 7
   Insn 1486: point = 775, n_alt = 7
   Insn 2063: point = 776, n_alt = -1
   Insn 1485: point = 778, n_alt = 1
   Insn 2062: point = 778, n_alt = -1
   Insn 1484: point = 780, n_alt = 7
   Insn 1483: point = 781, n_alt = 1
   Insn 1482: point = 783, n_alt = -1
   Insn 1481: point = 785, n_alt = 2
   Insn 1480: point = 787, n_alt = 1
   Insn 1479: point = 789, n_alt = 7
   Insn 1478: point = 790, n_alt = 7
   Insn 1477: point = 792, n_alt = 3
   Insn 1476: point = 793, n_alt = 3
   Insn 1475: point = 795, n_alt = 0
   Insn 1474: point = 797, n_alt = 0
   Insn 1473: point = 798, n_alt = 1
   Insn 1472: point = 800, n_alt = 7
   Insn 1471: point = 801, n_alt = 7
   Insn 1470: point = 803, n_alt = 3
   Insn 1469: point = 804, n_alt = 3
   Insn 1468: point = 806, n_alt = 0
   Insn 1467: point = 808, n_alt = 0
   Insn 2061: point = 809, n_alt = -1
   Insn 1466: point = 811, n_alt = 1
   Insn 2060: point = 811, n_alt = -1
   Insn 1465: point = 813, n_alt = 7
   Insn 1464: point = 814, n_alt = 8
   Insn 1463: point = 815, n_alt = 1
   Insn 1462: point = 817, n_alt = 1
   Insn 1461: point = 819, n_alt = -1
   Insn 1460: point = 821, n_alt = 2
   Insn 1459: point = 823, n_alt = 1
   Insn 1458: point = 825, n_alt = 7
   Insn 1457: point = 827, n_alt = 3
   Insn 1456: point = 828, n_alt = 3
   Insn 1455: point = 830, n_alt = 0
   Insn 1454: point = 832, n_alt = 0
   Insn 1453: point = 833, n_alt = 1
   Insn 1452: point = 835, n_alt = 1
   Insn 1451: point = 837, n_alt = 7
   Insn 1450: point = 839, n_alt = 3
   Insn 1449: point = 840, n_alt = 3
   Insn 1448: point = 842, n_alt = 0
   Insn 1447: point = 844, n_alt = 0
   Insn 2059: point = 845, n_alt = -1
   Insn 1446: point = 847, n_alt = 2
   Insn 2058: point = 848, n_alt = -1
   Insn 1445: point = 850, n_alt = 1
   Insn 1444: point = 852, n_alt = 7
   Insn 1443: point = 853, n_alt = 1
   Insn 1442: point = 855, n_alt = 7
   Insn 1441: point = 856, n_alt = 7
   Insn 2057: point = 857, n_alt = -1
   Insn 1440: point = 859, n_alt = 1
   Insn 2056: point = 859, n_alt = -1
   Insn 1439: point = 861, n_alt = 7
   Insn 1438: point = 862, n_alt = 1
   Insn 1437: point = 864, n_alt = -1
   Insn 1436: point = 866, n_alt = 2
   Insn 1435: point = 868, n_alt = 1
   Insn 1434: point = 870, n_alt = 7
   Insn 1433: point = 871, n_alt = 7
   Insn 1432: point = 873, n_alt = 3
   Insn 1431: point = 874, n_alt = 3
   Insn 1430: point = 876, n_alt = 0
   Insn 1429: point = 878, n_alt = 0
   Insn 1428: point = 879, n_alt = 1
   Insn 1427: point = 881, n_alt = 7
   Insn 1426: point = 882, n_alt = 7
   Insn 1425: point = 884, n_alt = 3
   Insn 1424: point = 885, n_alt = 3
   Insn 1423: point = 887, n_alt = 0
   Insn 1422: point = 889, n_alt = 0
   Insn 2055: point = 890, n_alt = -1
   Insn 1421: point = 892, n_alt = 1
   Insn 2054: point = 892, n_alt = -1
   Insn 1420: point = 894, n_alt = 7
   Insn 1419: point = 895, n_alt = 8
   Insn 1418: point = 896, n_alt = 1
   Insn 1417: point = 898, n_alt = 1
   Insn 1416: point = 900, n_alt = -1
   Insn 1415: point = 902, n_alt = 2
   Insn 1414: point = 904, n_alt = 1
   Insn 1413: point = 906, n_alt = 7
   Insn 1412: point = 908, n_alt = 3
   Insn 1411: point = 909, n_alt = 3
   Insn 1410: point = 911, n_alt = 0
   Insn 1409: point = 913, n_alt = 0
   Insn 1408: point = 914, n_alt = 1
   Insn 1407: point = 916, n_alt = 1
   Insn 1406: point = 918, n_alt = 7
   Insn 1405: point = 920, n_alt = 3
   Insn 1404: point = 921, n_alt = 3
   Insn 1403: point = 923, n_alt = 0
   Insn 1402: point = 925, n_alt = 0
   Insn 2053: point = 926, n_alt = -1
   Insn 1401: point = 928, n_alt = 2
   Insn 2052: point = 929, n_alt = -1
   Insn 1400: point = 931, n_alt = 1
   Insn 1399: point = 933, n_alt = 7
   Insn 1398: point = 934, n_alt = 1
   Insn 1397: point = 936, n_alt = 7
   Insn 1396: point = 937, n_alt = 7
   Insn 2051: point = 938, n_alt = -1
   Insn 1395: point = 940, n_alt = 1
   Insn 2050: point = 940, n_alt = -1
   Insn 1394: point = 942, n_alt = 7
   Insn 1393: point = 943, n_alt = 1
   Insn 1392: point = 945, n_alt = -1
   Insn 1391: point = 947, n_alt = 2
   Insn 1390: point = 949, n_alt = 1
   Insn 1389: point = 951, n_alt = 7
   Insn 1388: point = 952, n_alt = 7
   Insn 1387: point = 954, n_alt = 3
   Insn 1386: point = 955, n_alt = 3
   Insn 1385: point = 957, n_alt = 0
   Insn 1384: point = 959, n_alt = 0
   Insn 1383: point = 960, n_alt = 1
   Insn 1382: point = 962, n_alt = 7
   Insn 1381: point = 963, n_alt = 7
   Insn 1380: point = 965, n_alt = 3
   Insn 1379: point = 966, n_alt = 3
   Insn 1378: point = 968, n_alt = 0
   Insn 1377: point = 970, n_alt = 0
   Insn 2049: point = 971, n_alt = -1
   Insn 1376: point = 973, n_alt = 1
   Insn 2048: point = 973, n_alt = -1
   Insn 1375: point = 975, n_alt = 7
   Insn 1374: point = 976, n_alt = 8
   Insn 1373: point = 977, n_alt = 1
   Insn 1372: point = 979, n_alt = 1
   Insn 1371: point = 981, n_alt = -1
   Insn 1370: point = 983, n_alt = 2
   Insn 1369: point = 985, n_alt = 1
   Insn 1368: point = 987, n_alt = 7
   Insn 1367: point = 989, n_alt = 3
   Insn 1366: point = 990, n_alt = 3
   Insn 1365: point = 992, n_alt = 0
   Insn 1364: point = 994, n_alt = 0
   Insn 1363: point = 995, n_alt = 1
   Insn 1362: point = 997, n_alt = 1
   Insn 1361: point = 999, n_alt = 7
   Insn 1360: point = 1001, n_alt = 3
   Insn 1359: point = 1002, n_alt = 3
   Insn 1358: point = 1004, n_alt = 0
   Insn 1357: point = 1006, n_alt = 0
   Insn 2047: point = 1007, n_alt = -1
   Insn 1356: point = 1009, n_alt = 2
   Insn 2046: point = 1010, n_alt = -1
   Insn 1355: point = 1012, n_alt = 1
   Insn 1354: point = 1014, n_alt = 7
   Insn 1353: point = 1015, n_alt = 1
   Insn 1352: point = 1017, n_alt = 7
   Insn 1351: point = 1018, n_alt = 7
   Insn 2045: point = 1019, n_alt = -1
   Insn 1350: point = 1021, n_alt = 1
   Insn 2044: point = 1021, n_alt = -1
   Insn 1349: point = 1023, n_alt = 7
   Insn 1348: point = 1024, n_alt = 1
   Insn 1347: point = 1026, n_alt = -1
   Insn 1346: point = 1028, n_alt = 2
   Insn 1345: point = 1030, n_alt = 1
   Insn 1344: point = 1032, n_alt = 7
   Insn 1343: point = 1033, n_alt = 7
   Insn 1342: point = 1035, n_alt = 3
   Insn 1341: point = 1036, n_alt = 3
   Insn 1340: point = 1038, n_alt = 0
   Insn 1339: point = 1040, n_alt = 0
   Insn 1338: point = 1041, n_alt = 1
   Insn 1337: point = 1043, n_alt = 7
   Insn 1336: point = 1044, n_alt = 7
   Insn 1335: point = 1046, n_alt = 3
   Insn 1334: point = 1047, n_alt = 3
   Insn 1333: point = 1049, n_alt = 0
   Insn 1332: point = 1051, n_alt = 0
   Insn 2043: point = 1052, n_alt = -1
   Insn 1331: point = 1054, n_alt = 1
   Insn 2042: point = 1054, n_alt = -1
   Insn 1330: point = 1056, n_alt = 7
   Insn 1329: point = 1057, n_alt = 8
   Insn 1328: point = 1058, n_alt = 1
   Insn 1327: point = 1060, n_alt = -1
   Insn 1326: point = 1062, n_alt = 2
   Insn 1325: point = 1064, n_alt = 1
   Insn 1324: point = 1066, n_alt = 7
   Insn 1323: point = 1067, n_alt = 7
   Insn 1322: point = 1069, n_alt = 3
   Insn 1321: point = 1070, n_alt = 3
   Insn 1320: point = 1072, n_alt = 0
   Insn 1319: point = 1074, n_alt = 0
   Insn 1318: point = 1075, n_alt = 1
   Insn 1317: point = 1077, n_alt = 7
   Insn 1316: point = 1078, n_alt = 7
   Insn 1315: point = 1080, n_alt = 3
   Insn 1314: point = 1081, n_alt = 3
   Insn 1313: point = 1083, n_alt = 0
   Insn 1312: point = 1085, n_alt = 0
   Insn 2041: point = 1086, n_alt = -1
   Insn 1311: point = 1088, n_alt = 1
   Insn 2040: point = 1088, n_alt = -1
   Insn 1310: point = 1090, n_alt = 7
   Insn 1309: point = 1091, n_alt = 8
   Insn 1308: point = 1092, n_alt = 1
   Insn 1307: point = 1094, n_alt = 7
   Insn 1306: point = 1096, n_alt = 3
   Insn 1305: point = 1097, n_alt = 3
   Insn 1304: point = 1099, n_alt = 0
   Insn 1303: point = 1101, n_alt = 0
   Insn 1302: point = 1102, n_alt = 1
   Insn 1301: point = 1104, n_alt = 7
   Insn 1300: point = 1105, n_alt = 7
   Insn 1299: point = 1107, n_alt = 3
  BB 12
   Insn 1296: point = 1109, n_alt = 8
   Insn 1295: point = 1110, n_alt = 1
   Insn 1294: point = 1112, n_alt = 1
   Insn 1293: point = 1114, n_alt = 7
   Insn 2039: point = 1115, n_alt = -1
   Insn 1292: point = 1117, n_alt = 1
   Insn 2038: point = 1117, n_alt = -1
   Insn 1291: point = 1119, n_alt = 1
   Insn 1290: point = 1121, n_alt = 7
   Insn 1289: point = 1122, n_alt = 8
   Insn 1288: point = 1123, n_alt = 1
   Insn 1287: point = 1125, n_alt = 1
   Insn 1286: point = 1127, n_alt = 7
   Insn 2037: point = 1128, n_alt = -1
   Insn 1285: point = 1130, n_alt = 1
   Insn 2036: point = 1130, n_alt = -1
   Insn 1284: point = 1132, n_alt = 1
   Insn 1283: point = 1134, n_alt = 7
   Insn 1282: point = 1135, n_alt = 8
   Insn 1281: point = 1136, n_alt = 1
   Insn 1280: point = 1138, n_alt = 1
   Insn 1279: point = 1140, n_alt = 7
   Insn 2035: point = 1141, n_alt = -1
   Insn 1278: point = 1143, n_alt = 1
   Insn 2034: point = 1143, n_alt = -1
   Insn 1277: point = 1145, n_alt = 1
   Insn 1276: point = 1147, n_alt = 7
   Insn 1275: point = 1148, n_alt = 8
   Insn 1274: point = 1149, n_alt = 1
   Insn 1273: point = 1151, n_alt = 7
   Insn 1272: point = 1152, n_alt = 1
   Insn 1271: point = 1154, n_alt = 1
   Insn 1270: point = 1156, n_alt = 7
   Insn 2033: point = 1157, n_alt = -1
   Insn 1269: point = 1159, n_alt = 1
   Insn 2032: point = 1159, n_alt = -1
   Insn 1268: point = 1161, n_alt = 1
   Insn 1267: point = 1163, n_alt = 7
   Insn 1266: point = 1164, n_alt = 8
   Insn 1265: point = 1165, n_alt = 1
   Insn 1264: point = 1167, n_alt = 1
   Insn 1263: point = 1169, n_alt = 7
   Insn 2031: point = 1170, n_alt = -1
   Insn 1262: point = 1172, n_alt = 1
   Insn 2030: point = 1172, n_alt = -1
   Insn 1261: point = 1174, n_alt = 1
   Insn 1260: point = 1176, n_alt = 7
   Insn 1259: point = 1177, n_alt = 8
   Insn 1258: point = 1178, n_alt = 1
   Insn 1257: point = 1180, n_alt = 1
   Insn 1256: point = 1182, n_alt = 7
   Insn 2029: point = 1183, n_alt = -1
   Insn 1255: point = 1185, n_alt = 1
   Insn 2028: point = 1185, n_alt = -1
   Insn 1254: point = 1187, n_alt = 1
   Insn 1253: point = 1189, n_alt = 7
   Insn 1252: point = 1190, n_alt = 8
   Insn 1251: point = 1191, n_alt = 3
   Insn 1250: point = 1192, n_alt = 1
   Insn 1249: point = 1194, n_alt = 3
   Insn 1248: point = 1196, n_alt = 0
   Insn 1247: point = 1198, n_alt = 0
   Insn 1246: point = 1199, n_alt = 7
   Insn 1245: point = 1200, n_alt = 7
   Insn 1244: point = 1202, n_alt = 3
   Insn 1243: point = 1203, n_alt = 3
   Insn 1242: point = 1205, n_alt = 0
   Insn 1241: point = 1207, n_alt = 0
   Insn 1240: point = 1208, n_alt = 0
   Insn 1239: point = 1208, n_alt = 0
   Insn 1238: point = 1208, n_alt = 1
   Insn 1237: point = 1208, n_alt = -1
   Insn 1236: point = 1209, n_alt = -1
   Insn 1235: point = 1210, n_alt = -1
   Insn 1234: point = 1211, n_alt = -1
   Insn 1233: point = 1212, n_alt = -1
   Insn 1232: point = 1213, n_alt = -1
   Insn 1231: point = 1214, n_alt = 0
   Insn 1230: point = 1215, n_alt = 3
   Insn 1229: point = 1216, n_alt = 0
   Insn 1228: point = 1217, n_alt = 3
   Insn 1227: point = 1218, n_alt = 0
   Insn 1226: point = 1219, n_alt = 3
   Insn 1225: point = 1220, n_alt = 0
   Insn 1224: point = 1221, n_alt = 3
   Insn 1223: point = 1222, n_alt = 3
   Insn 1222: point = 1223, n_alt = 3
   Insn 1221: point = 1224, n_alt = 3
   Insn 1220: point = 1225, n_alt = 3
   Insn 1219: point = 1227, n_alt = 3
   Insn 1218: point = 1228, n_alt = 1
   Insn 1217: point = 1230, n_alt = 0
   Insn 1216: point = 1232, n_alt = 0
   Insn 1215: point = 1234, n_alt = 0
   Insn 1214: point = 1235, n_alt = 3
   Insn 1213: point = 1237, n_alt = 3
   Insn 1212: point = 1238, n_alt = 1
   Insn 1211: point = 1240, n_alt = 0
   Insn 1210: point = 1242, n_alt = 0
   Insn 1209: point = 1244, n_alt = 0
   Insn 1208: point = 1245, n_alt = 3
   Insn 1207: point = 1247, n_alt = 3
   Insn 1206: point = 1248, n_alt = 1
   Insn 1205: point = 1250, n_alt = 0
   Insn 1204: point = 1252, n_alt = 0
   Insn 1203: point = 1254, n_alt = 0
  BB 11
   Insn 1201: point = 1256, n_alt = -1
   Insn 1200: point = 1256, n_alt = 0
   Insn 1199: point = 1257, n_alt = 0
   Insn 1198: point = 1259, n_alt = 3
   Insn 1197: point = 1260, n_alt = 3
   Insn 1196: point = 1262, n_alt = 0
   Insn 1195: point = 1264, n_alt = 0
   Insn 1194: point = 1265, n_alt = 8
   Insn 1193: point = 1266, n_alt = 1
   Insn 1192: point = 1268, n_alt = 1
   Insn 1191: point = 1270, n_alt = 7
   Insn 1190: point = 1271, n_alt = 1
   Insn 1189: point = 1273, n_alt = 1
   Insn 1188: point = 1275, n_alt = 7
   Insn 2027: point = 1276, n_alt = -1
   Insn 1187: point = 1278, n_alt = 1
   Insn 2026: point = 1278, n_alt = -1
   Insn 1186: point = 1280, n_alt = 7
   Insn 1185: point = 1281, n_alt = 8
   Insn 1184: point = 1282, n_alt = 1
   Insn 1183: point = 1284, n_alt = 1
   Insn 1182: point = 1286, n_alt = 7
   Insn 1181: point = 1287, n_alt = 1
   Insn 1180: point = 1289, n_alt = 1
   Insn 1179: point = 1291, n_alt = 7
   Insn 2025: point = 1292, n_alt = -1
   Insn 1178: point = 1294, n_alt = 1
   Insn 2024: point = 1294, n_alt = -1
   Insn 1177: point = 1296, n_alt = 7
   Insn 1176: point = 1297, n_alt = 8
   Insn 1175: point = 1298, n_alt = 1
   Insn 1174: point = 1300, n_alt = 1
   Insn 1173: point = 1302, n_alt = 7
   Insn 1172: point = 1303, n_alt = 1
   Insn 1171: point = 1305, n_alt = 1
   Insn 1170: point = 1307, n_alt = 7
   Insn 1169: point = 1308, n_alt = 1
   Insn 1168: point = 1310, n_alt = 7
   Insn 1167: point = 1311, n_alt = 7
   Insn 1166: point = 1312, n_alt = 8
   Insn 1165: point = 1313, n_alt = 1
   Insn 1164: point = 1315, n_alt = 1
   Insn 1163: point = 1317, n_alt = 7
   Insn 1162: point = 1318, n_alt = 1
   Insn 1161: point = 1320, n_alt = 1
   Insn 1160: point = 1322, n_alt = 7
   Insn 1159: point = 1323, n_alt = 1
   Insn 1158: point = 1325, n_alt = 7
   Insn 1157: point = 1326, n_alt = 7
   Insn 1156: point = 1327, n_alt = 8
   Insn 1155: point = 1328, n_alt = 1
   Insn 1154: point = 1330, n_alt = 1
   Insn 1153: point = 1332, n_alt = 7
   Insn 1152: point = 1333, n_alt = 1
   Insn 1151: point = 1335, n_alt = 1
   Insn 1150: point = 1337, n_alt = 7
   Insn 1149: point = 1338, n_alt = 1
   Insn 1148: point = 1340, n_alt = 7
   Insn 1147: point = 1341, n_alt = 7
   Insn 1146: point = 1342, n_alt = 8
   Insn 1145: point = 1343, n_alt = 1
   Insn 1144: point = 1345, n_alt = 1
   Insn 1143: point = 1347, n_alt = 7
   Insn 1142: point = 1348, n_alt = 1
   Insn 1141: point = 1350, n_alt = 1
   Insn 1140: point = 1352, n_alt = 7
   Insn 1139: point = 1353, n_alt = 1
   Insn 1138: point = 1355, n_alt = 7
   Insn 1137: point = 1356, n_alt = 7
  BB 9
   Insn 1979: point = 1358, n_alt = -1
   Insn 1072: point = 1358, n_alt = 0
   Insn 1071: point = 1358, n_alt = 0
   Insn 1070: point = 1358, n_alt = 1
   Insn 1069: point = 1358, n_alt = -1
   Insn 1068: point = 1359, n_alt = -1
   Insn 1067: point = 1360, n_alt = -1
   Insn 1066: point = 1361, n_alt = -1
   Insn 1065: point = 1362, n_alt = -1
   Insn 1064: point = 1363, n_alt = -1
   Insn 1063: point = 1364, n_alt = 0
   Insn 1062: point = 1364, n_alt = 0
   Insn 1061: point = 1365, n_alt = 0
   Insn 1060: point = 1365, n_alt = 0
   Insn 1059: point = 1366, n_alt = 0
   Insn 1058: point = 1367, n_alt = 3
   Insn 1057: point = 1368, n_alt = 0
   Insn 1056: point = 1369, n_alt = 3
   Insn 1055: point = 1370, n_alt = 0
   Insn 1054: point = 1371, n_alt = 3
   Insn 1053: point = 1372, n_alt = 0
   Insn 1052: point = 1372, n_alt = 3
   Insn 1051: point = 1373, n_alt = 3
   Insn 1050: point = 1374, n_alt = 3
   Insn 1049: point = 1376, n_alt = 3
   Insn 1048: point = 1377, n_alt = 1
   Insn 1047: point = 1379, n_alt = 0
   Insn 1046: point = 1381, n_alt = 0
   Insn 1045: point = 1383, n_alt = 0
   Insn 1044: point = 1384, n_alt = 3
   Insn 1043: point = 1386, n_alt = 3
   Insn 1042: point = 1387, n_alt = 1
   Insn 1041: point = 1389, n_alt = 0
   Insn 1040: point = 1391, n_alt = 0
   Insn 1039: point = 1393, n_alt = 0
   Insn 1038: point = 1394, n_alt = 3
   Insn 1037: point = 1396, n_alt = 3
   Insn 1036: point = 1397, n_alt = 1
   Insn 1035: point = 1399, n_alt = 0
   Insn 1034: point = 1401, n_alt = 0
   Insn 1033: point = 1403, n_alt = 0
   Insn 1032: point = 1404, n_alt = 3
   Insn 1031: point = 1406, n_alt = 3
   Insn 1030: point = 1407, n_alt = 1
   Insn 1029: point = 1409, n_alt = 0
   Insn 1028: point = 1411, n_alt = 0
   Insn 1027: point = 1413, n_alt = 0
   Insn 1026: point = 1414, n_alt = 3
   Insn 1025: point = 1416, n_alt = 3
   Insn 1024: point = 1417, n_alt = 1
   Insn 1023: point = 1419, n_alt = 0
   Insn 1022: point = 1421, n_alt = 0
   Insn 1021: point = 1423, n_alt = 0
   Insn 1020: point = 1424, n_alt = 3
   Insn 1019: point = 1426, n_alt = 3
   Insn 1018: point = 1427, n_alt = 1
   Insn 1017: point = 1429, n_alt = 0
   Insn 1016: point = 1431, n_alt = 0
   Insn 1015: point = 1433, n_alt = 0
  BB 10
   Insn 1134: point = 1435, n_alt = 0
   Insn 1133: point = 1435, n_alt = 0
   Insn 1132: point = 1435, n_alt = 1
   Insn 1131: point = 1435, n_alt = -1
   Insn 1130: point = 1436, n_alt = -1
   Insn 1129: point = 1437, n_alt = -1
   Insn 1128: point = 1438, n_alt = -1
   Insn 1127: point = 1439, n_alt = -1
   Insn 1126: point = 1440, n_alt = -1
   Insn 1125: point = 1441, n_alt = 0
   Insn 1124: point = 1441, n_alt = 0
   Insn 1123: point = 1442, n_alt = 0
   Insn 1122: point = 1442, n_alt = 0
   Insn 1121: point = 1443, n_alt = 0
   Insn 1120: point = 1444, n_alt = 3
   Insn 1119: point = 1445, n_alt = 0
   Insn 1118: point = 1446, n_alt = 3
   Insn 1117: point = 1447, n_alt = 0
   Insn 1116: point = 1448, n_alt = 3
   Insn 1115: point = 1449, n_alt = 0
   Insn 1114: point = 1449, n_alt = 3
   Insn 1113: point = 1450, n_alt = 3
   Insn 1112: point = 1451, n_alt = 3
   Insn 1111: point = 1453, n_alt = 3
   Insn 1110: point = 1454, n_alt = 1
   Insn 1109: point = 1456, n_alt = 0
   Insn 1108: point = 1458, n_alt = 0
   Insn 1107: point = 1460, n_alt = 0
   Insn 1106: point = 1461, n_alt = 3
   Insn 1105: point = 1463, n_alt = 3
   Insn 1104: point = 1464, n_alt = 1
   Insn 1103: point = 1466, n_alt = 0
   Insn 1102: point = 1468, n_alt = 0
   Insn 1101: point = 1470, n_alt = 0
   Insn 1100: point = 1471, n_alt = 3
   Insn 1099: point = 1473, n_alt = 3
   Insn 1098: point = 1474, n_alt = 1
   Insn 1097: point = 1476, n_alt = 0
   Insn 1096: point = 1478, n_alt = 0
   Insn 1095: point = 1480, n_alt = 0
   Insn 1094: point = 1481, n_alt = 3
   Insn 1093: point = 1483, n_alt = 3
   Insn 1092: point = 1484, n_alt = 1
   Insn 1091: point = 1486, n_alt = 0
   Insn 1090: point = 1488, n_alt = 0
   Insn 1089: point = 1490, n_alt = 0
   Insn 1088: point = 1491, n_alt = 3
   Insn 1087: point = 1493, n_alt = 3
   Insn 1086: point = 1494, n_alt = 1
   Insn 1085: point = 1496, n_alt = 0
   Insn 1084: point = 1498, n_alt = 0
   Insn 1083: point = 1500, n_alt = 0
   Insn 1082: point = 1501, n_alt = 3
   Insn 1081: point = 1503, n_alt = 3
   Insn 1080: point = 1504, n_alt = 1
   Insn 1079: point = 1506, n_alt = 0
   Insn 1078: point = 1508, n_alt = 0
   Insn 1077: point = 1510, n_alt = 0
  BB 8
   Insn 1010: point = 1512, n_alt = -1
   Insn 1009: point = 1512, n_alt = 1
   Insn 1008: point = 1513, n_alt = 7
   Insn 1007: point = 1515, n_alt = 3
   Insn 1006: point = 1516, n_alt = 3
   Insn 1005: point = 1518, n_alt = 0
   Insn 1004: point = 1520, n_alt = 0
   Insn 1003: point = 1521, n_alt = 7
   Insn 1002: point = 1523, n_alt = 3
   Insn 1001: point = 1524, n_alt = 3
   Insn 1000: point = 1526, n_alt = 0
   Insn 999: point = 1528, n_alt = 0
   Insn 998: point = 1529, n_alt = 8
   Insn 997: point = 1530, n_alt = 1
   Insn 996: point = 1532, n_alt = 7
   Insn 995: point = 1533, n_alt = -1
   Insn 994: point = 1535, n_alt = 2
   Insn 993: point = 1537, n_alt = 7
   Insn 992: point = 1538, n_alt = 7
   Insn 991: point = 1539, n_alt = 8
   Insn 990: point = 1540, n_alt = 1
   Insn 989: point = 1542, n_alt = 7
   Insn 988: point = 1543, n_alt = -1
   Insn 987: point = 1545, n_alt = 2
   Insn 986: point = 1547, n_alt = 7
   Insn 985: point = 1548, n_alt = 7
   Insn 984: point = 1549, n_alt = 8
   Insn 983: point = 1550, n_alt = 1
   Insn 982: point = 1552, n_alt = 7
   Insn 981: point = 1553, n_alt = -1
   Insn 980: point = 1555, n_alt = 2
   Insn 979: point = 1557, n_alt = 7
   Insn 978: point = 1558, n_alt = 7
   Insn 977: point = 1559, n_alt = 8
   Insn 976: point = 1560, n_alt = 1
   Insn 975: point = 1562, n_alt = 7
   Insn 974: point = 1563, n_alt = -1
   Insn 973: point = 1565, n_alt = 2
   Insn 972: point = 1567, n_alt = 7
   Insn 971: point = 1568, n_alt = 7
   Insn 970: point = 1569, n_alt = 8
   Insn 969: point = 1570, n_alt = 1
   Insn 968: point = 1572, n_alt = 7
   Insn 967: point = 1573, n_alt = -1
   Insn 966: point = 1575, n_alt = 2
   Insn 965: point = 1577, n_alt = 7
   Insn 964: point = 1578, n_alt = 7
   Insn 963: point = 1579, n_alt = 8
   Insn 962: point = 1580, n_alt = 1
   Insn 961: point = 1582, n_alt = 7
   Insn 960: point = 1583, n_alt = -1
   Insn 959: point = 1585, n_alt = 2
   Insn 958: point = 1587, n_alt = 7
   Insn 957: point = 1588, n_alt = 7
   Insn 956: point = 1589, n_alt = 8
  BB 7
   Insn 953: point = 1591, n_alt = 7
  BB 6
   Insn 951: point = 1593, n_alt = -1
   Insn 950: point = 1593, n_alt = 0
   Insn 949: point = 1594, n_alt = 0
   Insn 948: point = 1596, n_alt = 0
   Insn 947: point = 1597, n_alt = 1
   Insn 946: point = 1597, n_alt = 0
   Insn 945: point = 1598, n_alt = 1
   Insn 944: point = 1599, n_alt = 7
   Insn 943: point = 1600, n_alt = 7
   Insn 942: point = 1601, n_alt = 8
   Insn 941: point = 1602, n_alt = 0
   Insn 940: point = 1603, n_alt = 8
   Insn 939: point = 1604, n_alt = 1
   Insn 938: point = 1606, n_alt = 7
   Insn 937: point = 1607, n_alt = 8
   Insn 936: point = 1608, n_alt = 1
   Insn 935: point = 1610, n_alt = 7
   Insn 934: point = 1611, n_alt = 8
   Insn 933: point = 1612, n_alt = 1
   Insn 932: point = 1614, n_alt = 7
   Insn 931: point = 1615, n_alt = 8
   Insn 930: point = 1616, n_alt = 1
   Insn 929: point = 1618, n_alt = 7
   Insn 928: point = 1619, n_alt = 8
   Insn 927: point = 1620, n_alt = 1
   Insn 926: point = 1622, n_alt = 7
   Insn 925: point = 1623, n_alt = 8
   Insn 924: point = 1624, n_alt = 1
   Insn 923: point = 1626, n_alt = 7
   Insn 922: point = 1627, n_alt = 8
   Insn 921: point = 1628, n_alt = 2
   Insn 920: point = 1630, n_alt = -1
   Insn 919: point = 1632, n_alt = 2
   Insn 918: point = 1634, n_alt = 7
   Insn 917: point = 1635, n_alt = 1
   Insn 916: point = 1637, n_alt = 7
   Insn 915: point = 1638, n_alt = 7
   Insn 914: point = 1639, n_alt = 8
   Insn 2023: point = 1640, n_alt = -1
   Insn 913: point = 1642, n_alt = 2
   Insn 2022: point = 1643, n_alt = -1
   Insn 912: point = 1645, n_alt = 7
   Insn 911: point = 1646, n_alt = 0
   Insn 910: point = 1648, n_alt = 2
   Insn 909: point = 1650, n_alt = 7
  BB 5
   Insn 906: point = 1652, n_alt = 8
   Insn 905: point = 1653, n_alt = 7
   Insn 904: point = 1654, n_alt = 8
   Insn 903: point = 1655, n_alt = 7
   Insn 902: point = 1656, n_alt = 8
   Insn 901: point = 1657, n_alt = 7
   Insn 900: point = 1658, n_alt = 8
   Insn 899: point = 1659, n_alt = 7
   Insn 898: point = 1660, n_alt = 8
   Insn 897: point = 1661, n_alt = 7
   Insn 896: point = 1662, n_alt = 8
   Insn 895: point = 1663, n_alt = 7
   Insn 894: point = 1664, n_alt = 8
   Insn 893: point = 1665, n_alt = 7
  BB 4
   Insn 888: point = 1667, n_alt = -1
   Insn 887: point = 1667, n_alt = 1
   Insn 886: point = 1668, n_alt = 7
   Insn 885: point = 1669, n_alt = 7
   Insn 884: point = 1670, n_alt = 8
   Insn 2021: point = 1671, n_alt = -1
   Insn 883: point = 1673, n_alt = 2
   Insn 2020: point = 1674, n_alt = -1
   Insn 882: point = 1676, n_alt = 7
   Insn 881: point = 1677, n_alt = 1
   Insn 880: point = 1679, n_alt = 7
   Insn 879: point = 1681, n_alt = 3
   Insn 878: point = 1682, n_alt = 8
   Insn 2019: point = 1683, n_alt = -1
   Insn 877: point = 1685, n_alt = 2
   Insn 2018: point = 1686, n_alt = -1
   Insn 876: point = 1688, n_alt = 7
   Insn 875: point = 1689, n_alt = 1
   Insn 874: point = 1691, n_alt = 7
   Insn 873: point = 1693, n_alt = 3
   Insn 872: point = 1694, n_alt = 8
   Insn 2017: point = 1695, n_alt = -1
   Insn 871: point = 1697, n_alt = 2
   Insn 2016: point = 1698, n_alt = -1
   Insn 870: point = 1700, n_alt = 7
   Insn 869: point = 1701, n_alt = 1
   Insn 868: point = 1703, n_alt = 7
   Insn 867: point = 1705, n_alt = 3
   Insn 866: point = 1706, n_alt = 8
   Insn 2015: point = 1707, n_alt = -1
   Insn 865: point = 1709, n_alt = 2
   Insn 2014: point = 1710, n_alt = -1
   Insn 864: point = 1712, n_alt = 7
   Insn 863: point = 1713, n_alt = 1
   Insn 862: point = 1715, n_alt = 7
   Insn 861: point = 1717, n_alt = 3
   Insn 860: point = 1718, n_alt = 8
   Insn 2013: point = 1719, n_alt = -1
   Insn 859: point = 1721, n_alt = 2
   Insn 2012: point = 1722, n_alt = -1
   Insn 858: point = 1724, n_alt = 7
   Insn 857: point = 1725, n_alt = 1
   Insn 856: point = 1727, n_alt = 7
   Insn 855: point = 1729, n_alt = 3
   Insn 854: point = 1730, n_alt = 8
   Insn 2011: point = 1731, n_alt = -1
   Insn 853: point = 1733, n_alt = 2
   Insn 2010: point = 1734, n_alt = -1
   Insn 852: point = 1736, n_alt = 7
   Insn 851: point = 1737, n_alt = 1
   Insn 850: point = 1739, n_alt = 7
   Insn 849: point = 1741, n_alt = 3
   Insn 848: point = 1742, n_alt = 8
   Insn 2009: point = 1743, n_alt = -1
   Insn 847: point = 1745, n_alt = 2
   Insn 2008: point = 1746, n_alt = -1
   Insn 846: point = 1748, n_alt = 7
   Insn 845: point = 1749, n_alt = 1
   Insn 844: point = 1751, n_alt = 7
   Insn 843: point = 1753, n_alt = 3
   Insn 842: point = 1754, n_alt = 8
   Insn 841: point = 1755, n_alt = 2
   Insn 840: point = 1757, n_alt = 7
   Insn 839: point = 1759, n_alt = 3
   Insn 838: point = 1760, n_alt = 1
   Insn 837: point = 1762, n_alt = 1
   Insn 836: point = 1764, n_alt = 7
   Insn 835: point = 1766, n_alt = 3
   Insn 834: point = 1767, n_alt = 3
   Insn 833: point = 1769, n_alt = 0
   Insn 832: point = 1771, n_alt = 0
   Insn 831: point = 1772, n_alt = 7
   Insn 830: point = 1774, n_alt = 3
   Insn 829: point = 1775, n_alt = 8
   Insn 828: point = 1776, n_alt = 2
   Insn 827: point = 1778, n_alt = 7
   Insn 826: point = 1780, n_alt = 3
   Insn 825: point = 1781, n_alt = 1
   Insn 824: point = 1783, n_alt = 1
   Insn 823: point = 1785, n_alt = 7
   Insn 822: point = 1787, n_alt = 3
   Insn 821: point = 1788, n_alt = 3
   Insn 820: point = 1790, n_alt = 0
   Insn 819: point = 1792, n_alt = 0
   Insn 818: point = 1793, n_alt = 7
   Insn 817: point = 1795, n_alt = 3
   Insn 816: point = 1796, n_alt = 8
   Insn 815: point = 1797, n_alt = 1
   Insn 814: point = 1799, n_alt = 2
   Insn 813: point = 1801, n_alt = 7
   Insn 812: point = 1803, n_alt = 3
   Insn 811: point = 1804, n_alt = 1
   Insn 810: point = 1806, n_alt = 7
   Insn 809: point = 1808, n_alt = 3
   Insn 2007: point = 1809, n_alt = -1
   Insn 808: point = 1811, n_alt = 2
   Insn 2006: point = 1812, n_alt = -1
   Insn 807: point = 1814, n_alt = 7
   Insn 806: point = 1816, n_alt = 3
   Insn 805: point = 1817, n_alt = 1
   Insn 804: point = 1819, n_alt = 1
   Insn 803: point = 1821, n_alt = 7
   Insn 802: point = 1823, n_alt = 3
   Insn 801: point = 1824, n_alt = 3
   Insn 800: point = 1826, n_alt = 0
   Insn 799: point = 1828, n_alt = 0
   Insn 798: point = 1829, n_alt = 7
   Insn 797: point = 1831, n_alt = 3
   Insn 796: point = 1832, n_alt = 8
   Insn 795: point = 1833, n_alt = 2
   Insn 794: point = 1835, n_alt = 7
   Insn 793: point = 1837, n_alt = 3
   Insn 792: point = 1838, n_alt = 1
   Insn 791: point = 1840, n_alt = 1
   Insn 790: point = 1842, n_alt = 7
   Insn 789: point = 1844, n_alt = 3
   Insn 788: point = 1845, n_alt = 3
   Insn 787: point = 1847, n_alt = 0
   Insn 786: point = 1849, n_alt = 0
   Insn 785: point = 1850, n_alt = 7
   Insn 784: point = 1852, n_alt = 3
   Insn 783: point = 1853, n_alt = 8
   Insn 782: point = 1854, n_alt = 2
   Insn 781: point = 1856, n_alt = 7
   Insn 780: point = 1858, n_alt = 3
   Insn 779: point = 1859, n_alt = 1
   Insn 778: point = 1861, n_alt = 1
   Insn 777: point = 1863, n_alt = 7
   Insn 776: point = 1865, n_alt = 3
   Insn 775: point = 1866, n_alt = 3
   Insn 774: point = 1868, n_alt = 0
   Insn 773: point = 1870, n_alt = 0
   Insn 772: point = 1871, n_alt = 7
   Insn 771: point = 1873, n_alt = 3
   Insn 770: point = 1874, n_alt = 8
   Insn 769: point = 1875, n_alt = 2
   Insn 768: point = 1877, n_alt = 7
   Insn 767: point = 1879, n_alt = 3
   Insn 766: point = 1880, n_alt = 1
   Insn 765: point = 1882, n_alt = 1
   Insn 764: point = 1884, n_alt = 7
   Insn 763: point = 1886, n_alt = 3
   Insn 762: point = 1887, n_alt = 3
   Insn 761: point = 1889, n_alt = 0
   Insn 760: point = 1891, n_alt = 0
   Insn 759: point = 1892, n_alt = 7
   Insn 758: point = 1894, n_alt = 3
   Insn 757: point = 1895, n_alt = 8
   Insn 756: point = 1896, n_alt = 2
   Insn 755: point = 1898, n_alt = 7
   Insn 754: point = 1900, n_alt = 3
   Insn 753: point = 1901, n_alt = 1
   Insn 752: point = 1903, n_alt = 1
   Insn 751: point = 1905, n_alt = 7
   Insn 750: point = 1907, n_alt = 3
   Insn 749: point = 1908, n_alt = 3
   Insn 748: point = 1910, n_alt = 0
   Insn 747: point = 1912, n_alt = 0
   Insn 746: point = 1913, n_alt = 7
   Insn 745: point = 1915, n_alt = 3
   Insn 744: point = 1916, n_alt = 8
   Insn 743: point = 1917, n_alt = 2
   Insn 742: point = 1919, n_alt = 1
   Insn 741: point = 1921, n_alt = 7
   Insn 740: point = 1922, n_alt = 7
   Insn 739: point = 1923, n_alt = 8
   Insn 738: point = 1924, n_alt = 2
   Insn 737: point = 1926, n_alt = 1
   Insn 736: point = 1928, n_alt = 7
   Insn 735: point = 1929, n_alt = 7
   Insn 734: point = 1930, n_alt = 8
   Insn 733: point = 1931, n_alt = 2
   Insn 732: point = 1933, n_alt = 1
   Insn 731: point = 1935, n_alt = 7
   Insn 730: point = 1936, n_alt = 7
   Insn 729: point = 1937, n_alt = 8
   Insn 728: point = 1938, n_alt = 2
   Insn 727: point = 1940, n_alt = 1
   Insn 726: point = 1942, n_alt = 7
   Insn 725: point = 1943, n_alt = 7
   Insn 724: point = 1944, n_alt = 8
   Insn 723: point = 1945, n_alt = 2
   Insn 722: point = 1947, n_alt = 1
   Insn 721: point = 1949, n_alt = 7
   Insn 720: point = 1950, n_alt = 7
   Insn 719: point = 1951, n_alt = 8
   Insn 718: point = 1952, n_alt = 2
   Insn 717: point = 1954, n_alt = 1
   Insn 716: point = 1956, n_alt = 7
   Insn 715: point = 1957, n_alt = 7
   Insn 714: point = 1958, n_alt = 8
   Insn 713: point = 1959, n_alt = 0
   Insn 712: point = 1960, n_alt = 8
   Insn 711: point = 1961, n_alt = 1
   Insn 710: point = 1963, n_alt = 1
   Insn 709: point = 1965, n_alt = 1
   Insn 708: point = 1967, n_alt = 7
   Insn 2005: point = 1968, n_alt = -1
   Insn 707: point = 1970, n_alt = 1
   Insn 2004: point = 1970, n_alt = -1
   Insn 706: point = 1972, n_alt = 1
   Insn 705: point = 1974, n_alt = 7
   Insn 704: point = 1975, n_alt = 8
   Insn 703: point = 1976, n_alt = 1
   Insn 702: point = 1978, n_alt = 1
   Insn 701: point = 1980, n_alt = 1
   Insn 700: point = 1982, n_alt = 7
   Insn 2003: point = 1983, n_alt = -1
   Insn 699: point = 1985, n_alt = 1
   Insn 2002: point = 1985, n_alt = -1
   Insn 698: point = 1987, n_alt = 1
   Insn 697: point = 1989, n_alt = 7
   Insn 696: point = 1990, n_alt = 8
   Insn 695: point = 1991, n_alt = 1
   Insn 694: point = 1993, n_alt = 1
   Insn 693: point = 1995, n_alt = 1
   Insn 692: point = 1997, n_alt = 7
   Insn 2001: point = 1998, n_alt = -1
   Insn 691: point = 2000, n_alt = 1
   Insn 2000: point = 2000, n_alt = -1
   Insn 690: point = 2002, n_alt = 1
   Insn 689: point = 2004, n_alt = 7
   Insn 688: point = 2005, n_alt = 8
   Insn 687: point = 2006, n_alt = 1
   Insn 686: point = 2008, n_alt = 1
   Insn 685: point = 2010, n_alt = 1
   Insn 684: point = 2012, n_alt = 7
   Insn 1999: point = 2013, n_alt = -1
   Insn 683: point = 2015, n_alt = 1
   Insn 1998: point = 2015, n_alt = -1
   Insn 682: point = 2017, n_alt = 1
   Insn 681: point = 2019, n_alt = 7
   Insn 680: point = 2020, n_alt = 8
   Insn 679: point = 2021, n_alt = 1
   Insn 678: point = 2023, n_alt = 1
   Insn 677: point = 2025, n_alt = 1
   Insn 676: point = 2027, n_alt = 7
   Insn 1997: point = 2028, n_alt = -1
   Insn 675: point = 2030, n_alt = 1
   Insn 1996: point = 2030, n_alt = -1
   Insn 674: point = 2032, n_alt = 1
   Insn 673: point = 2034, n_alt = 7
   Insn 672: point = 2035, n_alt = 8
   Insn 671: point = 2036, n_alt = 1
   Insn 670: point = 2038, n_alt = 1
   Insn 669: point = 2040, n_alt = 1
   Insn 668: point = 2042, n_alt = 7
   Insn 1995: point = 2043, n_alt = -1
   Insn 667: point = 2045, n_alt = 1
   Insn 1994: point = 2045, n_alt = -1
   Insn 666: point = 2047, n_alt = 1
   Insn 665: point = 2049, n_alt = 7
   Insn 664: point = 2050, n_alt = 8
   Insn 663: point = 2051, n_alt = 1
   Insn 662: point = 2053, n_alt = 1
   Insn 661: point = 2055, n_alt = 7
   Insn 1993: point = 2056, n_alt = -1
   Insn 660: point = 2058, n_alt = 1
   Insn 1992: point = 2059, n_alt = -1
   Insn 659: point = 2060, n_alt = 7
   Insn 658: point = 2061, n_alt = 8
   Insn 657: point = 2062, n_alt = 2
   Insn 656: point = 2064, n_alt = 7
   Insn 655: point = 2065, n_alt = 8
   Insn 654: point = 2066, n_alt = 1
   Insn 653: point = 2068, n_alt = 2
   Insn 652: point = 2069, n_alt = 7
   Insn 651: point = 2070, n_alt = 8
   Insn 650: point = 2071, n_alt = 1
   Insn 649: point = 2073, n_alt = 2
   Insn 648: point = 2074, n_alt = 7
   Insn 647: point = 2075, n_alt = 8
   Insn 646: point = 2076, n_alt = 1
   Insn 645: point = 2078, n_alt = 2
   Insn 644: point = 2079, n_alt = 7
   Insn 643: point = 2080, n_alt = 8
   Insn 642: point = 2081, n_alt = 2
   Insn 641: point = 2083, n_alt = 7
   Insn 640: point = 2084, n_alt = 7
   Insn 639: point = 2085, n_alt = 8
   Insn 638: point = 2086, n_alt = 1
   Insn 637: point = 2088, n_alt = 2
   Insn 636: point = 2089, n_alt = 7
   Insn 635: point = 2090, n_alt = 8
   Insn 634: point = 2091, n_alt = 2
   Insn 633: point = 2093, n_alt = 7
   Insn 632: point = 2094, n_alt = 7
   Insn 631: point = 2096, n_alt = 3
   Insn 630: point = 2097, n_alt = 3
   Insn 629: point = 2099, n_alt = 0
   Insn 628: point = 2101, n_alt = 0
   Insn 627: point = 2102, n_alt = 8
   Insn 626: point = 2103, n_alt = 7
   Insn 625: point = 2104, n_alt = 8
   Insn 624: point = 2105, n_alt = 1
   Insn 623: point = 2107, n_alt = 7
   Insn 622: point = 2108, n_alt = 8
   Insn 621: point = 2109, n_alt = 7
   Insn 620: point = 2110, n_alt = 8
   Insn 619: point = 2111, n_alt = 7
   Insn 618: point = 2112, n_alt = 8
   Insn 617: point = 2113, n_alt = 7
   Insn 616: point = 2114, n_alt = 8
   Insn 615: point = 2115, n_alt = 1
   Insn 614: point = 2117, n_alt = 7
   Insn 613: point = 2118, n_alt = 7
   Insn 612: point = 2119, n_alt = 8
   Insn 611: point = 2120, n_alt = 1
   Insn 610: point = 2122, n_alt = 7
   Insn 609: point = 2124, n_alt = 3
   Insn 608: point = 2125, n_alt = 3
   Insn 607: point = 2127, n_alt = 0
   Insn 606: point = 2129, n_alt = 0
   Insn 605: point = 2130, n_alt = 8
   Insn 604: point = 2131, n_alt = 1
   Insn 603: point = 2133, n_alt = 7
   Insn 602: point = 2134, n_alt = -1
   Insn 601: point = 2136, n_alt = 2
   Insn 600: point = 2138, n_alt = 7
   Insn 599: point = 2139, n_alt = 8
   Insn 598: point = 2140, n_alt = 1
   Insn 597: point = 2142, n_alt = 7
   Insn 596: point = 2143, n_alt = -1
   Insn 595: point = 2145, n_alt = 2
   Insn 594: point = 2147, n_alt = 7
   Insn 593: point = 2148, n_alt = 8
   Insn 592: point = 2149, n_alt = 0
   Insn 591: point = 2151, n_alt = 1
   Insn 590: point = 2153, n_alt = 1
   Insn 589: point = 2155, n_alt = 7
   Insn 1991: point = 2156, n_alt = -1
   Insn 588: point = 2158, n_alt = 1
   Insn 1990: point = 2159, n_alt = -1
   Insn 587: point = 2160, n_alt = 7
   Insn 586: point = 2161, n_alt = 8
   Insn 585: point = 2162, n_alt = 7
   Insn 584: point = 2163, n_alt = 8
   Insn 583: point = 2164, n_alt = 7
   Insn 582: point = 2166, n_alt = 3
   Insn 581: point = 2167, n_alt = 3
   Insn 580: point = 2169, n_alt = 0
   Insn 579: point = 2171, n_alt = 0
   Insn 578: point = 2172, n_alt = 8
   Insn 577: point = 2173, n_alt = 2
   Insn 576: point = 2175, n_alt = 1
   Insn 575: point = 2177, n_alt = 7
   Insn 574: point = 2179, n_alt = 3
   Insn 573: point = 2180, n_alt = 3
   Insn 572: point = 2182, n_alt = 0
   Insn 571: point = 2184, n_alt = 0
   Insn 570: point = 2185, n_alt = 7
   Insn 569: point = 2187, n_alt = 3
   Insn 568: point = 2188, n_alt = 8
   Insn 567: point = 2189, n_alt = 7
   Insn 566: point = 2190, n_alt = 8
   Insn 565: point = 2191, n_alt = 7
   Insn 564: point = 2192, n_alt = 8
   Insn 563: point = 2193, n_alt = 1
   Insn 562: point = 2195, n_alt = 7
   Insn 561: point = 2196, n_alt = 7
   Insn 560: point = 2198, n_alt = 3
   Insn 559: point = 2199, n_alt = 8
   Insn 558: point = 2200, n_alt = 7
   Insn 557: point = 2201, n_alt = 8
   Insn 556: point = 2202, n_alt = 7
   Insn 555: point = 2203, n_alt = 8
   Insn 554: point = 2204, n_alt = 7
   Insn 553: point = 2205, n_alt = 8
   Insn 552: point = 2206, n_alt = 7
   Insn 551: point = 2207, n_alt = 8
   Insn 550: point = 2208, n_alt = 7
   Insn 549: point = 2209, n_alt = 8
   Insn 548: point = 2210, n_alt = 7
   Insn 547: point = 2211, n_alt = 8
   Insn 546: point = 2212, n_alt = 7
   Insn 545: point = 2213, n_alt = 8
   Insn 544: point = 2214, n_alt = 7
   Insn 543: point = 2215, n_alt = 8
   Insn 542: point = 2216, n_alt = 7
   Insn 541: point = 2217, n_alt = 8
   Insn 540: point = 2218, n_alt = 7
   Insn 539: point = 2219, n_alt = 0
   Insn 538: point = 2219, n_alt = 0
   Insn 537: point = 2219, n_alt = 1
   Insn 536: point = 2219, n_alt = -1
   Insn 535: point = 2220, n_alt = -1
   Insn 534: point = 2221, n_alt = -1
   Insn 533: point = 2222, n_alt = -1
   Insn 532: point = 2223, n_alt = -1
   Insn 531: point = 2224, n_alt = -1
   Insn 530: point = 2225, n_alt = 0
   Insn 529: point = 2225, n_alt = 0
   Insn 528: point = 2225, n_alt = 0
   Insn 527: point = 2226, n_alt = 0
   Insn 526: point = 2227, n_alt = 0
   Insn 525: point = 2228, n_alt = 0
   Insn 524: point = 2229, n_alt = 0
   Insn 523: point = 2229, n_alt = 0
   Insn 522: point = 2230, n_alt = 3
   Insn 521: point = 2231, n_alt = 0
   Insn 520: point = 2232, n_alt = 3
   Insn 519: point = 2233, n_alt = 0
   Insn 518: point = 2234, n_alt = 3
   Insn 517: point = 2235, n_alt = 0
   Insn 516: point = 2236, n_alt = 3
   Insn 515: point = 2237, n_alt = 0
   Insn 514: point = 2238, n_alt = 3
   Insn 513: point = 2239, n_alt = 0
   Insn 512: point = 2239, n_alt = 0
   Insn 511: point = 2240, n_alt = 3
   Insn 510: point = 2241, n_alt = 0
   Insn 509: point = 2242, n_alt = 3
   Insn 508: point = 2243, n_alt = 0
   Insn 507: point = 2244, n_alt = 3
   Insn 506: point = 2245, n_alt = 0
   Insn 505: point = 2246, n_alt = 3
   Insn 504: point = 2247, n_alt = 0
   Insn 503: point = 2247, n_alt = 0
   Insn 502: point = 2248, n_alt = 3
   Insn 501: point = 2249, n_alt = 0
   Insn 500: point = 2250, n_alt = 3
   Insn 499: point = 2251, n_alt = 0
   Insn 498: point = 2252, n_alt = 3
   Insn 497: point = 2253, n_alt = 0
   Insn 496: point = 2254, n_alt = 3
   Insn 495: point = 2255, n_alt = 0
   Insn 494: point = 2256, n_alt = 0
   Insn 493: point = 2257, n_alt = 3
   Insn 492: point = 2258, n_alt = 0
   Insn 491: point = 2259, n_alt = 3
   Insn 490: point = 2260, n_alt = 0
   Insn 489: point = 2261, n_alt = 3
   Insn 488: point = 2262, n_alt = 0
   Insn 487: point = 2263, n_alt = 3
   Insn 486: point = 2264, n_alt = 0
   Insn 485: point = 2265, n_alt = 0
   Insn 484: point = 2266, n_alt = 3
   Insn 483: point = 2267, n_alt = 0
   Insn 482: point = 2267, n_alt = 3
   Insn 481: point = 2268, n_alt = 3
   Insn 480: point = 2269, n_alt = 3
   Insn 479: point = 2270, n_alt = 3
   Insn 478: point = 2271, n_alt = 3
   Insn 477: point = 2273, n_alt = 3
   Insn 476: point = 2274, n_alt = 1
   Insn 475: point = 2276, n_alt = 0
   Insn 474: point = 2278, n_alt = 0
   Insn 473: point = 2280, n_alt = 0
   Insn 472: point = 2281, n_alt = 3
   Insn 471: point = 2283, n_alt = 3
   Insn 470: point = 2284, n_alt = 1
   Insn 469: point = 2286, n_alt = 0
   Insn 468: point = 2288, n_alt = 0
   Insn 467: point = 2290, n_alt = 0
   Insn 466: point = 2291, n_alt = 3
   Insn 465: point = 2293, n_alt = 3
   Insn 464: point = 2294, n_alt = 1
   Insn 463: point = 2296, n_alt = 0
   Insn 462: point = 2298, n_alt = 0
   Insn 461: point = 2300, n_alt = 0
   Insn 460: point = 2301, n_alt = 3
   Insn 459: point = 2303, n_alt = 3
   Insn 458: point = 2304, n_alt = 1
   Insn 457: point = 2306, n_alt = 0
   Insn 456: point = 2308, n_alt = 0
   Insn 455: point = 2310, n_alt = 0
   Insn 454: point = 2311, n_alt = 3
   Insn 453: point = 2313, n_alt = 3
   Insn 452: point = 2314, n_alt = 1
   Insn 451: point = 2316, n_alt = 0
   Insn 450: point = 2318, n_alt = 0
   Insn 449: point = 2320, n_alt = 0
   Insn 448: point = 2321, n_alt = 3
   Insn 447: point = 2323, n_alt = 3
   Insn 446: point = 2324, n_alt = 1
   Insn 445: point = 2326, n_alt = 0
   Insn 444: point = 2328, n_alt = 0
   Insn 443: point = 2330, n_alt = 0
   Insn 1989: point = 2331, n_alt = 5
   Insn 442: point = 2332, n_alt = 3
   Insn 441: point = 2334, n_alt = 3
   Insn 440: point = 2335, n_alt = 1
   Insn 439: point = 2337, n_alt = 0
   Insn 438: point = 2339, n_alt = 0
   Insn 437: point = 2341, n_alt = 0
   Insn 1988: point = 2342, n_alt = 5
   Insn 436: point = 2343, n_alt = 3
   Insn 435: point = 2345, n_alt = 3
   Insn 434: point = 2346, n_alt = 1
   Insn 433: point = 2348, n_alt = 0
   Insn 432: point = 2350, n_alt = 0
   Insn 431: point = 2352, n_alt = 0
   Insn 1987: point = 2353, n_alt = 5
   Insn 430: point = 2354, n_alt = 3
   Insn 429: point = 2356, n_alt = 3
   Insn 428: point = 2357, n_alt = 1
   Insn 427: point = 2359, n_alt = 0
   Insn 426: point = 2361, n_alt = 0
   Insn 425: point = 2363, n_alt = 0
   Insn 424: point = 2364, n_alt = 3
   Insn 423: point = 2366, n_alt = 3
   Insn 422: point = 2367, n_alt = 1
   Insn 421: point = 2369, n_alt = 0
   Insn 420: point = 2371, n_alt = 0
   Insn 419: point = 2373, n_alt = 0
   Insn 418: point = 2374, n_alt = 3
   Insn 417: point = 2376, n_alt = 3
   Insn 416: point = 2377, n_alt = 1
   Insn 415: point = 2379, n_alt = 0
   Insn 414: point = 2381, n_alt = 0
   Insn 413: point = 2383, n_alt = 0
   Insn 412: point = 2384, n_alt = 8
   Insn 411: point = 2385, n_alt = 1
   Insn 410: point = 2387, n_alt = 7
   Insn 409: point = 2389, n_alt = 3
   Insn 408: point = 2390, n_alt = 7
   Insn 407: point = 2392, n_alt = 3
   Insn 406: point = 2393, n_alt = 3
   Insn 405: point = 2395, n_alt = 0
   Insn 404: point = 2397, n_alt = 0
  BB 2
   Insn 397: point = 2399, n_alt = 1
   Insn 396: point = 2399, n_alt = 0
   Insn 395: point = 2401, n_alt = 3
   Insn 394: point = 2402, n_alt = 8
   Insn 393: point = 2403, n_alt = 7
   Insn 392: point = 2404, n_alt = 3
   Insn 391: point = 2405, n_alt = 8
   Insn 390: point = 2406, n_alt = 7
   Insn 389: point = 2407, n_alt = 3
   Insn 388: point = 2408, n_alt = 8
   Insn 387: point = 2409, n_alt = 7
   Insn 386: point = 2410, n_alt = 3
   Insn 385: point = 2411, n_alt = 8
   Insn 384: point = 2412, n_alt = 7
   Insn 383: point = 2413, n_alt = 3
   Insn 382: point = 2414, n_alt = 8
   Insn 381: point = 2415, n_alt = 7
   Insn 380: point = 2416, n_alt = 3
   Insn 379: point = 2417, n_alt = 8
   Insn 378: point = 2418, n_alt = 7
   Insn 377: point = 2419, n_alt = 3
   Insn 376: point = 2420, n_alt = 8
   Insn 375: point = 2421, n_alt = 7
   Insn 374: point = 2422, n_alt = 3
   Insn 373: point = 2423, n_alt = 8
   Insn 372: point = 2424, n_alt = 7
   Insn 371: point = 2425, n_alt = 3
   Insn 367: point = 2426, n_alt = 5
   Insn 366: point = 2426, n_alt = 5
   Insn 365: point = 2427, n_alt = -1
   Insn 363: point = 2429, n_alt = 1
   Insn 361: point = 2431, n_alt = 0
   Insn 362: point = 2431, n_alt = 2
   Insn 360: point = 2432, n_alt = 3
   Insn 359: point = 2433, n_alt = 5
   Insn 358: point = 2434, n_alt = 0
   Insn 357: point = 2436, n_alt = 0
   Insn 356: point = 2438, n_alt = 3
   Insn 352: point = 2439, n_alt = 5
   Insn 351: point = 2439, n_alt = 5
   Insn 350: point = 2440, n_alt = -1
   Insn 348: point = 2442, n_alt = 1
   Insn 346: point = 2444, n_alt = 0
   Insn 347: point = 2444, n_alt = 2
   Insn 345: point = 2445, n_alt = 3
   Insn 344: point = 2446, n_alt = 5
   Insn 343: point = 2447, n_alt = 0
   Insn 342: point = 2449, n_alt = 0
   Insn 341: point = 2451, n_alt = 3
   Insn 337: point = 2452, n_alt = 5
   Insn 336: point = 2452, n_alt = 5
   Insn 335: point = 2453, n_alt = -1
   Insn 333: point = 2455, n_alt = 1
   Insn 331: point = 2457, n_alt = 0
   Insn 332: point = 2457, n_alt = 2
   Insn 330: point = 2458, n_alt = 3
   Insn 329: point = 2459, n_alt = 5
   Insn 328: point = 2460, n_alt = 0
   Insn 327: point = 2462, n_alt = 0
   Insn 326: point = 2464, n_alt = 3
   Insn 322: point = 2465, n_alt = 5
   Insn 321: point = 2465, n_alt = 5
   Insn 320: point = 2466, n_alt = -1
   Insn 318: point = 2468, n_alt = 1
   Insn 316: point = 2470, n_alt = 0
   Insn 317: point = 2470, n_alt = 2
   Insn 315: point = 2471, n_alt = 3
   Insn 314: point = 2472, n_alt = 5
   Insn 313: point = 2473, n_alt = 0
   Insn 312: point = 2475, n_alt = 0
   Insn 311: point = 2477, n_alt = 3
   Insn 307: point = 2478, n_alt = 5
   Insn 306: point = 2478, n_alt = 5
   Insn 305: point = 2479, n_alt = -1
   Insn 303: point = 2481, n_alt = 1
   Insn 301: point = 2483, n_alt = 0
   Insn 302: point = 2483, n_alt = 2
   Insn 300: point = 2484, n_alt = 3
   Insn 299: point = 2485, n_alt = 5
   Insn 298: point = 2486, n_alt = 0
   Insn 297: point = 2488, n_alt = 0
   Insn 296: point = 2490, n_alt = 3
   Insn 292: point = 2491, n_alt = 5
   Insn 291: point = 2491, n_alt = 5
   Insn 290: point = 2492, n_alt = -1
   Insn 288: point = 2494, n_alt = 1
   Insn 286: point = 2496, n_alt = 0
   Insn 287: point = 2496, n_alt = 2
   Insn 285: point = 2497, n_alt = 3
   Insn 284: point = 2498, n_alt = 5
   Insn 283: point = 2499, n_alt = 0
   Insn 282: point = 2501, n_alt = 0
   Insn 281: point = 2503, n_alt = 3
   Insn 277: point = 2504, n_alt = 5
   Insn 276: point = 2504, n_alt = 5
   Insn 275: point = 2505, n_alt = -1
   Insn 273: point = 2507, n_alt = 1
   Insn 271: point = 2509, n_alt = 0
   Insn 272: point = 2509, n_alt = 2
   Insn 270: point = 2510, n_alt = 3
   Insn 269: point = 2511, n_alt = 5
   Insn 268: point = 2512, n_alt = 0
   Insn 267: point = 2514, n_alt = 0
   Insn 266: point = 2516, n_alt = 3
   Insn 262: point = 2517, n_alt = 5
   Insn 261: point = 2517, n_alt = 5
   Insn 260: point = 2518, n_alt = -1
   Insn 258: point = 2520, n_alt = 1
   Insn 256: point = 2522, n_alt = 0
   Insn 257: point = 2522, n_alt = 2
   Insn 255: point = 2523, n_alt = 3
   Insn 254: point = 2524, n_alt = 5
   Insn 253: point = 2525, n_alt = 0
   Insn 252: point = 2527, n_alt = 0
   Insn 251: point = 2529, n_alt = 3
   Insn 247: point = 2530, n_alt = 5
   Insn 246: point = 2530, n_alt = 5
   Insn 245: point = 2531, n_alt = -1
   Insn 243: point = 2533, n_alt = 1
   Insn 241: point = 2535, n_alt = 0
   Insn 242: point = 2535, n_alt = 2
   Insn 240: point = 2536, n_alt = 3
   Insn 239: point = 2537, n_alt = 5
   Insn 238: point = 2538, n_alt = 0
   Insn 237: point = 2540, n_alt = 0
   Insn 236: point = 2542, n_alt = 3
   Insn 232: point = 2543, n_alt = 5
   Insn 231: point = 2543, n_alt = 5
   Insn 230: point = 2544, n_alt = -1
   Insn 228: point = 2546, n_alt = 1
   Insn 226: point = 2548, n_alt = 0
   Insn 227: point = 2548, n_alt = 2
   Insn 225: point = 2549, n_alt = 3
   Insn 224: point = 2550, n_alt = 5
   Insn 223: point = 2551, n_alt = 0
   Insn 222: point = 2553, n_alt = 0
   Insn 221: point = 2555, n_alt = 3
   Insn 217: point = 2556, n_alt = 5
   Insn 216: point = 2556, n_alt = 5
   Insn 215: point = 2557, n_alt = -1
   Insn 213: point = 2559, n_alt = 1
   Insn 211: point = 2561, n_alt = 0
   Insn 212: point = 2561, n_alt = 2
   Insn 210: point = 2562, n_alt = 3
   Insn 209: point = 2563, n_alt = 5
   Insn 208: point = 2564, n_alt = 0
   Insn 207: point = 2566, n_alt = 0
   Insn 206: point = 2568, n_alt = 3
   Insn 202: point = 2569, n_alt = 5
   Insn 201: point = 2569, n_alt = 5
   Insn 200: point = 2570, n_alt = -1
   Insn 198: point = 2572, n_alt = 1
   Insn 196: point = 2574, n_alt = 0
   Insn 197: point = 2574, n_alt = 2
   Insn 195: point = 2575, n_alt = 3
   Insn 194: point = 2576, n_alt = 5
   Insn 193: point = 2577, n_alt = 0
   Insn 192: point = 2579, n_alt = 0
   Insn 191: point = 2581, n_alt = 3
   Insn 187: point = 2582, n_alt = 5
   Insn 186: point = 2582, n_alt = 5
   Insn 185: point = 2583, n_alt = -1
   Insn 183: point = 2585, n_alt = 1
   Insn 181: point = 2587, n_alt = 0
   Insn 182: point = 2587, n_alt = 2
   Insn 180: point = 2588, n_alt = 3
   Insn 179: point = 2589, n_alt = 5
   Insn 178: point = 2590, n_alt = 0
   Insn 177: point = 2592, n_alt = 0
   Insn 176: point = 2594, n_alt = 3
   Insn 172: point = 2595, n_alt = 5
   Insn 171: point = 2595, n_alt = 5
   Insn 170: point = 2596, n_alt = -1
   Insn 168: point = 2598, n_alt = 1
   Insn 166: point = 2600, n_alt = 0
   Insn 167: point = 2600, n_alt = 2
   Insn 165: point = 2601, n_alt = 3
   Insn 164: point = 2602, n_alt = 5
   Insn 163: point = 2603, n_alt = 0
   Insn 162: point = 2605, n_alt = 0
   Insn 161: point = 2607, n_alt = 3
   Insn 157: point = 2608, n_alt = 5
   Insn 156: point = 2608, n_alt = 5
   Insn 155: point = 2609, n_alt = -1
   Insn 153: point = 2611, n_alt = 1
   Insn 151: point = 2613, n_alt = 0
   Insn 152: point = 2613, n_alt = 2
   Insn 150: point = 2614, n_alt = 3
   Insn 149: point = 2615, n_alt = 5
   Insn 148: point = 2616, n_alt = 0
   Insn 147: point = 2618, n_alt = 0
   Insn 146: point = 2620, n_alt = 3
   Insn 142: point = 2621, n_alt = 5
   Insn 141: point = 2621, n_alt = 5
   Insn 140: point = 2622, n_alt = -1
   Insn 138: point = 2624, n_alt = 1
   Insn 136: point = 2626, n_alt = 0
   Insn 137: point = 2626, n_alt = 2
   Insn 135: point = 2627, n_alt = 3
   Insn 134: point = 2628, n_alt = 5
   Insn 133: point = 2629, n_alt = 0
   Insn 132: point = 2631, n_alt = 0
   Insn 131: point = 2633, n_alt = 3
   Insn 127: point = 2634, n_alt = 5
   Insn 126: point = 2634, n_alt = 5
   Insn 125: point = 2635, n_alt = -1
   Insn 123: point = 2637, n_alt = 1
   Insn 121: point = 2639, n_alt = 0
   Insn 122: point = 2639, n_alt = 2
   Insn 120: point = 2640, n_alt = 3
   Insn 119: point = 2641, n_alt = 5
   Insn 118: point = 2642, n_alt = 0
   Insn 117: point = 2644, n_alt = 0
   Insn 116: point = 2646, n_alt = 3
   Insn 112: point = 2647, n_alt = 5
   Insn 111: point = 2647, n_alt = 5
   Insn 110: point = 2648, n_alt = -1
   Insn 108: point = 2650, n_alt = 1
   Insn 106: point = 2652, n_alt = 0
   Insn 107: point = 2652, n_alt = 2
   Insn 105: point = 2653, n_alt = 3
   Insn 104: point = 2654, n_alt = 5
   Insn 103: point = 2655, n_alt = 0
   Insn 102: point = 2657, n_alt = 0
   Insn 101: point = 2659, n_alt = 3
   Insn 97: point = 2660, n_alt = 5
   Insn 96: point = 2660, n_alt = 5
   Insn 95: point = 2661, n_alt = -1
   Insn 93: point = 2663, n_alt = 1
   Insn 91: point = 2665, n_alt = 0
   Insn 92: point = 2665, n_alt = 2
   Insn 90: point = 2666, n_alt = 3
   Insn 89: point = 2667, n_alt = 5
   Insn 88: point = 2668, n_alt = 0
   Insn 87: point = 2670, n_alt = 0
   Insn 86: point = 2672, n_alt = 3
   Insn 82: point = 2673, n_alt = 5
   Insn 81: point = 2673, n_alt = 5
   Insn 80: point = 2674, n_alt = -1
   Insn 78: point = 2676, n_alt = 1
   Insn 76: point = 2678, n_alt = 0
   Insn 77: point = 2678, n_alt = 2
   Insn 75: point = 2679, n_alt = 3
   Insn 74: point = 2680, n_alt = 5
   Insn 73: point = 2681, n_alt = 0
   Insn 72: point = 2683, n_alt = 0
   Insn 71: point = 2685, n_alt = 3
   Insn 67: point = 2686, n_alt = 5
   Insn 66: point = 2686, n_alt = 5
   Insn 65: point = 2687, n_alt = -1
   Insn 63: point = 2689, n_alt = 1
   Insn 61: point = 2691, n_alt = 0
   Insn 62: point = 2691, n_alt = 2
   Insn 60: point = 2692, n_alt = 3
   Insn 59: point = 2693, n_alt = 5
   Insn 58: point = 2694, n_alt = 0
   Insn 57: point = 2696, n_alt = 0
   Insn 56: point = 2698, n_alt = 3
   Insn 52: point = 2699, n_alt = 2
   Insn 51: point = 2700, n_alt = 3
   Insn 50: point = 2701, n_alt = -1
   Insn 48: point = 2703, n_alt = 1
   Insn 46: point = 2705, n_alt = 0
   Insn 47: point = 2705, n_alt = 2
   Insn 45: point = 2706, n_alt = 3
   Insn 44: point = 2707, n_alt = 5
   Insn 43: point = 2708, n_alt = 0
   Insn 42: point = 2710, n_alt = 0
   Insn 41: point = 2712, n_alt = 3
   Insn 37: point = 2713, n_alt = 2
   Insn 36: point = 2714, n_alt = 3
   Insn 35: point = 2715, n_alt = -1
   Insn 33: point = 2717, n_alt = 1
   Insn 31: point = 2719, n_alt = 0
   Insn 32: point = 2719, n_alt = 2
   Insn 30: point = 2720, n_alt = 3
   Insn 29: point = 2721, n_alt = 5
   Insn 28: point = 2722, n_alt = 0
   Insn 27: point = 2724, n_alt = 0
   Insn 26: point = 2726, n_alt = 3
   Insn 22: point = 2727, n_alt = 2
   Insn 21: point = 2728, n_alt = 3
   Insn 20: point = 2729, n_alt = -1
   Insn 18: point = 2731, n_alt = 1
   Insn 16: point = 2733, n_alt = 0
   Insn 17: point = 2733, n_alt = 2
   Insn 15: point = 2734, n_alt = 3
   Insn 14: point = 2735, n_alt = 5
   Insn 13: point = 2736, n_alt = 0
   Insn 12: point = 2738, n_alt = 0
   Insn 11: point = 2740, n_alt = 3
   Insn 7: point = 2741, n_alt = 5
   Insn 6: point = 2741, n_alt = 5
   Insn 5: point = 2741, n_alt = 5
   Insn 4: point = 2741, n_alt = 5
   Insn 3: point = 2741, n_alt = 5
   Insn 2: point = 2741, n_alt = 5
 r87: [2737..2738]
 r88: [2728..2729]
 r89: [2727..2741]
 r91: [2723..2724]
 r92: [2714..2715]
 r93: [2713..2741]
 r95: [2709..2710]
 r96: [2700..2701]
 r97: [2699..2741]
 r99: [2695..2696]
 r100: [2686..2687]
 r103: [2682..2683]
 r104: [2673..2674]
 r107: [2669..2670]
 r108: [2660..2661]
 r111: [2656..2657]
 r112: [2647..2648]
 r115: [2643..2644]
 r116: [2634..2635]
 r119: [2630..2631]
 r120: [2621..2622]
 r123: [2617..2618]
 r124: [2608..2609]
 r127: [2604..2605]
 r128: [2595..2596]
 r131: [2591..2592]
 r132: [2582..2583]
 r135: [2578..2579]
 r136: [2569..2570]
 r139: [2565..2566]
 r140: [2556..2557]
 r143: [2552..2553]
 r144: [2543..2544]
 r147: [2539..2540]
 r148: [2530..2531]
 r151: [2526..2527]
 r152: [2517..2518]
 r155: [2513..2514]
 r156: [2504..2505]
 r159: [2500..2501]
 r160: [2491..2492]
 r163: [2487..2488]
 r164: [2478..2479]
 r167: [2474..2475]
 r168: [2465..2466]
 r171: [2461..2462]
 r172: [2452..2453]
 r175: [2448..2449]
 r176: [2439..2440]
 r179: [2435..2436]
 r180: [2426..2427]
 r183: [2394..2395]
 r184: [2391..2393]
 r185: [2386..2390]
 r186: [2386..2387]
 r187: [2384..2385]
 r188: [2380..2381]
 r189: [2378..2379]
 r190: [2264..2374]
 r191: [2370..2371]
 r192: [2368..2369]
 r193: [2255..2364]
 r194: [2360..2361]
 r195: [2358..2359]
 r197: [2349..2350]
 r198: [2347..2348]
 r200: [2338..2339]
 r201: [2336..2337]
 r203: [2327..2328]
 r204: [2325..2326]
 r205: [2228..2321]
 r206: [2317..2318]
 r207: [2315..2316]
 r208: [2227..2311]
 r209: [2307..2308]
 r210: [2305..2306]
 r211: [2226..2301]
 r212: [2297..2298]
 r213: [2295..2296]
 r214: [2225..2291]
 r215: [2287..2288]
 r216: [2285..2286]
 r217: [2221..2281]
 r218: [2277..2278]
 r219: [2275..2276]
 r220: [2219..2271]
 r221: [2194..2196]
 r222: [2176..2185]
 r223: [2181..2182]
 r224: [2178..2180]
 r225: [2176..2177]
 r226: [2174..2175]
 r227: [2168..2169]
 r228: [2165..2167]
 r229: [2150..2151]
 r230: [2144..2145]
 r231: [2141..2143]
 r232: [2135..2136]
 r233: [2132..2134]
 r234: [2126..2127]
 r235: [2123..2125]
 r236: [2121..2122]
 r237: [2119..2120]
 r238: [2116..2118]
 r239: [2098..2099]
 r240: [2095..2097]
 r241: [2092..2094]
 r242: [2090..2091]
 r243: [2087..2089]
 r244: [2082..2084]
 r245: [2077..2079]
 r246: [2072..2074]
 r247: [2048..2049]
 r248: [2046..2047]
 r249: [2037..2043]
 r250: [2041..2042]
 r251: [2039..2040]
 r252: [2037..2038]
 r253: [2033..2034]
 r254: [2031..2032]
 r255: [2022..2028]
 r256: [2026..2027]
 r257: [2024..2025]
 r258: [2022..2023]
 r259: [2018..2019]
 r260: [2016..2017]
 r261: [2007..2013]
 r262: [2011..2012]
 r263: [2009..2010]
 r264: [2007..2008]
 r265: [2003..2004]
 r266: [2001..2002]
 r267: [1992..1998]
 r268: [1996..1997]
 r269: [1994..1995]
 r270: [1992..1993]
 r271: [1988..1989]
 r272: [1986..1987]
 r273: [1977..1983]
 r274: [1981..1982]
 r275: [1979..1980]
 r276: [1977..1978]
 r277: [1973..1974]
 r278: [1971..1972]
 r279: [1962..1968]
 r280: [1966..1967]
 r281: [1964..1965]
 r282: [1962..1963]
 r283: [1953..1954]
 r284: [1946..1947]
 r285: [1939..1940]
 r286: [1932..1933]
 r287: [1925..1926]
 r288: [1918..1919]
 r289: [1904..1913]
 r290: [1909..1910]
 r291: [1906..1908]
 r292: [1904..1905]
 r293: [1902..1903]
 r294: [1897..1901]
 r295: [1897..1898]
 r296: [1895..1896]
 r297: [1883..1892]
 r298: [1888..1889]
 r299: [1885..1887]
 r300: [1883..1884]
 r301: [1881..1882]
 r302: [1876..1880]
 r303: [1876..1877]
 r304: [1862..1871]
 r305: [1867..1868]
 r306: [1864..1866]
 r307: [1862..1863]
 r308: [1860..1861]
 r309: [1855..1859]
 r310: [1855..1856]
 r311: [1841..1850]
 r312: [1846..1847]
 r313: [1843..1845]
 r314: [1841..1842]
 r315: [1839..1840]
 r316: [1834..1838]
 r317: [1834..1835]
 r318: [1820..1829]
 r319: [1825..1826]
 r320: [1822..1824]
 r321: [1820..1821]
 r322: [1818..1819]
 r323: [1813..1817]
 r324: [1811..1814]
 r325: [1798..1809]
 r326: [1805..1806]
 r327: [1800..1804]
 r328: [1800..1801]
 r329: [1798..1799]
 r330: [1784..1793]
 r331: [1789..1790]
 r332: [1786..1788]
 r333: [1784..1785]
 r334: [1782..1783]
 r335: [1777..1781]
 r336: [1777..1778]
 r337: [1763..1772]
 r338: [1768..1769]
 r339: [1765..1767]
 r340: [1763..1764]
 r341: [1761..1762]
 r342: [1756..1760]
 r343: [1756..1757]
 r344: [1667..1669]
 r345: [1647..1648]
 r346: [1642..1646]
 r347: [1629..1635]
 r348: [1631..1632]
 r349: [1629..1630]
 r350: [1601..1602]
 r351: [1595..1597]
 r352: [1595..1596]
 r353: [1593..1594]
 r354: [1586..1588]
 r355: [1584..1585]
 r356: [1581..1583]
 r357: [1576..1578]
 r358: [1574..1575]
 r359: [1571..1573]
 r360: [1566..1568]
 r361: [1564..1565]
 r362: [1561..1563]
 r363: [1556..1558]
 r364: [1554..1555]
 r365: [1551..1553]
 r366: [1546..1548]
 r367: [1544..1545]
 r368: [1541..1543]
 r369: [1536..1538]
 r370: [1534..1535]
 r371: [1531..1533]
 r372: [1525..1526]
 r373: [1522..1524]
 r374: [1512..1521]
 r375: [1517..1518]
 r376: [1514..1516]
 r377: [1512..1513]
 r378: [1430..1431]
 r379: [1428..1429]
 r380: [1365..1424]
 r381: [1420..1421]
 r382: [1418..1419]
 r383: [1364..1414]
 r384: [1410..1411]
 r385: [1408..1409]
 r386: [1363..1404]
 r387: [1400..1401]
 r388: [1398..1399]
 r389: [1362..1394]
 r390: [1390..1391]
 r391: [1388..1389]
 r392: [1361..1384]
 r393: [1380..1381]
 r394: [1378..1379]
 r395: [1358..1374]
 r396: [1507..1508]
 r397: [1505..1506]
 r398: [1442..1501]
 r399: [1497..1498]
 r400: [1495..1496]
 r401: [1441..1491]
 r402: [1487..1488]
 r403: [1485..1486]
 r404: [1440..1481]
 r405: [1477..1478]
 r406: [1475..1476]
 r407: [1439..1471]
 r408: [1467..1468]
 r409: [1465..1466]
 r410: [1438..1461]
 r411: [1457..1458]
 r412: [1455..1456]
 r413: [1435..1451]
 r414: [1354..1356]
 r415: [1354..1355]
 r416: [1349..1353]
 r417: [1351..1352]
 r418: [1349..1350]
 r419: [1344..1348]
 r420: [1346..1347]
 r421: [1344..1345]
 r422: [1339..1341]
 r423: [1339..1340]
 r424: [1334..1338]
 r425: [1336..1337]
 r426: [1334..1335]
 r427: [1329..1333]
 r428: [1331..1332]
 r429: [1329..1330]
 r430: [1324..1326]
 r431: [1324..1325]
 r432: [1319..1323]
 r433: [1321..1322]
 r434: [1319..1320]
 r435: [1314..1318]
 r436: [1316..1317]
 r437: [1314..1315]
 r438: [1309..1311]
 r439: [1309..1310]
 r440: [1304..1308]
 r441: [1306..1307]
 r442: [1304..1305]
 r443: [1299..1303]
 r444: [1301..1302]
 r445: [1299..1300]
 r446: [1295..1296]
 r447: [1288..1292]
 r448: [1290..1291]
 r449: [1288..1289]
 r450: [1283..1287]
 r451: [1285..1286]
 r452: [1283..1284]
 r453: [1279..1280]
 r454: [1272..1276]
 r455: [1274..1275]
 r456: [1272..1273]
 r457: [1267..1271]
 r458: [1269..1270]
 r459: [1267..1268]
 r460: [1261..1262]
 r461: [1258..1260]
 r462: [1256..1257]
 r463: [1251..1252]
 r464: [1249..1250]
 r465: [1213..1245]
 r466: [1241..1242]
 r467: [1239..1240]
 r468: [1212..1235]
 r469: [1231..1232]
 r470: [1229..1230]
 r471: [1211..1225]
 r472: [1204..1205]
 r473: [1201..1203]
 r474: [1193..1200]
 r475: [1193..1199]
 r476: [1195..1196]
 r477: [1190..1194]
 r478: [1190..1192]
 r479: [1188..1189]
 r480: [1186..1187]
 r481: [1179..1183]
 r482: [1181..1182]
 r483: [1179..1180]
 r484: [1175..1176]
 r485: [1173..1174]
 r486: [1166..1170]
 r487: [1168..1169]
 r488: [1166..1167]
 r489: [1162..1163]
 r490: [1160..1161]
 r491: [1153..1157]
 r492: [1155..1156]
 r493: [1153..1154]
 r494: [1150..1152]
 r495: [1150..1151]
 r496: [1146..1147]
 r497: [1144..1145]
 r498: [1137..1141]
 r499: [1139..1140]
 r500: [1137..1138]
 r501: [1133..1134]
 r502: [1131..1132]
 r503: [1124..1128]
 r504: [1126..1127]
 r505: [1124..1125]
 r506: [1120..1121]
 r507: [1118..1119]
 r508: [1111..1115]
 r509: [1113..1114]
 r510: [1111..1112]
 r511: [1103..1105]
 r512: [1093..1102]
 r513: [1098..1099]
 r514: [1095..1097]
 r515: [1093..1094]
 r516: [1059..1086]
 r517: [1082..1083]
 r518: [1079..1081]
 r519: [1076..1078]
 r520: [1076..1077]
 r521: [1063..1075]
 r522: [1071..1072]
 r523: [1068..1070]
 r524: [1065..1067]
 r525: [1065..1066]
 r526: [1063..1064]
 r527: [1061..1062]
 r528: [1059..1060]
 r529: [1025..1052]
 r530: [1048..1049]
 r531: [1045..1047]
 r532: [1042..1044]
 r533: [1042..1043]
 r534: [1029..1041]
 r535: [1037..1038]
 r536: [1034..1036]
 r537: [1031..1033]
 r538: [1031..1032]
 r539: [1029..1030]
 r540: [1027..1028]
 r541: [1025..1026]
 r542: [978..1024]
 r543: [980..1019]
 r544: [1016..1018]
 r545: [1016..1017]
 r546: [1011..1015]
 r547: [1013..1014]
 r548: [1009..1012]
 r549: [996..1007]
 r550: [1003..1004]
 r551: [1000..1002]
 r552: [998..999]
 r553: [996..997]
 r554: [984..995]
 r555: [991..992]
 r556: [988..990]
 r557: [986..987]
 r558: [984..985]
 r559: [982..983]
 r560: [980..981]
 r561: [978..979]
 r562: [944..971]
 r563: [967..968]
 r564: [964..966]
 r565: [961..963]
 r566: [961..962]
 r567: [948..960]
 r568: [956..957]
 r569: [953..955]
 r570: [950..952]
 r571: [950..951]
 r572: [948..949]
 r573: [946..947]
 r574: [944..945]
 r575: [897..943]
 r576: [899..938]
 r577: [935..937]
 r578: [935..936]
 r579: [930..934]
 r580: [932..933]
 r581: [928..931]
 r582: [915..926]
 r583: [922..923]
 r584: [919..921]
 r585: [917..918]
 r586: [915..916]
 r587: [903..914]
 r588: [910..911]
 r589: [907..909]
 r590: [905..906]
 r591: [903..904]
 r592: [901..902]
 r593: [899..900]
 r594: [897..898]
 r595: [863..890]
 r596: [886..887]
 r597: [883..885]
 r598: [880..882]
 r599: [880..881]
 r600: [867..879]
 r601: [875..876]
 r602: [872..874]
 r603: [869..871]
 r604: [869..870]
 r605: [867..868]
 r606: [865..866]
 r607: [863..864]
 r608: [816..862]
 r609: [818..857]
 r610: [854..856]
 r611: [854..855]
 r612: [849..853]
 r613: [851..852]
 r614: [847..850]
 r615: [834..845]
 r616: [841..842]
 r617: [838..840]
 r618: [836..837]
 r619: [834..835]
 r620: [822..833]
 r621: [829..830]
 r622: [826..828]
 r623: [824..825]
 r624: [822..823]
 r625: [820..821]
 r626: [818..819]
 r627: [816..817]
 r628: [782..809]
 r629: [805..806]
 r630: [802..804]
 r631: [799..801]
 r632: [799..800]
 r633: [786..798]
 r634: [794..795]
 r635: [791..793]
 r636: [788..790]
 r637: [788..789]
 r638: [786..787]
 r639: [784..785]
 r640: [782..783]
 r641: [735..781]
 r642: [737..776]
 r643: [773..775]
 r644: [773..774]
 r645: [768..772]
 r646: [770..771]
 r647: [766..769]
 r648: [753..764]
 r649: [760..761]
 r650: [757..759]
 r651: [755..756]
 r652: [753..754]
 r653: [741..752]
 r654: [748..749]
 r655: [745..747]
 r656: [743..744]
 r657: [741..742]
 r658: [739..740]
 r659: [737..738]
 r660: [735..736]
 r661: [695..734]
 r662: [729..731]
 r663: [727..728]
 r664: [697..724]
 r665: [720..721]
 r666: [717..719]
 r667: [714..716]
 r668: [714..715]
 r669: [701..713]
 r670: [709..710]
 r671: [706..708]
 r672: [703..705]
 r673: [703..704]
 r674: [701..702]
 r675: [699..700]
 r676: [697..698]
 r677: [695..696]
 r678: [663..690]
 r679: [686..687]
 r680: [683..685]
 r681: [680..682]
 r682: [680..681]
 r683: [667..679]
 r684: [675..676]
 r685: [672..674]
 r686: [669..671]
 r687: [669..670]
 r688: [667..668]
 r689: [665..666]
 r690: [663..664]
 r691: [631..658]
 r692: [654..655]
 r693: [651..653]
 r694: [648..650]
 r695: [648..649]
 r696: [635..647]
 r697: [643..644]
 r698: [640..642]
 r699: [637..639]
 r700: [637..638]
 r701: [635..636]
 r702: [633..634]
 r703: [631..632]
 r704: [589..630]
 r705: [591..627]
 r706: [624..626]
 r707: [624..625]
 r708: [619..623]
 r709: [621..622]
 r710: [619..620]
 r711: [607..618]
 r712: [614..615]
 r713: [611..613]
 r714: [609..610]
 r715: [607..608]
 r716: [595..606]
 r717: [602..603]
 r718: [599..601]
 r719: [597..598]
 r720: [595..596]
 r721: [593..594]
 r722: [591..592]
 r723: [589..590]
 r724: [557..584]
 r725: [580..581]
 r726: [577..579]
 r727: [574..576]
 r728: [574..575]
 r729: [561..573]
 r730: [569..570]
 r731: [566..568]
 r732: [563..565]
 r733: [563..564]
 r734: [561..562]
 r735: [559..560]
 r736: [557..558]
 r737: [515..556]
 r738: [517..553]
 r739: [550..552]
 r740: [550..551]
 r741: [545..549]
 r742: [547..548]
 r743: [545..546]
 r744: [533..544]
 r745: [540..541]
 r746: [537..539]
 r747: [535..536]
 r748: [533..534]
 r749: [521..532]
 r750: [528..529]
 r751: [525..527]
 r752: [523..524]
 r753: [521..522]
 r754: [519..520]
 r755: [517..518]
 r756: [515..516]
 r757: [483..510]
 r758: [506..507]
 r759: [503..505]
 r760: [500..502]
 r761: [500..501]
 r762: [487..499]
 r763: [495..496]
 r764: [492..494]
 r765: [489..491]
 r766: [489..490]
 r767: [487..488]
 r768: [485..486]
 r769: [483..484]
 r770: [441..482]
 r771: [443..479]
 r772: [476..478]
 r773: [476..477]
 r774: [471..475]
 r775: [473..474]
 r776: [471..472]
 r777: [459..470]
 r778: [466..467]
 r779: [463..465]
 r780: [461..462]
 r781: [459..460]
 r782: [447..458]
 r783: [454..455]
 r784: [451..453]
 r785: [449..450]
 r786: [447..448]
 r787: [445..446]
 r788: [443..444]
 r789: [441..442]
 r790: [409..436]
 r791: [432..433]
 r792: [429..431]
 r793: [426..428]
 r794: [426..427]
 r795: [413..425]
 r796: [421..422]
 r797: [418..420]
 r798: [415..417]
 r799: [415..416]
 r800: [413..414]
 r801: [411..412]
 r802: [409..410]
 r803: [367..408]
 r804: [369..405]
 r805: [402..404]
 r806: [402..403]
 r807: [397..401]
 r808: [399..400]
 r809: [397..398]
 r810: [385..396]
 r811: [392..393]
 r812: [389..391]
 r813: [387..388]
 r814: [385..386]
 r815: [373..384]
 r816: [380..381]
 r817: [377..379]
 r818: [375..376]
 r819: [373..374]
 r820: [371..372]
 r821: [369..370]
 r822: [367..368]
 r823: [329..366]
 r824: [361..363]
 r825: [359..360]
 r826: [331..358]
 r827: [354..355]
 r828: [351..353]
 r829: [348..350]
 r830: [348..349]
 r831: [335..347]
 r832: [343..344]
 r833: [340..342]
 r834: [337..339]
 r835: [337..338]
 r836: [335..336]
 r837: [333..334]
 r838: [331..332]
 r839: [329..330]
 r840: [308..324]
 r841: [320..321]
 r842: [310..319]
 r843: [315..316]
 r844: [312..314]
 r845: [310..311]
 r846: [308..309]
 r847: [305..307]
 r848: [286..302]
 r849: [298..299]
 r850: [288..297]
 r851: [293..294]
 r852: [290..292]
 r853: [288..289]
 r854: [286..287]
 r855: [283..285]
 r856: [264..280]
 r857: [276..277]
 r858: [266..275]
 r859: [271..272]
 r860: [268..270]
 r861: [266..267]
 r862: [264..265]
 r863: [261..263]
 r864: [242..258]
 r865: [254..255]
 r866: [244..253]
 r867: [249..250]
 r868: [246..248]
 r869: [244..245]
 r870: [242..243]
 r871: [239..241]
 r872: [235..236]
 r873: [220..234]
 r874: [230..231]
 r875: [227..229]
 r876: [220..226]
 r877: [222..223]
 r878: [217..221]
 r879: [217..219]
 r880: [213..214]
 r881: [198..212]
 r882: [208..209]
 r883: [205..207]
 r884: [198..204]
 r885: [200..201]
 r886: [195..199]
 r887: [195..197]
 r888: [166..192]
 r889: [188..189]
 r890: [178..187]
 r891: [183..184]
 r892: [180..182]
 r893: [178..179]
 r894: [168..177]
 r895: [173..174]
 r896: [170..172]
 r897: [168..169]
 r898: [166..167]
 r899: [163..165]
 r900: [134..160]
 r901: [156..157]
 r902: [146..155]
 r903: [151..152]
 r904: [148..150]
 r905: [146..147]
 r906: [136..145]
 r907: [141..142]
 r908: [138..140]
 r909: [136..137]
 r910: [134..135]
 r911: [131..133]
 r912: [102..128]
 r913: [124..125]
 r914: [114..123]
 r915: [119..120]
 r916: [116..118]
 r917: [114..115]
 r918: [104..113]
 r919: [109..110]
 r920: [106..108]
 r921: [104..105]
 r922: [102..103]
 r923: [99..101]
 r924: [70..96]
 r925: [92..93]
 r926: [82..91]
 r927: [87..88]
 r928: [84..86]
 r929: [82..83]
 r930: [72..81]
 r931: [77..78]
 r932: [74..76]
 r933: [72..73]
 r934: [70..71]
 r935: [67..69]
 r936: [63..64]
 r937: [53..62]
 r938: [58..59]
 r939: [55..57]
 r940: [53..54]
 r941: [38..52]
 r942: [48..49]
 r943: [45..47]
 r944: [38..44]
 r945: [40..41]
 r946: [35..39]
 r947: [35..37]
 r948: [31..32]
 r949: [21..30]
 r950: [26..27]
 r951: [23..25]
 r952: [21..22]
 r953: [6..20]
 r954: [16..17]
 r955: [13..15]
 r956: [6..12]
 r957: [8..9]
 r958: [3..7]
 r959: [3..5]
 r960: [1593..1600] [1589..1591]
 r961: [2732..2734]
 r962: [2730..2731]
 r966: [2718..2720]
 r967: [2716..2717]
 r971: [2704..2706]
 r972: [2702..2703]
 r976: [2690..2692]
 r977: [2688..2689]
 r981: [2677..2679]
 r982: [2675..2676]
 r986: [2664..2666]
 r987: [2662..2663]
 r991: [2651..2653]
 r992: [2649..2650]
 r996: [2638..2640]
 r997: [2636..2637]
 r1001: [2625..2627]
 r1002: [2623..2624]
 r1006: [2612..2614]
 r1007: [2610..2611]
 r1011: [2599..2601]
 r1012: [2597..2598]
 r1016: [2586..2588]
 r1017: [2584..2585]
 r1021: [2573..2575]
 r1022: [2571..2572]
 r1026: [2560..2562]
 r1027: [2558..2559]
 r1031: [2547..2549]
 r1032: [2545..2546]
 r1036: [2534..2536]
 r1037: [2532..2533]
 r1041: [2521..2523]
 r1042: [2519..2520]
 r1046: [2508..2510]
 r1047: [2506..2507]
 r1051: [2495..2497]
 r1052: [2493..2494]
 r1056: [2482..2484]
 r1057: [2480..2481]
 r1061: [2469..2471]
 r1062: [2467..2468]
 r1066: [2456..2458]
 r1067: [2454..2455]
 r1071: [2443..2445]
 r1072: [2441..2442]
 r1076: [2430..2432]
 r1077: [2428..2429]
 r1081: [0..2399]
 r1082: [0..1]
 r1083: [2158..2160]
 r1084: [2152..2156]
 r1085: [2154..2155]
 r1086: [2152..2153]
 r1087: [2058..2060]
 r1088: [2052..2056]
 r1089: [2054..2055]
 r1090: [2052..2053]
 r1091: [1750..1751]
 r1092: [1745..1749]
 r1093: [1738..1739]
 r1094: [1733..1737]
 r1095: [1726..1727]
 r1096: [1721..1725]
 r1097: [1714..1715]
 r1098: [1709..1713]
 r1099: [1702..1703]
 r1100: [1697..1701]
 r1101: [1690..1691]
 r1102: [1685..1689]
 r1103: [1678..1679]
 r1104: [1673..1677]
 r1105: [2739..2740]
 r1106: [2735..2736]
 r1107: [2732..2733]
 r1108: [2725..2726]
 r1109: [2721..2722]
 r1110: [2718..2719]
 r1111: [2711..2712]
 r1112: [2707..2708]
 r1113: [2704..2705]
 r1114: [2697..2698]
 r1115: [2693..2694]
 r1116: [2690..2691]
 r1117: [2684..2685]
 r1118: [2680..2681]
 r1119: [2677..2678]
 r1120: [2671..2672]
 r1121: [2667..2668]
 r1122: [2664..2665]
 r1123: [2658..2659]
 r1124: [2654..2655]
 r1125: [2651..2652]
 r1126: [2645..2646]
 r1127: [2641..2642]
 r1128: [2638..2639]
 r1129: [2632..2633]
 r1130: [2628..2629]
 r1131: [2625..2626]
 r1132: [2619..2620]
 r1133: [2615..2616]
 r1134: [2612..2613]
 r1135: [2606..2607]
 r1136: [2602..2603]
 r1137: [2599..2600]
 r1138: [2593..2594]
 r1139: [2589..2590]
 r1140: [2586..2587]
 r1141: [2580..2581]
 r1142: [2576..2577]
 r1143: [2573..2574]
 r1144: [2567..2568]
 r1145: [2563..2564]
 r1146: [2560..2561]
 r1147: [2554..2555]
 r1148: [2550..2551]
 r1149: [2547..2548]
 r1150: [2541..2542]
 r1151: [2537..2538]
 r1152: [2534..2535]
 r1153: [2528..2529]
 r1154: [2524..2525]
 r1155: [2521..2522]
 r1156: [2515..2516]
 r1157: [2511..2512]
 r1158: [2508..2509]
 r1159: [2502..2503]
 r1160: [2498..2499]
 r1161: [2495..2496]
 r1162: [2489..2490]
 r1163: [2485..2486]
 r1164: [2482..2483]
 r1165: [2476..2477]
 r1166: [2472..2473]
 r1167: [2469..2470]
 r1168: [2463..2464]
 r1169: [2459..2460]
 r1170: [2456..2457]
 r1171: [2450..2451]
 r1172: [2446..2447]
 r1173: [2443..2444]
 r1174: [2437..2438]
 r1175: [2433..2434]
 r1176: [2430..2431]
 r1177: [2423..2425]
 r1178: [2423..2424]
 r1179: [2420..2422]
 r1180: [2420..2421]
 r1181: [2417..2419]
 r1182: [2417..2418]
 r1183: [2414..2416]
 r1184: [2414..2415]
 r1185: [2411..2413]
 r1186: [2411..2412]
 r1187: [2408..2410]
 r1188: [2408..2409]
 r1189: [2405..2407]
 r1190: [2405..2406]
 r1191: [2402..2404]
 r1192: [2402..2403]
 r1193: [2400..2401]
 r1194: [2396..2397]
 r1195: [2391..2392]
 r1196: [2388..2389]
 r1197: [2382..2383]
 r1198: [2375..2377]
 r1199: [2375..2376]
 r1200: [2372..2373]
 r1201: [2365..2367]
 r1202: [2365..2366]
 r1203: [2362..2363]
 r1204: [2355..2357]
 r1205: [2355..2356]
 r1206: [2351..2352]
 r1207: [2344..2346]
 r1208: [2344..2345]
 r1209: [2340..2341]
 r1210: [2333..2335]
 r1211: [2333..2334]
 r1212: [2329..2330]
 r1213: [2322..2324]
 r1214: [2322..2323]
 r1215: [2319..2320]
 r1216: [2312..2314]
 r1217: [2312..2313]
 r1218: [2309..2310]
 r1219: [2302..2304]
 r1220: [2302..2303]
 r1221: [2299..2300]
 r1222: [2292..2294]
 r1223: [2292..2293]
 r1224: [2289..2290]
 r1225: [2282..2284]
 r1226: [2282..2283]
 r1227: [2279..2280]
 r1228: [2272..2274]
 r1229: [2272..2273]
 r1230: [2224..2270]
 r1231: [2223..2269]
 r1232: [2222..2268]
 r1233: [2220..2267]
 r1234: [2265..2266]
 r1235: [2262..2263]
 r1236: [2260..2261]
 r1237: [2258..2259]
 r1238: [2256..2257]
 r1239: [2253..2254]
 r1240: [2251..2252]
 r1241: [2249..2250]
 r1242: [2247..2248]
 r1243: [2245..2246]
 r1244: [2243..2244]
 r1245: [2241..2242]
 r1246: [2239..2240]
 r1247: [2237..2238]
 r1248: [2235..2236]
 r1249: [2233..2234]
 r1250: [2231..2232]
 r1251: [2229..2230]
 r1252: [2217..2218]
 r1253: [2215..2216]
 r1254: [2213..2214]
 r1255: [2211..2212]
 r1256: [2209..2210]
 r1257: [2207..2208]
 r1258: [2205..2206]
 r1259: [2203..2204]
 r1260: [2201..2202]
 r1261: [2199..2200]
 r1262: [2197..2198]
 r1263: [2192..2193]
 r1264: [2194..2195]
 r1265: [2190..2191]
 r1266: [2188..2189]
 r1267: [2186..2187]
 r1268: [2183..2184]
 r1269: [2178..2179]
 r1270: [2172..2173]
 r1271: [2170..2171]
 r1272: [2165..2166]
 r1273: [2163..2164]
 r1274: [2161..2162]
 r1275: [2148..2149]
 r1276: [2146..2147]
 r1277: [2139..2140]
 r1278: [2141..2142]
 r1279: [2137..2138]
 r1280: [2130..2131]
 r1281: [2132..2133]
 r1282: [2128..2129]
 r1283: [2123..2124]
 r1284: [2114..2115]
 r1285: [2116..2117]
 r1286: [2112..2113]
 r1287: [2110..2111]
 r1288: [2108..2109]
 r1289: [2104..2105]
 r1290: [2106..2107]
 r1291: [2102..2103]
 r1292: [2100..2101]
 r1293: [2095..2096]
 r1294: [2092..2093]
 r1295: [2085..2086]
 r1296: [2087..2088]
 r1297: [2080..2081]
 r1298: [2082..2083]
 r1299: [2075..2076]
 r1300: [2077..2078]
 r1301: [2070..2071]
 r1302: [2072..2073]
 r1303: [2065..2066]
 r1304: [2067..2069]
 r1305: [2067..2068]
 r1306: [2061..2062]
 r1307: [2063..2064]
 r1308: [2050..2051]
 r1309: [2035..2036]
 r1310: [2020..2021]
 r1311: [2005..2006]
 r1312: [1990..1991]
 r1313: [1975..1976]
 r1314: [1960..1961]
 r1315: [1958..1959]
 r1316: [1955..1957]
 r1317: [1955..1956]
 r1318: [1951..1952]
 r1319: [1948..1950]
 r1320: [1948..1949]
 r1321: [1944..1945]
 r1322: [1941..1943]
 r1323: [1941..1942]
 r1324: [1937..1938]
 r1325: [1934..1936]
 r1326: [1934..1935]
 r1327: [1930..1931]
 r1328: [1927..1929]
 r1329: [1927..1928]
 r1330: [1923..1924]
 r1331: [1920..1922]
 r1332: [1920..1921]
 r1333: [1916..1917]
 r1334: [1914..1915]
 r1335: [1911..1912]
 r1336: [1906..1907]
 r1337: [1899..1900]
 r1338: [1893..1894]
 r1339: [1890..1891]
 r1340: [1885..1886]
 r1341: [1878..1879]
 r1342: [1874..1875]
 r1343: [1872..1873]
 r1344: [1869..1870]
 r1345: [1864..1865]
 r1346: [1857..1858]
 r1347: [1853..1854]
 r1348: [1851..1852]
 r1349: [1848..1849]
 r1350: [1843..1844]
 r1351: [1836..1837]
 r1352: [1832..1833]
 r1353: [1830..1831]
 r1354: [1827..1828]
 r1355: [1822..1823]
 r1356: [1815..1816]
 r1357: [1807..1808]
 r1358: [1802..1803]
 r1359: [1796..1797]
 r1360: [1794..1795]
 r1361: [1791..1792]
 r1362: [1786..1787]
 r1363: [1779..1780]
 r1364: [1775..1776]
 r1365: [1773..1774]
 r1366: [1770..1771]
 r1367: [1765..1766]
 r1368: [1758..1759]
 r1369: [1754..1755]
 r1370: [1752..1753]
 r1371: [1742..1743]
 r1372: [1747..1748]
 r1373: [1740..1741]
 r1374: [1730..1731]
 r1375: [1735..1736]
 r1376: [1728..1729]
 r1377: [1718..1719]
 r1378: [1723..1724]
 r1379: [1716..1717]
 r1380: [1706..1707]
 r1381: [1711..1712]
 r1382: [1704..1705]
 r1383: [1694..1695]
 r1384: [1699..1700]
 r1385: [1692..1693]
 r1386: [1682..1683]
 r1387: [1687..1688]
 r1388: [1680..1681]
 r1389: [1670..1671]
 r1390: [1675..1676]
 r1391: [1667..1668]
 r1392: [1664..1665]
 r1393: [1662..1663]
 r1394: [1660..1661]
 r1395: [1658..1659]
 r1396: [1656..1657]
 r1397: [1654..1655]
 r1398: [1652..1653]
 r1399: [1649..1650]
 r1400: [1639..1640]
 r1401: [1644..1645]
 r1402: [1636..1638]
 r1403: [1636..1637]
 r1404: [1633..1634]
 r1405: [1627..1628]
 r1406: [1623..1624]
 r1407: [1625..1626]
 r1408: [1619..1620]
 r1409: [1621..1622]
 r1410: [1615..1616]
 r1411: [1617..1618]
 r1412: [1611..1612]
 r1413: [1613..1614]
 r1414: [1607..1608]
 r1415: [1609..1610]
 r1416: [1603..1604]
 r1417: [1605..1606]
 r1418: [1598..1599]
 r1419: [1586..1587]
 r1420: [1579..1580]
 r1421: [1581..1582]
 r1422: [1576..1577]
 r1423: [1569..1570]
 r1424: [1571..1572]
 r1425: [1566..1567]
 r1426: [1559..1560]
 r1427: [1561..1562]
 r1428: [1556..1557]
 r1429: [1549..1550]
 r1430: [1551..1552]
 r1431: [1546..1547]
 r1432: [1539..1540]
 r1433: [1541..1542]
 r1434: [1536..1537]
 r1435: [1529..1530]
 r1436: [1531..1532]
 r1437: [1527..1528]
 r1438: [1522..1523]
 r1439: [1519..1520]
 r1440: [1514..1515]
 r1441: [1432..1433]
 r1442: [1425..1427]
 r1443: [1425..1426]
 r1444: [1422..1423]
 r1445: [1415..1417]
 r1446: [1415..1416]
 r1447: [1412..1413]
 r1448: [1405..1407]
 r1449: [1405..1406]
 r1450: [1402..1403]
 r1451: [1395..1397]
 r1452: [1395..1396]
 r1453: [1392..1393]
 r1454: [1385..1387]
 r1455: [1385..1386]
 r1456: [1382..1383]
 r1457: [1375..1377]
 r1458: [1375..1376]
 r1459: [1360..1373]
 r1460: [1359..1372]
 r1461: [1370..1371]
 r1462: [1368..1369]
 r1463: [1366..1367]
 r1464: [1509..1510]
 r1465: [1502..1504]
 r1466: [1502..1503]
 r1467: [1499..1500]
 r1468: [1492..1494]
 r1469: [1492..1493]
 r1470: [1489..1490]
 r1471: [1482..1484]
 r1472: [1482..1483]
 r1473: [1479..1480]
 r1474: [1472..1474]
 r1475: [1472..1473]
 r1476: [1469..1470]
 r1477: [1462..1464]
 r1478: [1462..1463]
 r1479: [1459..1460]
 r1480: [1452..1454]
 r1481: [1452..1453]
 r1482: [1437..1450]
 r1483: [1436..1449]
 r1484: [1447..1448]
 r1485: [1445..1446]
 r1486: [1443..1444]
 r1487: [1342..1343]
 r1488: [1327..1328]
 r1489: [1312..1313]
 r1490: [1297..1298]
 r1491: [1281..1282]
 r1492: [1265..1266]
 r1493: [1263..1264]
 r1494: [1258..1259]
 r1495: [1253..1254]
 r1496: [1246..1248]
 r1497: [1246..1247]
 r1498: [1243..1244]
 r1499: [1236..1238]
 r1500: [1236..1237]
 r1501: [1233..1234]
 r1502: [1226..1228]
 r1503: [1226..1227]
 r1504: [1210..1224]
 r1505: [1209..1223]
 r1506: [1208..1222]
 r1507: [1220..1221]
 r1508: [1218..1219]
 r1509: [1216..1217]
 r1510: [1214..1215]
 r1511: [1206..1207]
 r1512: [1201..1202]
 r1513: [1197..1198]
 r1514: [1190..1191]
 r1515: [1177..1178]
 r1516: [1164..1165]
 r1517: [1148..1149]
 r1518: [1135..1136]
 r1519: [1122..1123]
 r1520: [1109..1110]
 r1521: [1106..1107]
 r1522: [1103..1104]
 r1523: [1100..1101]
 r1524: [1095..1096]
 r1525: [1091..1092]
 r1526: [1089..1090]
 r1527: [1084..1085]
 r1528: [1079..1080]
 r1529: [1073..1074]
 r1530: [1068..1069]
 r1531: [1057..1058]
 r1532: [1055..1056]
 r1533: [1050..1051]
 r1534: [1045..1046]
 r1535: [1039..1040]
 r1536: [1034..1035]
 r1537: [1022..1023]
 r1538: [1005..1006]
 r1539: [1000..1001]
 r1540: [993..994]
 r1541: [988..989]
 r1542: [976..977]
 r1543: [974..975]
 r1544: [969..970]
 r1545: [964..965]
 r1546: [958..959]
 r1547: [953..954]
 r1548: [941..942]
 r1549: [924..925]
 r1550: [919..920]
 r1551: [912..913]
 r1552: [907..908]
 r1553: [895..896]
 r1554: [893..894]
 r1555: [888..889]
 r1556: [883..884]
 r1557: [877..878]
 r1558: [872..873]
 r1559: [860..861]
 r1560: [843..844]
 r1561: [838..839]
 r1562: [831..832]
 r1563: [826..827]
 r1564: [814..815]
 r1565: [812..813]
 r1566: [807..808]
 r1567: [802..803]
 r1568: [796..797]
 r1569: [791..792]
 r1570: [779..780]
 r1571: [762..763]
 r1572: [757..758]
 r1573: [750..751]
 r1574: [745..746]
 r1575: [732..733]
 r1576: [729..730]
 r1577: [722..723]
 r1578: [717..718]
 r1579: [711..712]
 r1580: [706..707]
 r1581: [693..694]
 r1582: [691..692]
 r1583: [688..689]
 r1584: [683..684]
 r1585: [677..678]
 r1586: [672..673]
 r1587: [661..662]
 r1588: [659..660]
 r1589: [656..657]
 r1590: [651..652]
 r1591: [645..646]
 r1592: [640..641]
 r1593: [628..629]
 r1594: [616..617]
 r1595: [611..612]
 r1596: [604..605]
 r1597: [599..600]
 r1598: [587..588]
 r1599: [585..586]
 r1600: [582..583]
 r1601: [577..578]
 r1602: [571..572]
 r1603: [566..567]
 r1604: [554..555]
 r1605: [542..543]
 r1606: [537..538]
 r1607: [530..531]
 r1608: [525..526]
 r1609: [513..514]
 r1610: [511..512]
 r1611: [508..509]
 r1612: [503..504]
 r1613: [497..498]
 r1614: [492..493]
 r1615: [480..481]
 r1616: [468..469]
 r1617: [463..464]
 r1618: [456..457]
 r1619: [451..452]
 r1620: [439..440]
 r1621: [437..438]
 r1622: [434..435]
 r1623: [429..430]
 r1624: [423..424]
 r1625: [418..419]
 r1626: [406..407]
 r1627: [394..395]
 r1628: [389..390]
 r1629: [382..383]
 r1630: [377..378]
 r1631: [364..365]
 r1632: [361..362]
 r1633: [356..357]
 r1634: [351..352]
 r1635: [345..346]
 r1636: [340..341]
 r1637: [327..328]
 r1638: [325..326]
 r1639: [322..323]
 r1640: [317..318]
 r1641: [312..313]
 r1642: [305..306]
 r1643: [303..304]
 r1644: [300..301]
 r1645: [295..296]
 r1646: [290..291]
 r1647: [283..284]
 r1648: [281..282]
 r1649: [278..279]
 r1650: [273..274]
 r1651: [268..269]
 r1652: [261..262]
 r1653: [259..260]
 r1654: [256..257]
 r1655: [251..252]
 r1656: [246..247]
 r1657: [239..240]
 r1658: [237..238]
 r1659: [232..233]
 r1660: [227..228]
 r1661: [224..225]
 r1662: [217..218]
 r1663: [215..216]
 r1664: [210..211]
 r1665: [205..206]
 r1666: [202..203]
 r1667: [195..196]
 r1668: [193..194]
 r1669: [190..191]
 r1670: [185..186]
 r1671: [180..181]
 r1672: [175..176]
 r1673: [170..171]
 r1674: [163..164]
 r1675: [161..162]
 r1676: [158..159]
 r1677: [153..154]
 r1678: [148..149]
 r1679: [143..144]
 r1680: [138..139]
 r1681: [131..132]
 r1682: [129..130]
 r1683: [126..127]
 r1684: [121..122]
 r1685: [116..117]
 r1686: [111..112]
 r1687: [106..107]
 r1688: [99..100]
 r1689: [97..98]
 r1690: [94..95]
 r1691: [89..90]
 r1692: [84..85]
 r1693: [79..80]
 r1694: [74..75]
 r1695: [67..68]
 r1696: [65..66]
 r1697: [60..61]
 r1698: [55..56]
 r1699: [50..51]
 r1700: [45..46]
 r1701: [42..43]
 r1702: [35..36]
 r1703: [33..34]
 r1704: [28..29]
 r1705: [23..24]
 r1706: [18..19]
 r1707: [13..14]
 r1708: [10..11]
 r1709: [3..4]
 r1710: [2353..2354]
 r1711: [2342..2343]
 r1712: [2331..2332]
 r1713: [2157..2159]
 r1714: [2057..2059]
 r1715: [2044..2045]
 r1716: [2029..2030]
 r1717: [2014..2015]
 r1718: [1999..2000]
 r1719: [1984..1985]
 r1720: [1969..1970]
 r1721: [1810..1812]
 r1722: [1744..1746]
 r1723: [1732..1734]
 r1724: [1720..1722]
 r1725: [1708..1710]
 r1726: [1696..1698]
 r1727: [1684..1686]
 r1728: [1672..1674]
 r1729: [1641..1643]
 r1730: [1293..1294]
 r1731: [1277..1278]
 r1732: [1184..1185]
 r1733: [1171..1172]
 r1734: [1158..1159]
 r1735: [1142..1143]
 r1736: [1129..1130]
 r1737: [1116..1117]
 r1738: [1087..1088]
 r1739: [1053..1054]
 r1740: [1020..1021]
 r1741: [1008..1010]
 r1742: [972..973]
 r1743: [939..940]
 r1744: [927..929]
 r1745: [891..892]
 r1746: [858..859]
 r1747: [846..848]
 r1748: [810..811]
 r1749: [777..778]
 r1750: [765..767]
 r1751: [725..726]
Compressing live ranges: from 2742 to 2270 - 82%
Ranges after the compression:
 r87: [2266..2267]
 r88: [2258..2259]
 r89: [2258..2269]
 r91: [2254..2255]
 r92: [2246..2247]
 r93: [2246..2269]
 r95: [2242..2243]
 r96: [2234..2235]
 r97: [2234..2269]
 r99: [2230..2231]
 r100: [2222..2223]
 r103: [2218..2219]
 r104: [2210..2211]
 r107: [2206..2207]
 r108: [2198..2199]
 r111: [2194..2195]
 r112: [2186..2187]
 r115: [2182..2183]
 r116: [2174..2175]
 r119: [2170..2171]
 r120: [2162..2163]
 r123: [2158..2159]
 r124: [2150..2151]
 r127: [2146..2147]
 r128: [2138..2139]
 r131: [2134..2135]
 r132: [2126..2127]
 r135: [2122..2123]
 r136: [2114..2115]
 r139: [2110..2111]
 r140: [2102..2103]
 r143: [2098..2099]
 r144: [2090..2091]
 r147: [2086..2087]
 r148: [2078..2079]
 r151: [2074..2075]
 r152: [2066..2067]
 r155: [2062..2063]
 r156: [2054..2055]
 r159: [2050..2051]
 r160: [2042..2043]
 r163: [2038..2039]
 r164: [2030..2031]
 r167: [2026..2027]
 r168: [2018..2019]
 r171: [2014..2015]
 r172: [2006..2007]
 r175: [2002..2003]
 r176: [1994..1995]
 r179: [1990..1991]
 r180: [1982..1983]
 r183: [1960..1961]
 r184: [1958..1959]
 r185: [1954..1957]
 r186: [1954..1955]
 r187: [1952..1953]
 r188: [1948..1949]
 r189: [1946..1947]
 r190: [1856..1943]
 r191: [1940..1941]
 r192: [1938..1939]
 r193: [1848..1935]
 r194: [1932..1933]
 r195: [1930..1931]
 r197: [1922..1923]
 r198: [1920..1921]
 r200: [1912..1913]
 r201: [1910..1911]
 r203: [1902..1903]
 r204: [1900..1901]
 r205: [1822..1897]
 r206: [1894..1895]
 r207: [1892..1893]
 r208: [1822..1889]
 r209: [1886..1887]
 r210: [1884..1885]
 r211: [1822..1881]
 r212: [1878..1879]
 r213: [1876..1877]
 r214: [1822..1873]
 r215: [1870..1871]
 r216: [1868..1869]
 r217: [1822..1865]
 r218: [1862..1863]
 r219: [1860..1861]
 r220: [1822..1857]
 r221: [1798..1799]
 r222: [1782..1789]
 r223: [1786..1787]
 r224: [1784..1785]
 r225: [1782..1783]
 r226: [1780..1781]
 r227: [1774..1775]
 r228: [1772..1773]
 r229: [1760..1761]
 r230: [1754..1755]
 r231: [1752..1753]
 r232: [1746..1747]
 r233: [1744..1745]
 r234: [1738..1739]
 r235: [1736..1737]
 r236: [1734..1735]
 r237: [1732..1733]
 r238: [1730..1731]
 r239: [1712..1713]
 r240: [1710..1711]
 r241: [1708..1709]
 r242: [1706..1707]
 r243: [1704..1705]
 r244: [1700..1701]
 r245: [1696..1697]
 r246: [1692..1693]
 r247: [1672..1673]
 r248: [1670..1671]
 r249: [1662..1667]
 r250: [1666..1667]
 r251: [1664..1665]
 r252: [1662..1663]
 r253: [1658..1659]
 r254: [1656..1657]
 r255: [1648..1653]
 r256: [1652..1653]
 r257: [1650..1651]
 r258: [1648..1649]
 r259: [1644..1645]
 r260: [1642..1643]
 r261: [1634..1639]
 r262: [1638..1639]
 r263: [1636..1637]
 r264: [1634..1635]
 r265: [1630..1631]
 r266: [1628..1629]
 r267: [1620..1625]
 r268: [1624..1625]
 r269: [1622..1623]
 r270: [1620..1621]
 r271: [1616..1617]
 r272: [1614..1615]
 r273: [1606..1611]
 r274: [1610..1611]
 r275: [1608..1609]
 r276: [1606..1607]
 r277: [1602..1603]
 r278: [1600..1601]
 r279: [1592..1597]
 r280: [1596..1597]
 r281: [1594..1595]
 r282: [1592..1593]
 r283: [1584..1585]
 r284: [1578..1579]
 r285: [1572..1573]
 r286: [1566..1567]
 r287: [1560..1561]
 r288: [1554..1555]
 r289: [1542..1549]
 r290: [1546..1547]
 r291: [1544..1545]
 r292: [1542..1543]
 r293: [1540..1541]
 r294: [1536..1539]
 r295: [1536..1537]
 r296: [1534..1535]
 r297: [1524..1531]
 r298: [1528..1529]
 r299: [1526..1527]
 r300: [1524..1525]
 r301: [1522..1523]
 r302: [1518..1521]
 r303: [1518..1519]
 r304: [1506..1513]
 r305: [1510..1511]
 r306: [1508..1509]
 r307: [1506..1507]
 r308: [1504..1505]
 r309: [1500..1503]
 r310: [1500..1501]
 r311: [1488..1495]
 r312: [1492..1493]
 r313: [1490..1491]
 r314: [1488..1489]
 r315: [1486..1487]
 r316: [1482..1485]
 r317: [1482..1483]
 r318: [1470..1477]
 r319: [1474..1475]
 r320: [1472..1473]
 r321: [1470..1471]
 r322: [1468..1469]
 r323: [1464..1467]
 r324: [1462..1465]
 r325: [1452..1461]
 r326: [1458..1459]
 r327: [1454..1457]
 r328: [1454..1455]
 r329: [1452..1453]
 r330: [1440..1447]
 r331: [1444..1445]
 r332: [1442..1443]
 r333: [1440..1441]
 r334: [1438..1439]
 r335: [1434..1437]
 r336: [1434..1435]
 r337: [1422..1429]
 r338: [1426..1427]
 r339: [1424..1425]
 r340: [1422..1423]
 r341: [1420..1421]
 r342: [1416..1419]
 r343: [1416..1417]
 r344: [1342..1343]
 r345: [1324..1325]
 r346: [1320..1323]
 r347: [1310..1315]
 r348: [1312..1313]
 r349: [1310..1311]
 r350: [1282..1283]
 r351: [1278..1279]
 r352: [1278..1279]
 r353: [1276..1277]
 r354: [1272..1273]
 r355: [1270..1271]
 r356: [1268..1269]
 r357: [1264..1265]
 r358: [1262..1263]
 r359: [1260..1261]
 r360: [1256..1257]
 r361: [1254..1255]
 r362: [1252..1253]
 r363: [1248..1249]
 r364: [1246..1247]
 r365: [1244..1245]
 r366: [1240..1241]
 r367: [1238..1239]
 r368: [1236..1237]
 r369: [1232..1233]
 r370: [1230..1231]
 r371: [1228..1229]
 r372: [1222..1223]
 r373: [1220..1221]
 r374: [1212..1219]
 r375: [1216..1217]
 r376: [1214..1215]
 r377: [1212..1213]
 r378: [1154..1155]
 r379: [1152..1153]
 r380: [1104..1149]
 r381: [1146..1147]
 r382: [1144..1145]
 r383: [1104..1141]
 r384: [1138..1139]
 r385: [1136..1137]
 r386: [1104..1133]
 r387: [1130..1131]
 r388: [1128..1129]
 r389: [1104..1125]
 r390: [1122..1123]
 r391: [1120..1121]
 r392: [1104..1117]
 r393: [1114..1115]
 r394: [1112..1113]
 r395: [1104..1109]
 r396: [1208..1209]
 r397: [1206..1207]
 r398: [1158..1203]
 r399: [1200..1201]
 r400: [1198..1199]
 r401: [1158..1195]
 r402: [1192..1193]
 r403: [1190..1191]
 r404: [1158..1187]
 r405: [1184..1185]
 r406: [1182..1183]
 r407: [1158..1179]
 r408: [1176..1177]
 r409: [1174..1175]
 r410: [1158..1171]
 r411: [1168..1169]
 r412: [1166..1167]
 r413: [1158..1163]
 r414: [1102..1103]
 r415: [1102..1103]
 r416: [1098..1101]
 r417: [1100..1101]
 r418: [1098..1099]
 r419: [1094..1097]
 r420: [1096..1097]
 r421: [1094..1095]
 r422: [1090..1091]
 r423: [1090..1091]
 r424: [1086..1089]
 r425: [1088..1089]
 r426: [1086..1087]
 r427: [1082..1085]
 r428: [1084..1085]
 r429: [1082..1083]
 r430: [1078..1079]
 r431: [1078..1079]
 r432: [1074..1077]
 r433: [1076..1077]
 r434: [1074..1075]
 r435: [1070..1073]
 r436: [1072..1073]
 r437: [1070..1071]
 r438: [1066..1067]
 r439: [1066..1067]
 r440: [1062..1065]
 r441: [1064..1065]
 r442: [1062..1063]
 r443: [1058..1061]
 r444: [1060..1061]
 r445: [1058..1059]
 r446: [1054..1055]
 r447: [1048..1051]
 r448: [1050..1051]
 r449: [1048..1049]
 r450: [1044..1047]
 r451: [1046..1047]
 r452: [1044..1045]
 r453: [1040..1041]
 r454: [1034..1037]
 r455: [1036..1037]
 r456: [1034..1035]
 r457: [1030..1033]
 r458: [1032..1033]
 r459: [1030..1031]
 r460: [1024..1025]
 r461: [1022..1023]
 r462: [1020..1021]
 r463: [1016..1017]
 r464: [1014..1015]
 r465: [988..1011]
 r466: [1008..1009]
 r467: [1006..1007]
 r468: [988..1003]
 r469: [1000..1001]
 r470: [998..999]
 r471: [988..995]
 r472: [984..985]
 r473: [982..983]
 r474: [976..981]
 r475: [976..981]
 r476: [978..979]
 r477: [974..977]
 r478: [974..975]
 r479: [972..973]
 r480: [970..971]
 r481: [964..967]
 r482: [966..967]
 r483: [964..965]
 r484: [960..961]
 r485: [958..959]
 r486: [952..955]
 r487: [954..955]
 r488: [952..953]
 r489: [948..949]
 r490: [946..947]
 r491: [940..943]
 r492: [942..943]
 r493: [940..941]
 r494: [938..939]
 r495: [938..939]
 r496: [934..935]
 r497: [932..933]
 r498: [926..929]
 r499: [928..929]
 r500: [926..927]
 r501: [922..923]
 r502: [920..921]
 r503: [914..917]
 r504: [916..917]
 r505: [914..915]
 r506: [910..911]
 r507: [908..909]
 r508: [902..905]
 r509: [904..905]
 r510: [902..903]
 r511: [896..897]
 r512: [888..895]
 r513: [892..893]
 r514: [890..891]
 r515: [888..889]
 r516: [860..881]
 r517: [878..879]
 r518: [876..877]
 r519: [874..875]
 r520: [874..875]
 r521: [864..873]
 r522: [870..871]
 r523: [868..869]
 r524: [866..867]
 r525: [866..867]
 r526: [864..865]
 r527: [862..863]
 r528: [860..861]
 r529: [832..853]
 r530: [850..851]
 r531: [848..849]
 r532: [846..847]
 r533: [846..847]
 r534: [836..845]
 r535: [842..843]
 r536: [840..841]
 r537: [838..839]
 r538: [838..839]
 r539: [836..837]
 r540: [834..835]
 r541: [832..833]
 r542: [794..831]
 r543: [796..827]
 r544: [826..827]
 r545: [826..827]
 r546: [822..825]
 r547: [824..825]
 r548: [820..823]
 r549: [810..819]
 r550: [816..817]
 r551: [814..815]
 r552: [812..813]
 r553: [810..811]
 r554: [800..809]
 r555: [806..807]
 r556: [804..805]
 r557: [802..803]
 r558: [800..801]
 r559: [798..799]
 r560: [796..797]
 r561: [794..795]
 r562: [766..787]
 r563: [784..785]
 r564: [782..783]
 r565: [780..781]
 r566: [780..781]
 r567: [770..779]
 r568: [776..777]
 r569: [774..775]
 r570: [772..773]
 r571: [772..773]
 r572: [770..771]
 r573: [768..769]
 r574: [766..767]
 r575: [728..765]
 r576: [730..761]
 r577: [760..761]
 r578: [760..761]
 r579: [756..759]
 r580: [758..759]
 r581: [754..757]
 r582: [744..753]
 r583: [750..751]
 r584: [748..749]
 r585: [746..747]
 r586: [744..745]
 r587: [734..743]
 r588: [740..741]
 r589: [738..739]
 r590: [736..737]
 r591: [734..735]
 r592: [732..733]
 r593: [730..731]
 r594: [728..729]
 r595: [700..721]
 r596: [718..719]
 r597: [716..717]
 r598: [714..715]
 r599: [714..715]
 r600: [704..713]
 r601: [710..711]
 r602: [708..709]
 r603: [706..707]
 r604: [706..707]
 r605: [704..705]
 r606: [702..703]
 r607: [700..701]
 r608: [662..699]
 r609: [664..695]
 r610: [694..695]
 r611: [694..695]
 r612: [690..693]
 r613: [692..693]
 r614: [688..691]
 r615: [678..687]
 r616: [684..685]
 r617: [682..683]
 r618: [680..681]
 r619: [678..679]
 r620: [668..677]
 r621: [674..675]
 r622: [672..673]
 r623: [670..671]
 r624: [668..669]
 r625: [666..667]
 r626: [664..665]
 r627: [662..663]
 r628: [634..655]
 r629: [652..653]
 r630: [650..651]
 r631: [648..649]
 r632: [648..649]
 r633: [638..647]
 r634: [644..645]
 r635: [642..643]
 r636: [640..641]
 r637: [640..641]
 r638: [638..639]
 r639: [636..637]
 r640: [634..635]
 r641: [596..633]
 r642: [598..629]
 r643: [628..629]
 r644: [628..629]
 r645: [624..627]
 r646: [626..627]
 r647: [622..625]
 r648: [612..621]
 r649: [618..619]
 r650: [616..617]
 r651: [614..615]
 r652: [612..613]
 r653: [602..611]
 r654: [608..609]
 r655: [606..607]
 r656: [604..605]
 r657: [602..603]
 r658: [600..601]
 r659: [598..599]
 r660: [596..597]
 r661: [564..595]
 r662: [592..593]
 r663: [590..591]
 r664: [566..587]
 r665: [584..585]
 r666: [582..583]
 r667: [580..581]
 r668: [580..581]
 r669: [570..579]
 r670: [576..577]
 r671: [574..575]
 r672: [572..573]
 r673: [572..573]
 r674: [570..571]
 r675: [568..569]
 r676: [566..567]
 r677: [564..565]
 r678: [538..559]
 r679: [556..557]
 r680: [554..555]
 r681: [552..553]
 r682: [552..553]
 r683: [542..551]
 r684: [548..549]
 r685: [546..547]
 r686: [544..545]
 r687: [544..545]
 r688: [542..543]
 r689: [540..541]
 r690: [538..539]
 r691: [512..533]
 r692: [530..531]
 r693: [528..529]
 r694: [526..527]
 r695: [526..527]
 r696: [516..525]
 r697: [522..523]
 r698: [520..521]
 r699: [518..519]
 r700: [518..519]
 r701: [516..517]
 r702: [514..515]
 r703: [512..513]
 r704: [478..511]
 r705: [480..509]
 r706: [508..509]
 r707: [508..509]
 r708: [504..507]
 r709: [506..507]
 r710: [504..505]
 r711: [494..503]
 r712: [500..501]
 r713: [498..499]
 r714: [496..497]
 r715: [494..495]
 r716: [484..493]
 r717: [490..491]
 r718: [488..489]
 r719: [486..487]
 r720: [484..485]
 r721: [482..483]
 r722: [480..481]
 r723: [478..479]
 r724: [452..473]
 r725: [470..471]
 r726: [468..469]
 r727: [466..467]
 r728: [466..467]
 r729: [456..465]
 r730: [462..463]
 r731: [460..461]
 r732: [458..459]
 r733: [458..459]
 r734: [456..457]
 r735: [454..455]
 r736: [452..453]
 r737: [418..451]
 r738: [420..449]
 r739: [448..449]
 r740: [448..449]
 r741: [444..447]
 r742: [446..447]
 r743: [444..445]
 r744: [434..443]
 r745: [440..441]
 r746: [438..439]
 r747: [436..437]
 r748: [434..435]
 r749: [424..433]
 r750: [430..431]
 r751: [428..429]
 r752: [426..427]
 r753: [424..425]
 r754: [422..423]
 r755: [420..421]
 r756: [418..419]
 r757: [392..413]
 r758: [410..411]
 r759: [408..409]
 r760: [406..407]
 r761: [406..407]
 r762: [396..405]
 r763: [402..403]
 r764: [400..401]
 r765: [398..399]
 r766: [398..399]
 r767: [396..397]
 r768: [394..395]
 r769: [392..393]
 r770: [358..391]
 r771: [360..389]
 r772: [388..389]
 r773: [388..389]
 r774: [384..387]
 r775: [386..387]
 r776: [384..385]
 r777: [374..383]
 r778: [380..381]
 r779: [378..379]
 r780: [376..377]
 r781: [374..375]
 r782: [364..373]
 r783: [370..371]
 r784: [368..369]
 r785: [366..367]
 r786: [364..365]
 r787: [362..363]
 r788: [360..361]
 r789: [358..359]
 r790: [332..353]
 r791: [350..351]
 r792: [348..349]
 r793: [346..347]
 r794: [346..347]
 r795: [336..345]
 r796: [342..343]
 r797: [340..341]
 r798: [338..339]
 r799: [338..339]
 r800: [336..337]
 r801: [334..335]
 r802: [332..333]
 r803: [298..331]
 r804: [300..329]
 r805: [328..329]
 r806: [328..329]
 r807: [324..327]
 r808: [326..327]
 r809: [324..325]
 r810: [314..323]
 r811: [320..321]
 r812: [318..319]
 r813: [316..317]
 r814: [314..315]
 r815: [304..313]
 r816: [310..311]
 r817: [308..309]
 r818: [306..307]
 r819: [304..305]
 r820: [302..303]
 r821: [300..301]
 r822: [298..299]
 r823: [268..297]
 r824: [294..295]
 r825: [292..293]
 r826: [270..291]
 r827: [288..289]
 r828: [286..287]
 r829: [284..285]
 r830: [284..285]
 r831: [274..283]
 r832: [280..281]
 r833: [278..279]
 r834: [276..277]
 r835: [276..277]
 r836: [274..275]
 r837: [272..273]
 r838: [270..271]
 r839: [268..269]
 r840: [250..263]
 r841: [260..261]
 r842: [252..259]
 r843: [256..257]
 r844: [254..255]
 r845: [252..253]
 r846: [250..251]
 r847: [248..249]
 r848: [232..245]
 r849: [242..243]
 r850: [234..241]
 r851: [238..239]
 r852: [236..237]
 r853: [234..235]
 r854: [232..233]
 r855: [230..231]
 r856: [214..227]
 r857: [224..225]
 r858: [216..223]
 r859: [220..221]
 r860: [218..219]
 r861: [216..217]
 r862: [214..215]
 r863: [212..213]
 r864: [196..209]
 r865: [206..207]
 r866: [198..205]
 r867: [202..203]
 r868: [200..201]
 r869: [198..199]
 r870: [196..197]
 r871: [194..195]
 r872: [190..191]
 r873: [178..189]
 r874: [186..187]
 r875: [184..185]
 r876: [178..183]
 r877: [180..181]
 r878: [176..179]
 r879: [176..177]
 r880: [172..173]
 r881: [160..171]
 r882: [168..169]
 r883: [166..167]
 r884: [160..165]
 r885: [162..163]
 r886: [158..161]
 r887: [158..159]
 r888: [134..155]
 r889: [152..153]
 r890: [144..151]
 r891: [148..149]
 r892: [146..147]
 r893: [144..145]
 r894: [136..143]
 r895: [140..141]
 r896: [138..139]
 r897: [136..137]
 r898: [134..135]
 r899: [132..133]
 r900: [108..129]
 r901: [126..127]
 r902: [118..125]
 r903: [122..123]
 r904: [120..121]
 r905: [118..119]
 r906: [110..117]
 r907: [114..115]
 r908: [112..113]
 r909: [110..111]
 r910: [108..109]
 r911: [106..107]
 r912: [82..103]
 r913: [100..101]
 r914: [92..99]
 r915: [96..97]
 r916: [94..95]
 r917: [92..93]
 r918: [84..91]
 r919: [88..89]
 r920: [86..87]
 r921: [84..85]
 r922: [82..83]
 r923: [80..81]
 r924: [56..77]
 r925: [74..75]
 r926: [66..73]
 r927: [70..71]
 r928: [68..69]
 r929: [66..67]
 r930: [58..65]
 r931: [62..63]
 r932: [60..61]
 r933: [58..59]
 r934: [56..57]
 r935: [54..55]
 r936: [50..51]
 r937: [42..49]
 r938: [46..47]
 r939: [44..45]
 r940: [42..43]
 r941: [30..41]
 r942: [38..39]
 r943: [36..37]
 r944: [30..35]
 r945: [32..33]
 r946: [28..31]
 r947: [28..29]
 r948: [24..25]
 r949: [16..23]
 r950: [20..21]
 r951: [18..19]
 r952: [16..17]
 r953: [4..15]
 r954: [12..13]
 r955: [10..11]
 r956: [4..9]
 r957: [6..7]
 r958: [2..5]
 r959: [2..3]
 r960: [1274..1281]
 r961: [2262..2263]
 r962: [2260..2261]
 r966: [2250..2251]
 r967: [2248..2249]
 r971: [2238..2239]
 r972: [2236..2237]
 r976: [2226..2227]
 r977: [2224..2225]
 r981: [2214..2215]
 r982: [2212..2213]
 r986: [2202..2203]
 r987: [2200..2201]
 r991: [2190..2191]
 r992: [2188..2189]
 r996: [2178..2179]
 r997: [2176..2177]
 r1001: [2166..2167]
 r1002: [2164..2165]
 r1006: [2154..2155]
 r1007: [2152..2153]
 r1011: [2142..2143]
 r1012: [2140..2141]
 r1016: [2130..2131]
 r1017: [2128..2129]
 r1021: [2118..2119]
 r1022: [2116..2117]
 r1026: [2106..2107]
 r1027: [2104..2105]
 r1031: [2094..2095]
 r1032: [2092..2093]
 r1036: [2082..2083]
 r1037: [2080..2081]
 r1041: [2070..2071]
 r1042: [2068..2069]
 r1046: [2058..2059]
 r1047: [2056..2057]
 r1051: [2046..2047]
 r1052: [2044..2045]
 r1056: [2034..2035]
 r1057: [2032..2033]
 r1061: [2022..2023]
 r1062: [2020..2021]
 r1066: [2010..2011]
 r1067: [2008..2009]
 r1071: [1998..1999]
 r1072: [1996..1997]
 r1076: [1986..1987]
 r1077: [1984..1985]
 r1081: [0..1963]
 r1082: [0..1]
 r1083: [1766..1767]
 r1084: [1762..1765]
 r1085: [1764..1765]
 r1086: [1762..1763]
 r1087: [1680..1681]
 r1088: [1676..1679]
 r1089: [1678..1679]
 r1090: [1676..1677]
 r1091: [1410..1411]
 r1092: [1406..1409]
 r1093: [1400..1401]
 r1094: [1396..1399]
 r1095: [1390..1391]
 r1096: [1386..1389]
 r1097: [1380..1381]
 r1098: [1376..1379]
 r1099: [1370..1371]
 r1100: [1366..1369]
 r1101: [1360..1361]
 r1102: [1356..1359]
 r1103: [1350..1351]
 r1104: [1346..1349]
 r1105: [2268..2269]
 r1106: [2264..2265]
 r1107: [2262..2263]
 r1108: [2256..2257]
 r1109: [2252..2253]
 r1110: [2250..2251]
 r1111: [2244..2245]
 r1112: [2240..2241]
 r1113: [2238..2239]
 r1114: [2232..2233]
 r1115: [2228..2229]
 r1116: [2226..2227]
 r1117: [2220..2221]
 r1118: [2216..2217]
 r1119: [2214..2215]
 r1120: [2208..2209]
 r1121: [2204..2205]
 r1122: [2202..2203]
 r1123: [2196..2197]
 r1124: [2192..2193]
 r1125: [2190..2191]
 r1126: [2184..2185]
 r1127: [2180..2181]
 r1128: [2178..2179]
 r1129: [2172..2173]
 r1130: [2168..2169]
 r1131: [2166..2167]
 r1132: [2160..2161]
 r1133: [2156..2157]
 r1134: [2154..2155]
 r1135: [2148..2149]
 r1136: [2144..2145]
 r1137: [2142..2143]
 r1138: [2136..2137]
 r1139: [2132..2133]
 r1140: [2130..2131]
 r1141: [2124..2125]
 r1142: [2120..2121]
 r1143: [2118..2119]
 r1144: [2112..2113]
 r1145: [2108..2109]
 r1146: [2106..2107]
 r1147: [2100..2101]
 r1148: [2096..2097]
 r1149: [2094..2095]
 r1150: [2088..2089]
 r1151: [2084..2085]
 r1152: [2082..2083]
 r1153: [2076..2077]
 r1154: [2072..2073]
 r1155: [2070..2071]
 r1156: [2064..2065]
 r1157: [2060..2061]
 r1158: [2058..2059]
 r1159: [2052..2053]
 r1160: [2048..2049]
 r1161: [2046..2047]
 r1162: [2040..2041]
 r1163: [2036..2037]
 r1164: [2034..2035]
 r1165: [2028..2029]
 r1166: [2024..2025]
 r1167: [2022..2023]
 r1168: [2016..2017]
 r1169: [2012..2013]
 r1170: [2010..2011]
 r1171: [2004..2005]
 r1172: [2000..2001]
 r1173: [1998..1999]
 r1174: [1992..1993]
 r1175: [1988..1989]
 r1176: [1986..1987]
 r1177: [1980..1981]
 r1178: [1980..1981]
 r1179: [1978..1979]
 r1180: [1978..1979]
 r1181: [1976..1977]
 r1182: [1976..1977]
 r1183: [1974..1975]
 r1184: [1974..1975]
 r1185: [1972..1973]
 r1186: [1972..1973]
 r1187: [1970..1971]
 r1188: [1970..1971]
 r1189: [1968..1969]
 r1190: [1968..1969]
 r1191: [1966..1967]
 r1192: [1966..1967]
 r1193: [1964..1965]
 r1194: [1962..1963]
 r1195: [1958..1959]
 r1196: [1956..1957]
 r1197: [1950..1951]
 r1198: [1944..1945]
 r1199: [1944..1945]
 r1200: [1942..1943]
 r1201: [1936..1937]
 r1202: [1936..1937]
 r1203: [1934..1935]
 r1204: [1928..1929]
 r1205: [1928..1929]
 r1206: [1924..1925]
 r1207: [1918..1919]
 r1208: [1918..1919]
 r1209: [1914..1915]
 r1210: [1908..1909]
 r1211: [1908..1909]
 r1212: [1904..1905]
 r1213: [1898..1899]
 r1214: [1898..1899]
 r1215: [1896..1897]
 r1216: [1890..1891]
 r1217: [1890..1891]
 r1218: [1888..1889]
 r1219: [1882..1883]
 r1220: [1882..1883]
 r1221: [1880..1881]
 r1222: [1874..1875]
 r1223: [1874..1875]
 r1224: [1872..1873]
 r1225: [1866..1867]
 r1226: [1866..1867]
 r1227: [1864..1865]
 r1228: [1858..1859]
 r1229: [1858..1859]
 r1230: [1822..1857]
 r1231: [1822..1857]
 r1232: [1822..1857]
 r1233: [1822..1857]
 r1234: [1856..1857]
 r1235: [1854..1855]
 r1236: [1852..1853]
 r1237: [1850..1851]
 r1238: [1848..1849]
 r1239: [1846..1847]
 r1240: [1844..1845]
 r1241: [1842..1843]
 r1242: [1840..1841]
 r1243: [1838..1839]
 r1244: [1836..1837]
 r1245: [1834..1835]
 r1246: [1832..1833]
 r1247: [1830..1831]
 r1248: [1828..1829]
 r1249: [1826..1827]
 r1250: [1824..1825]
 r1251: [1822..1823]
 r1252: [1820..1821]
 r1253: [1818..1819]
 r1254: [1816..1817]
 r1255: [1814..1815]
 r1256: [1812..1813]
 r1257: [1810..1811]
 r1258: [1808..1809]
 r1259: [1806..1807]
 r1260: [1804..1805]
 r1261: [1802..1803]
 r1262: [1800..1801]
 r1263: [1796..1797]
 r1264: [1798..1799]
 r1265: [1794..1795]
 r1266: [1792..1793]
 r1267: [1790..1791]
 r1268: [1788..1789]
 r1269: [1784..1785]
 r1270: [1778..1779]
 r1271: [1776..1777]
 r1272: [1772..1773]
 r1273: [1770..1771]
 r1274: [1768..1769]
 r1275: [1758..1759]
 r1276: [1756..1757]
 r1277: [1750..1751]
 r1278: [1752..1753]
 r1279: [1748..1749]
 r1280: [1742..1743]
 r1281: [1744..1745]
 r1282: [1740..1741]
 r1283: [1736..1737]
 r1284: [1728..1729]
 r1285: [1730..1731]
 r1286: [1726..1727]
 r1287: [1724..1725]
 r1288: [1722..1723]
 r1289: [1718..1719]
 r1290: [1720..1721]
 r1291: [1716..1717]
 r1292: [1714..1715]
 r1293: [1710..1711]
 r1294: [1708..1709]
 r1295: [1702..1703]
 r1296: [1704..1705]
 r1297: [1698..1699]
 r1298: [1700..1701]
 r1299: [1694..1695]
 r1300: [1696..1697]
 r1301: [1690..1691]
 r1302: [1692..1693]
 r1303: [1686..1687]
 r1304: [1688..1689]
 r1305: [1688..1689]
 r1306: [1682..1683]
 r1307: [1684..1685]
 r1308: [1674..1675]
 r1309: [1660..1661]
 r1310: [1646..1647]
 r1311: [1632..1633]
 r1312: [1618..1619]
 r1313: [1604..1605]
 r1314: [1590..1591]
 r1315: [1588..1589]
 r1316: [1586..1587]
 r1317: [1586..1587]
 r1318: [1582..1583]
 r1319: [1580..1581]
 r1320: [1580..1581]
 r1321: [1576..1577]
 r1322: [1574..1575]
 r1323: [1574..1575]
 r1324: [1570..1571]
 r1325: [1568..1569]
 r1326: [1568..1569]
 r1327: [1564..1565]
 r1328: [1562..1563]
 r1329: [1562..1563]
 r1330: [1558..1559]
 r1331: [1556..1557]
 r1332: [1556..1557]
 r1333: [1552..1553]
 r1334: [1550..1551]
 r1335: [1548..1549]
 r1336: [1544..1545]
 r1337: [1538..1539]
 r1338: [1532..1533]
 r1339: [1530..1531]
 r1340: [1526..1527]
 r1341: [1520..1521]
 r1342: [1516..1517]
 r1343: [1514..1515]
 r1344: [1512..1513]
 r1345: [1508..1509]
 r1346: [1502..1503]
 r1347: [1498..1499]
 r1348: [1496..1497]
 r1349: [1494..1495]
 r1350: [1490..1491]
 r1351: [1484..1485]
 r1352: [1480..1481]
 r1353: [1478..1479]
 r1354: [1476..1477]
 r1355: [1472..1473]
 r1356: [1466..1467]
 r1357: [1460..1461]
 r1358: [1456..1457]
 r1359: [1450..1451]
 r1360: [1448..1449]
 r1361: [1446..1447]
 r1362: [1442..1443]
 r1363: [1436..1437]
 r1364: [1432..1433]
 r1365: [1430..1431]
 r1366: [1428..1429]
 r1367: [1424..1425]
 r1368: [1418..1419]
 r1369: [1414..1415]
 r1370: [1412..1413]
 r1371: [1404..1405]
 r1372: [1408..1409]
 r1373: [1402..1403]
 r1374: [1394..1395]
 r1375: [1398..1399]
 r1376: [1392..1393]
 r1377: [1384..1385]
 r1378: [1388..1389]
 r1379: [1382..1383]
 r1380: [1374..1375]
 r1381: [1378..1379]
 r1382: [1372..1373]
 r1383: [1364..1365]
 r1384: [1368..1369]
 r1385: [1362..1363]
 r1386: [1354..1355]
 r1387: [1358..1359]
 r1388: [1352..1353]
 r1389: [1344..1345]
 r1390: [1348..1349]
 r1391: [1342..1343]
 r1392: [1340..1341]
 r1393: [1338..1339]
 r1394: [1336..1337]
 r1395: [1334..1335]
 r1396: [1332..1333]
 r1397: [1330..1331]
 r1398: [1328..1329]
 r1399: [1326..1327]
 r1400: [1318..1319]
 r1401: [1322..1323]
 r1402: [1316..1317]
 r1403: [1316..1317]
 r1404: [1314..1315]
 r1405: [1308..1309]
 r1406: [1304..1305]
 r1407: [1306..1307]
 r1408: [1300..1301]
 r1409: [1302..1303]
 r1410: [1296..1297]
 r1411: [1298..1299]
 r1412: [1292..1293]
 r1413: [1294..1295]
 r1414: [1288..1289]
 r1415: [1290..1291]
 r1416: [1284..1285]
 r1417: [1286..1287]
 r1418: [1280..1281]
 r1419: [1272..1273]
 r1420: [1266..1267]
 r1421: [1268..1269]
 r1422: [1264..1265]
 r1423: [1258..1259]
 r1424: [1260..1261]
 r1425: [1256..1257]
 r1426: [1250..1251]
 r1427: [1252..1253]
 r1428: [1248..1249]
 r1429: [1242..1243]
 r1430: [1244..1245]
 r1431: [1240..1241]
 r1432: [1234..1235]
 r1433: [1236..1237]
 r1434: [1232..1233]
 r1435: [1226..1227]
 r1436: [1228..1229]
 r1437: [1224..1225]
 r1438: [1220..1221]
 r1439: [1218..1219]
 r1440: [1214..1215]
 r1441: [1156..1157]
 r1442: [1150..1151]
 r1443: [1150..1151]
 r1444: [1148..1149]
 r1445: [1142..1143]
 r1446: [1142..1143]
 r1447: [1140..1141]
 r1448: [1134..1135]
 r1449: [1134..1135]
 r1450: [1132..1133]
 r1451: [1126..1127]
 r1452: [1126..1127]
 r1453: [1124..1125]
 r1454: [1118..1119]
 r1455: [1118..1119]
 r1456: [1116..1117]
 r1457: [1110..1111]
 r1458: [1110..1111]
 r1459: [1104..1109]
 r1460: [1104..1109]
 r1461: [1108..1109]
 r1462: [1106..1107]
 r1463: [1104..1105]
 r1464: [1210..1211]
 r1465: [1204..1205]
 r1466: [1204..1205]
 r1467: [1202..1203]
 r1468: [1196..1197]
 r1469: [1196..1197]
 r1470: [1194..1195]
 r1471: [1188..1189]
 r1472: [1188..1189]
 r1473: [1186..1187]
 r1474: [1180..1181]
 r1475: [1180..1181]
 r1476: [1178..1179]
 r1477: [1172..1173]
 r1478: [1172..1173]
 r1479: [1170..1171]
 r1480: [1164..1165]
 r1481: [1164..1165]
 r1482: [1158..1163]
 r1483: [1158..1163]
 r1484: [1162..1163]
 r1485: [1160..1161]
 r1486: [1158..1159]
 r1487: [1092..1093]
 r1488: [1080..1081]
 r1489: [1068..1069]
 r1490: [1056..1057]
 r1491: [1042..1043]
 r1492: [1028..1029]
 r1493: [1026..1027]
 r1494: [1022..1023]
 r1495: [1018..1019]
 r1496: [1012..1013]
 r1497: [1012..1013]
 r1498: [1010..1011]
 r1499: [1004..1005]
 r1500: [1004..1005]
 r1501: [1002..1003]
 r1502: [996..997]
 r1503: [996..997]
 r1504: [988..995]
 r1505: [988..995]
 r1506: [988..995]
 r1507: [994..995]
 r1508: [992..993]
 r1509: [990..991]
 r1510: [988..989]
 r1511: [986..987]
 r1512: [982..983]
 r1513: [980..981]
 r1514: [974..975]
 r1515: [962..963]
 r1516: [950..951]
 r1517: [936..937]
 r1518: [924..925]
 r1519: [912..913]
 r1520: [900..901]
 r1521: [898..899]
 r1522: [896..897]
 r1523: [894..895]
 r1524: [890..891]
 r1525: [886..887]
 r1526: [884..885]
 r1527: [880..881]
 r1528: [876..877]
 r1529: [872..873]
 r1530: [868..869]
 r1531: [858..859]
 r1532: [856..857]
 r1533: [852..853]
 r1534: [848..849]
 r1535: [844..845]
 r1536: [840..841]
 r1537: [830..831]
 r1538: [818..819]
 r1539: [814..815]
 r1540: [808..809]
 r1541: [804..805]
 r1542: [792..793]
 r1543: [790..791]
 r1544: [786..787]
 r1545: [782..783]
 r1546: [778..779]
 r1547: [774..775]
 r1548: [764..765]
 r1549: [752..753]
 r1550: [748..749]
 r1551: [742..743]
 r1552: [738..739]
 r1553: [726..727]
 r1554: [724..725]
 r1555: [720..721]
 r1556: [716..717]
 r1557: [712..713]
 r1558: [708..709]
 r1559: [698..699]
 r1560: [686..687]
 r1561: [682..683]
 r1562: [676..677]
 r1563: [672..673]
 r1564: [660..661]
 r1565: [658..659]
 r1566: [654..655]
 r1567: [650..651]
 r1568: [646..647]
 r1569: [642..643]
 r1570: [632..633]
 r1571: [620..621]
 r1572: [616..617]
 r1573: [610..611]
 r1574: [606..607]
 r1575: [594..595]
 r1576: [592..593]
 r1577: [586..587]
 r1578: [582..583]
 r1579: [578..579]
 r1580: [574..575]
 r1581: [562..563]
 r1582: [560..561]
 r1583: [558..559]
 r1584: [554..555]
 r1585: [550..551]
 r1586: [546..547]
 r1587: [536..537]
 r1588: [534..535]
 r1589: [532..533]
 r1590: [528..529]
 r1591: [524..525]
 r1592: [520..521]
 r1593: [510..511]
 r1594: [502..503]
 r1595: [498..499]
 r1596: [492..493]
 r1597: [488..489]
 r1598: [476..477]
 r1599: [474..475]
 r1600: [472..473]
 r1601: [468..469]
 r1602: [464..465]
 r1603: [460..461]
 r1604: [450..451]
 r1605: [442..443]
 r1606: [438..439]
 r1607: [432..433]
 r1608: [428..429]
 r1609: [416..417]
 r1610: [414..415]
 r1611: [412..413]
 r1612: [408..409]
 r1613: [404..405]
 r1614: [400..401]
 r1615: [390..391]
 r1616: [382..383]
 r1617: [378..379]
 r1618: [372..373]
 r1619: [368..369]
 r1620: [356..357]
 r1621: [354..355]
 r1622: [352..353]
 r1623: [348..349]
 r1624: [344..345]
 r1625: [340..341]
 r1626: [330..331]
 r1627: [322..323]
 r1628: [318..319]
 r1629: [312..313]
 r1630: [308..309]
 r1631: [296..297]
 r1632: [294..295]
 r1633: [290..291]
 r1634: [286..287]
 r1635: [282..283]
 r1636: [278..279]
 r1637: [266..267]
 r1638: [264..265]
 r1639: [262..263]
 r1640: [258..259]
 r1641: [254..255]
 r1642: [248..249]
 r1643: [246..247]
 r1644: [244..245]
 r1645: [240..241]
 r1646: [236..237]
 r1647: [230..231]
 r1648: [228..229]
 r1649: [226..227]
 r1650: [222..223]
 r1651: [218..219]
 r1652: [212..213]
 r1653: [210..211]
 r1654: [208..209]
 r1655: [204..205]
 r1656: [200..201]
 r1657: [194..195]
 r1658: [192..193]
 r1659: [188..189]
 r1660: [184..185]
 r1661: [182..183]
 r1662: [176..177]
 r1663: [174..175]
 r1664: [170..171]
 r1665: [166..167]
 r1666: [164..165]
 r1667: [158..159]
 r1668: [156..157]
 r1669: [154..155]
 r1670: [150..151]
 r1671: [146..147]
 r1672: [142..143]
 r1673: [138..139]
 r1674: [132..133]
 r1675: [130..131]
 r1676: [128..129]
 r1677: [124..125]
 r1678: [120..121]
 r1679: [116..117]
 r1680: [112..113]
 r1681: [106..107]
 r1682: [104..105]
 r1683: [102..103]
 r1684: [98..99]
 r1685: [94..95]
 r1686: [90..91]
 r1687: [86..87]
 r1688: [80..81]
 r1689: [78..79]
 r1690: [76..77]
 r1691: [72..73]
 r1692: [68..69]
 r1693: [64..65]
 r1694: [60..61]
 r1695: [54..55]
 r1696: [52..53]
 r1697: [48..49]
 r1698: [44..45]
 r1699: [40..41]
 r1700: [36..37]
 r1701: [34..35]
 r1702: [28..29]
 r1703: [26..27]
 r1704: [22..23]
 r1705: [18..19]
 r1706: [14..15]
 r1707: [10..11]
 r1708: [8..9]
 r1709: [2..3]
 r1710: [1926..1927]
 r1711: [1916..1917]
 r1712: [1906..1907]
 r1713: [1766..1767]
 r1714: [1680..1681]
 r1715: [1668..1669]
 r1716: [1654..1655]
 r1717: [1640..1641]
 r1718: [1626..1627]
 r1719: [1612..1613]
 r1720: [1598..1599]
 r1721: [1462..1463]
 r1722: [1406..1407]
 r1723: [1396..1397]
 r1724: [1386..1387]
 r1725: [1376..1377]
 r1726: [1366..1367]
 r1727: [1356..1357]
 r1728: [1346..1347]
 r1729: [1320..1321]
 r1730: [1052..1053]
 r1731: [1038..1039]
 r1732: [968..969]
 r1733: [956..957]
 r1734: [944..945]
 r1735: [930..931]
 r1736: [918..919]
 r1737: [906..907]
 r1738: [882..883]
 r1739: [854..855]
 r1740: [828..829]
 r1741: [820..821]
 r1742: [788..789]
 r1743: [762..763]
 r1744: [754..755]
 r1745: [722..723]
 r1746: [696..697]
 r1747: [688..689]
 r1748: [656..657]
 r1749: [630..631]
 r1750: [622..623]
 r1751: [588..589]

********** Assignment #2: **********


********** Undoing inheritance #2: **********


********** Local #4: **********

	   Spilling non-eliminable hard regs: 6
	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=1120, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=1056, prev_offset=0)
Can eliminate 20 to 6 (offset=-48, prev_offset=-48)
changing reg in insn 12
changing reg in insn 13
changing reg in insn 20
changing reg in insn 21
changing reg in insn 22
changing reg in insn 21
changing reg in insn 27
changing reg in insn 28
changing reg in insn 35
changing reg in insn 36
changing reg in insn 37
changing reg in insn 36
changing reg in insn 42
changing reg in insn 43
changing reg in insn 50
changing reg in insn 51
changing reg in insn 52
changing reg in insn 51
changing reg in insn 57
changing reg in insn 58
changing reg in insn 65
changing reg in insn 66
changing reg in insn 72
changing reg in insn 73
changing reg in insn 80
changing reg in insn 81
changing reg in insn 87
changing reg in insn 88
changing reg in insn 95
changing reg in insn 96
changing reg in insn 102
changing reg in insn 103
changing reg in insn 110
changing reg in insn 111
changing reg in insn 117
changing reg in insn 118
changing reg in insn 125
changing reg in insn 126
changing reg in insn 132
changing reg in insn 133
changing reg in insn 140
changing reg in insn 141
changing reg in insn 147
changing reg in insn 148
changing reg in insn 155
changing reg in insn 156
changing reg in insn 162
changing reg in insn 163
changing reg in insn 170
changing reg in insn 171
changing reg in insn 177
changing reg in insn 178
changing reg in insn 185
changing reg in insn 186
changing reg in insn 192
changing reg in insn 193
changing reg in insn 200
changing reg in insn 201
changing reg in insn 207
changing reg in insn 208
changing reg in insn 215
changing reg in insn 216
changing reg in insn 222
changing reg in insn 223
changing reg in insn 230
changing reg in insn 231
changing reg in insn 237
changing reg in insn 238
changing reg in insn 245
changing reg in insn 246
changing reg in insn 252
changing reg in insn 253
changing reg in insn 260
changing reg in insn 261
changing reg in insn 267
changing reg in insn 268
changing reg in insn 275
changing reg in insn 276
changing reg in insn 282
changing reg in insn 283
changing reg in insn 290
changing reg in insn 291
changing reg in insn 297
changing reg in insn 298
changing reg in insn 305
changing reg in insn 306
changing reg in insn 312
changing reg in insn 313
changing reg in insn 320
changing reg in insn 321
changing reg in insn 327
changing reg in insn 328
changing reg in insn 335
changing reg in insn 336
changing reg in insn 342
changing reg in insn 343
changing reg in insn 350
changing reg in insn 351
changing reg in insn 357
changing reg in insn 358
changing reg in insn 365
changing reg in insn 366
changing reg in insn 405
changing reg in insn 406
changing reg in insn 406
changing reg in insn 408
changing reg in insn 408
changing reg in insn 410
changing reg in insn 411
changing reg in insn 412
changing reg in insn 414
changing reg in insn 415
changing reg in insn 415
changing reg in insn 416
changing reg in insn 418
changing reg in insn 486
changing reg in insn 420
changing reg in insn 421
changing reg in insn 421
changing reg in insn 422
changing reg in insn 424
changing reg in insn 495
changing reg in insn 426
changing reg in insn 427
changing reg in insn 427
changing reg in insn 428
changing reg in insn 432
changing reg in insn 433
changing reg in insn 433
changing reg in insn 434
changing reg in insn 438
changing reg in insn 439
changing reg in insn 439
changing reg in insn 440
changing reg in insn 444
changing reg in insn 445
changing reg in insn 445
changing reg in insn 446
changing reg in insn 448
changing reg in insn 525
changing reg in insn 450
changing reg in insn 451
changing reg in insn 451
changing reg in insn 452
changing reg in insn 454
changing reg in insn 526
changing reg in insn 456
changing reg in insn 457
changing reg in insn 457
changing reg in insn 458
changing reg in insn 460
changing reg in insn 527
changing reg in insn 462
changing reg in insn 463
changing reg in insn 463
changing reg in insn 464
changing reg in insn 466
changing reg in insn 528
changing reg in insn 468
changing reg in insn 469
changing reg in insn 469
changing reg in insn 470
changing reg in insn 472
changing reg in insn 534
changing reg in insn 474
changing reg in insn 475
changing reg in insn 475
changing reg in insn 476
changing reg in insn 478
changing reg in insn 536
changing reg in insn 561
changing reg in insn 570
changing reg in insn 572
changing reg in insn 573
changing reg in insn 573
changing reg in insn 575
changing reg in insn 575
changing reg in insn 576
changing reg in insn 577
changing reg in insn 580
changing reg in insn 581
changing reg in insn 581
changing reg in insn 583
changing reg in insn 591
changing reg in insn 592
changing reg in insn 595
changing reg in insn 596
changing reg in insn 596
changing reg in insn 598
changing reg in insn 601
changing reg in insn 602
changing reg in insn 602
changing reg in insn 604
changing reg in insn 607
changing reg in insn 608
changing reg in insn 608
changing reg in insn 610
changing reg in insn 610
changing reg in insn 611
changing reg in insn 611
changing reg in insn 612
changing reg in insn 613
changing reg in insn 629
changing reg in insn 630
changing reg in insn 630
changing reg in insn 632
changing reg in insn 632
changing reg in insn 634
changing reg in insn 634
changing reg in insn 635
changing reg in insn 636
changing reg in insn 638
changing reg in insn 638
changing reg in insn 640
changing reg in insn 642
changing reg in insn 644
changing reg in insn 646
changing reg in insn 646
changing reg in insn 648
changing reg in insn 650
changing reg in insn 650
changing reg in insn 665
changing reg in insn 666
changing reg in insn 666
changing reg in insn 666
changing reg in insn 668
changing reg in insn 669
changing reg in insn 669
changing reg in insn 669
changing reg in insn 670
changing reg in insn 670
changing reg in insn 673
changing reg in insn 674
changing reg in insn 674
changing reg in insn 674
changing reg in insn 676
changing reg in insn 677
changing reg in insn 677
changing reg in insn 677
changing reg in insn 678
changing reg in insn 678
changing reg in insn 681
changing reg in insn 682
changing reg in insn 682
changing reg in insn 682
changing reg in insn 684
changing reg in insn 685
changing reg in insn 685
changing reg in insn 685
changing reg in insn 686
changing reg in insn 686
changing reg in insn 689
changing reg in insn 690
changing reg in insn 690
changing reg in insn 690
changing reg in insn 692
changing reg in insn 693
changing reg in insn 693
changing reg in insn 693
changing reg in insn 694
changing reg in insn 694
changing reg in insn 697
changing reg in insn 698
changing reg in insn 698
changing reg in insn 698
changing reg in insn 700
changing reg in insn 701
changing reg in insn 701
changing reg in insn 701
changing reg in insn 702
changing reg in insn 702
changing reg in insn 705
changing reg in insn 706
changing reg in insn 706
changing reg in insn 706
changing reg in insn 708
changing reg in insn 709
changing reg in insn 709
changing reg in insn 709
changing reg in insn 710
changing reg in insn 710
changing reg in insn 717
changing reg in insn 718
changing reg in insn 722
changing reg in insn 723
changing reg in insn 727
changing reg in insn 728
changing reg in insn 732
changing reg in insn 733
changing reg in insn 737
changing reg in insn 738
changing reg in insn 742
changing reg in insn 743
changing reg in insn 746
changing reg in insn 748
changing reg in insn 749
changing reg in insn 749
changing reg in insn 751
changing reg in insn 751
changing reg in insn 752
changing reg in insn 753
changing reg in insn 753
changing reg in insn 756
changing reg in insn 755
changing reg in insn 756
changing reg in insn 756
changing reg in insn 757
changing reg in insn 759
changing reg in insn 761
changing reg in insn 762
changing reg in insn 762
changing reg in insn 764
changing reg in insn 764
changing reg in insn 765
changing reg in insn 766
changing reg in insn 766
changing reg in insn 769
changing reg in insn 768
changing reg in insn 769
changing reg in insn 772
changing reg in insn 774
changing reg in insn 775
changing reg in insn 775
changing reg in insn 777
changing reg in insn 777
changing reg in insn 778
changing reg in insn 779
changing reg in insn 779
changing reg in insn 782
changing reg in insn 781
changing reg in insn 782
changing reg in insn 785
changing reg in insn 787
changing reg in insn 788
changing reg in insn 788
changing reg in insn 790
changing reg in insn 790
changing reg in insn 791
changing reg in insn 792
changing reg in insn 792
changing reg in insn 795
changing reg in insn 794
changing reg in insn 795
changing reg in insn 798
changing reg in insn 800
changing reg in insn 801
changing reg in insn 801
changing reg in insn 803
changing reg in insn 803
changing reg in insn 804
changing reg in insn 805
changing reg in insn 805
changing reg in insn 807
changing reg in insn 808
changing reg in insn 810
changing reg in insn 811
changing reg in insn 811
changing reg in insn 814
changing reg in insn 813
changing reg in insn 814
changing reg in insn 814
changing reg in insn 818
changing reg in insn 820
changing reg in insn 821
changing reg in insn 821
changing reg in insn 823
changing reg in insn 823
changing reg in insn 824
changing reg in insn 825
changing reg in insn 825
changing reg in insn 828
changing reg in insn 827
changing reg in insn 828
changing reg in insn 831
changing reg in insn 833
changing reg in insn 834
changing reg in insn 834
changing reg in insn 836
changing reg in insn 836
changing reg in insn 837
changing reg in insn 838
changing reg in insn 838
changing reg in insn 841
changing reg in insn 840
changing reg in insn 841
changing reg in insn 885
changing reg in insn 887
changing reg in insn 910
changing reg in insn 911
changing reg in insn 911
changing reg in insn 913
changing reg in insn 917
changing reg in insn 921
changing reg in insn 919
changing reg in insn 920
changing reg in insn 920
changing reg in insn 921
changing reg in insn 941
changing reg in insn 942
changing reg in insn 946
changing reg in insn 948
changing reg in insn 949
changing reg in insn 950
changing reg in insn 957
changing reg in insn 959
changing reg in insn 959
changing reg in insn 960
changing reg in insn 960
changing reg in insn 962
changing reg in insn 964
changing reg in insn 966
changing reg in insn 966
changing reg in insn 967
changing reg in insn 967
changing reg in insn 969
changing reg in insn 971
changing reg in insn 973
changing reg in insn 973
changing reg in insn 974
changing reg in insn 974
changing reg in insn 976
changing reg in insn 978
changing reg in insn 980
changing reg in insn 980
changing reg in insn 981
changing reg in insn 981
changing reg in insn 983
changing reg in insn 985
changing reg in insn 987
changing reg in insn 987
changing reg in insn 988
changing reg in insn 988
changing reg in insn 990
changing reg in insn 992
changing reg in insn 994
changing reg in insn 994
changing reg in insn 995
changing reg in insn 995
changing reg in insn 997
changing reg in insn 1000
changing reg in insn 1001
changing reg in insn 1001
changing reg in insn 1003
changing reg in insn 1003
changing reg in insn 1009
changing reg in insn 1005
changing reg in insn 1006
changing reg in insn 1006
changing reg in insn 1008
changing reg in insn 1008
changing reg in insn 1009
changing reg in insn 1016
changing reg in insn 1017
changing reg in insn 1017
changing reg in insn 1018
changing reg in insn 1020
changing reg in insn 1060
changing reg in insn 1022
changing reg in insn 1023
changing reg in insn 1023
changing reg in insn 1024
changing reg in insn 1026
changing reg in insn 1062
changing reg in insn 1028
changing reg in insn 1029
changing reg in insn 1029
changing reg in insn 1030
changing reg in insn 1032
changing reg in insn 1064
changing reg in insn 1034
changing reg in insn 1035
changing reg in insn 1035
changing reg in insn 1036
changing reg in insn 1038
changing reg in insn 1065
changing reg in insn 1040
changing reg in insn 1041
changing reg in insn 1041
changing reg in insn 1042
changing reg in insn 1044
changing reg in insn 1066
changing reg in insn 1046
changing reg in insn 1047
changing reg in insn 1047
changing reg in insn 1048
changing reg in insn 1050
changing reg in insn 1069
changing reg in insn 1078
changing reg in insn 1079
changing reg in insn 1079
changing reg in insn 1080
changing reg in insn 1082
changing reg in insn 1122
changing reg in insn 1084
changing reg in insn 1085
changing reg in insn 1085
changing reg in insn 1086
changing reg in insn 1088
changing reg in insn 1124
changing reg in insn 1090
changing reg in insn 1091
changing reg in insn 1091
changing reg in insn 1092
changing reg in insn 1094
changing reg in insn 1126
changing reg in insn 1096
changing reg in insn 1097
changing reg in insn 1097
changing reg in insn 1098
changing reg in insn 1100
changing reg in insn 1127
changing reg in insn 1102
changing reg in insn 1103
changing reg in insn 1103
changing reg in insn 1104
changing reg in insn 1106
changing reg in insn 1128
changing reg in insn 1108
changing reg in insn 1109
changing reg in insn 1109
changing reg in insn 1110
changing reg in insn 1112
changing reg in insn 1131
changing reg in insn 1137
changing reg in insn 1139
changing reg in insn 1138
changing reg in insn 1139
changing reg in insn 1139
changing reg in insn 1142
changing reg in insn 1140
changing reg in insn 1141
changing reg in insn 1141
changing reg in insn 1142
changing reg in insn 1142
changing reg in insn 1143
changing reg in insn 1144
changing reg in insn 1144
changing reg in insn 1147
changing reg in insn 1149
changing reg in insn 1148
changing reg in insn 1149
changing reg in insn 1149
changing reg in insn 1152
changing reg in insn 1150
changing reg in insn 1151
changing reg in insn 1151
changing reg in insn 1152
changing reg in insn 1152
changing reg in insn 1153
changing reg in insn 1154
changing reg in insn 1154
changing reg in insn 1157
changing reg in insn 1159
changing reg in insn 1158
changing reg in insn 1159
changing reg in insn 1159
changing reg in insn 1162
changing reg in insn 1160
changing reg in insn 1161
changing reg in insn 1161
changing reg in insn 1162
changing reg in insn 1162
changing reg in insn 1163
changing reg in insn 1164
changing reg in insn 1164
changing reg in insn 1167
changing reg in insn 1169
changing reg in insn 1168
changing reg in insn 1169
changing reg in insn 1169
changing reg in insn 1172
changing reg in insn 1170
changing reg in insn 1171
changing reg in insn 1171
changing reg in insn 1172
changing reg in insn 1172
changing reg in insn 1173
changing reg in insn 1174
changing reg in insn 1174
changing reg in insn 1177
changing reg in insn 1181
changing reg in insn 1179
changing reg in insn 1180
changing reg in insn 1180
changing reg in insn 1181
changing reg in insn 1181
changing reg in insn 1182
changing reg in insn 1183
changing reg in insn 1183
changing reg in insn 1186
changing reg in insn 1190
changing reg in insn 1188
changing reg in insn 1189
changing reg in insn 1189
changing reg in insn 1190
changing reg in insn 1190
changing reg in insn 1191
changing reg in insn 1192
changing reg in insn 1192
changing reg in insn 1196
changing reg in insn 1197
changing reg in insn 1197
changing reg in insn 1199
changing reg in insn 1199
changing reg in insn 1200
changing reg in insn 1204
changing reg in insn 1205
changing reg in insn 1205
changing reg in insn 1206
changing reg in insn 1208
changing reg in insn 1232
changing reg in insn 1210
changing reg in insn 1211
changing reg in insn 1211
changing reg in insn 1212
changing reg in insn 1214
changing reg in insn 1233
changing reg in insn 1216
changing reg in insn 1217
changing reg in insn 1217
changing reg in insn 1218
changing reg in insn 1220
changing reg in insn 1234
changing reg in insn 1242
changing reg in insn 1243
changing reg in insn 1243
changing reg in insn 1245
changing reg in insn 1245
changing reg in insn 1246
changing reg in insn 1248
changing reg in insn 1249
changing reg in insn 1249
changing reg in insn 1252
changing reg in insn 1250
changing reg in insn 1252
changing reg in insn 1253
changing reg in insn 1254
changing reg in insn 1254
changing reg in insn 1256
changing reg in insn 1257
changing reg in insn 1257
changing reg in insn 1260
changing reg in insn 1261
changing reg in insn 1261
changing reg in insn 1263
changing reg in insn 1264
changing reg in insn 1264
changing reg in insn 1267
changing reg in insn 1268
changing reg in insn 1268
changing reg in insn 1270
changing reg in insn 1271
changing reg in insn 1271
changing reg in insn 1272
changing reg in insn 1274
changing reg in insn 1273
changing reg in insn 1274
changing reg in insn 1276
changing reg in insn 1277
changing reg in insn 1277
changing reg in insn 1279
changing reg in insn 1280
changing reg in insn 1280
changing reg in insn 1283
changing reg in insn 1284
changing reg in insn 1284
changing reg in insn 1286
changing reg in insn 1287
changing reg in insn 1287
changing reg in insn 1290
changing reg in insn 1291
changing reg in insn 1291
changing reg in insn 1293
changing reg in insn 1294
changing reg in insn 1294
changing reg in insn 1300
changing reg in insn 1302
changing reg in insn 1308
changing reg in insn 1304
changing reg in insn 1305
changing reg in insn 1305
changing reg in insn 1307
changing reg in insn 1307
changing reg in insn 1308
changing reg in insn 1313
changing reg in insn 1314
changing reg in insn 1314
changing reg in insn 1316
changing reg in insn 1316
changing reg in insn 1317
changing reg in insn 1318
changing reg in insn 1326
changing reg in insn 1320
changing reg in insn 1321
changing reg in insn 1321
changing reg in insn 1323
changing reg in insn 1323
changing reg in insn 1324
changing reg in insn 1325
changing reg in insn 1326
changing reg in insn 1326
changing reg in insn 1327
changing reg in insn 1327
changing reg in insn 1348
changing reg in insn 1333
changing reg in insn 1334
changing reg in insn 1334
changing reg in insn 1336
changing reg in insn 1336
changing reg in insn 1337
changing reg in insn 1338
changing reg in insn 1346
changing reg in insn 1340
changing reg in insn 1341
changing reg in insn 1341
changing reg in insn 1343
changing reg in insn 1343
changing reg in insn 1344
changing reg in insn 1345
changing reg in insn 1346
changing reg in insn 1346
changing reg in insn 1347
changing reg in insn 1347
changing reg in insn 1348
changing reg in insn 1348
changing reg in insn 1351
changing reg in insn 1352
changing reg in insn 1353
changing reg in insn 1354
changing reg in insn 1355
changing reg in insn 1355
changing reg in insn 1356
changing reg in insn 1358
changing reg in insn 1359
changing reg in insn 1359
changing reg in insn 1361
changing reg in insn 1361
changing reg in insn 1362
changing reg in insn 1362
changing reg in insn 1363
changing reg in insn 1370
changing reg in insn 1365
changing reg in insn 1366
changing reg in insn 1366
changing reg in insn 1368
changing reg in insn 1368
changing reg in insn 1369
changing reg in insn 1369
changing reg in insn 1370
changing reg in insn 1370
changing reg in insn 1371
changing reg in insn 1371
changing reg in insn 1372
changing reg in insn 1393
changing reg in insn 1378
changing reg in insn 1379
changing reg in insn 1379
changing reg in insn 1381
changing reg in insn 1381
changing reg in insn 1382
changing reg in insn 1383
changing reg in insn 1391
changing reg in insn 1385
changing reg in insn 1386
changing reg in insn 1386
changing reg in insn 1388
changing reg in insn 1388
changing reg in insn 1389
changing reg in insn 1390
changing reg in insn 1391
changing reg in insn 1391
changing reg in insn 1392
changing reg in insn 1392
changing reg in insn 1393
changing reg in insn 1393
changing reg in insn 1396
changing reg in insn 1397
changing reg in insn 1398
changing reg in insn 1399
changing reg in insn 1400
changing reg in insn 1400
changing reg in insn 1401
changing reg in insn 1403
changing reg in insn 1404
changing reg in insn 1404
changing reg in insn 1406
changing reg in insn 1406
changing reg in insn 1407
changing reg in insn 1407
changing reg in insn 1408
changing reg in insn 1415
changing reg in insn 1410
changing reg in insn 1411
changing reg in insn 1411
changing reg in insn 1413
changing reg in insn 1413
changing reg in insn 1414
changing reg in insn 1414
changing reg in insn 1415
changing reg in insn 1415
changing reg in insn 1416
changing reg in insn 1416
changing reg in insn 1417
changing reg in insn 1438
changing reg in insn 1423
changing reg in insn 1424
changing reg in insn 1424
changing reg in insn 1426
changing reg in insn 1426
changing reg in insn 1427
changing reg in insn 1428
changing reg in insn 1436
changing reg in insn 1430
changing reg in insn 1431
changing reg in insn 1431
changing reg in insn 1433
changing reg in insn 1433
changing reg in insn 1434
changing reg in insn 1435
changing reg in insn 1436
changing reg in insn 1436
changing reg in insn 1437
changing reg in insn 1437
changing reg in insn 1438
changing reg in insn 1438
changing reg in insn 1441
changing reg in insn 1442
changing reg in insn 1443
changing reg in insn 1444
changing reg in insn 1445
changing reg in insn 1445
changing reg in insn 1446
changing reg in insn 1448
changing reg in insn 1449
changing reg in insn 1449
changing reg in insn 1451
changing reg in insn 1451
changing reg in insn 1452
changing reg in insn 1452
changing reg in insn 1453
changing reg in insn 1460
changing reg in insn 1455
changing reg in insn 1456
changing reg in insn 1456
changing reg in insn 1458
changing reg in insn 1458
changing reg in insn 1459
changing reg in insn 1459
changing reg in insn 1460
changing reg in insn 1460
changing reg in insn 1461
changing reg in insn 1461
changing reg in insn 1462
changing reg in insn 1483
changing reg in insn 1468
changing reg in insn 1469
changing reg in insn 1469
changing reg in insn 1471
changing reg in insn 1471
changing reg in insn 1472
changing reg in insn 1473
changing reg in insn 1481
changing reg in insn 1475
changing reg in insn 1476
changing reg in insn 1476
changing reg in insn 1478
changing reg in insn 1478
changing reg in insn 1479
changing reg in insn 1480
changing reg in insn 1481
changing reg in insn 1481
changing reg in insn 1482
changing reg in insn 1482
changing reg in insn 1483
changing reg in insn 1483
changing reg in insn 1508
changing reg in insn 1486
changing reg in insn 1487
changing reg in insn 1488
changing reg in insn 1489
changing reg in insn 1490
changing reg in insn 1490
changing reg in insn 1491
changing reg in insn 1493
changing reg in insn 1494
changing reg in insn 1494
changing reg in insn 1496
changing reg in insn 1496
changing reg in insn 1497
changing reg in insn 1497
changing reg in insn 1498
changing reg in insn 1505
changing reg in insn 1500
changing reg in insn 1501
changing reg in insn 1501
changing reg in insn 1503
changing reg in insn 1503
changing reg in insn 1504
changing reg in insn 1504
changing reg in insn 1505
changing reg in insn 1505
changing reg in insn 1506
changing reg in insn 1506
changing reg in insn 1507
changing reg in insn 1508
changing reg in insn 1508
changing reg in insn 1510
changing reg in insn 1512
changing reg in insn 1515
changing reg in insn 1516
changing reg in insn 1516
changing reg in insn 1518
changing reg in insn 1518
changing reg in insn 1519
changing reg in insn 1520
changing reg in insn 1528
changing reg in insn 1522
changing reg in insn 1523
changing reg in insn 1523
changing reg in insn 1525
changing reg in insn 1525
changing reg in insn 1526
changing reg in insn 1527
changing reg in insn 1528
changing reg in insn 1528
changing reg in insn 1529
changing reg in insn 1529
changing reg in insn 1530
changing reg in insn 1534
changing reg in insn 1551
changing reg in insn 1536
changing reg in insn 1537
changing reg in insn 1537
changing reg in insn 1539
changing reg in insn 1539
changing reg in insn 1541
changing reg in insn 1540
changing reg in insn 1541
changing reg in insn 1541
changing reg in insn 1543
changing reg in insn 1544
changing reg in insn 1544
changing reg in insn 1546
changing reg in insn 1546
changing reg in insn 1547
changing reg in insn 1548
changing reg in insn 1549
changing reg in insn 1550
changing reg in insn 1550
changing reg in insn 1551
changing reg in insn 1554
changing reg in insn 1556
changing reg in insn 1557
changing reg in insn 1557
changing reg in insn 1559
changing reg in insn 1559
changing reg in insn 1561
changing reg in insn 1560
changing reg in insn 1561
changing reg in insn 1561
changing reg in insn 1563
changing reg in insn 1564
changing reg in insn 1564
changing reg in insn 1566
changing reg in insn 1566
changing reg in insn 1567
changing reg in insn 1568
changing reg in insn 1569
changing reg in insn 1570
changing reg in insn 1570
changing reg in insn 1571
changing reg in insn 1573
changing reg in insn 1595
changing reg in insn 1574
changing reg in insn 1576
changing reg in insn 1575
changing reg in insn 1576
changing reg in insn 1576
changing reg in insn 1579
changing reg in insn 1577
changing reg in insn 1578
changing reg in insn 1578
changing reg in insn 1579
changing reg in insn 1579
changing reg in insn 1586
changing reg in insn 1581
changing reg in insn 1582
changing reg in insn 1582
changing reg in insn 1584
changing reg in insn 1584
changing reg in insn 1585
changing reg in insn 1585
changing reg in insn 1586
changing reg in insn 1586
changing reg in insn 1588
changing reg in insn 1589
changing reg in insn 1589
changing reg in insn 1591
changing reg in insn 1591
changing reg in insn 1592
changing reg in insn 1592
changing reg in insn 1593
changing reg in insn 1594
changing reg in insn 1594
changing reg in insn 1595
changing reg in insn 1595
changing reg in insn 1599
changing reg in insn 1601
changing reg in insn 1602
changing reg in insn 1602
changing reg in insn 1604
changing reg in insn 1604
changing reg in insn 1606
changing reg in insn 1605
changing reg in insn 1606
changing reg in insn 1606
changing reg in insn 1608
changing reg in insn 1609
changing reg in insn 1609
changing reg in insn 1611
changing reg in insn 1611
changing reg in insn 1612
changing reg in insn 1613
changing reg in insn 1614
changing reg in insn 1615
changing reg in insn 1615
changing reg in insn 1616
changing reg in insn 1618
changing reg in insn 1640
changing reg in insn 1619
changing reg in insn 1621
changing reg in insn 1620
changing reg in insn 1621
changing reg in insn 1621
changing reg in insn 1624
changing reg in insn 1622
changing reg in insn 1623
changing reg in insn 1623
changing reg in insn 1624
changing reg in insn 1624
changing reg in insn 1631
changing reg in insn 1626
changing reg in insn 1627
changing reg in insn 1627
changing reg in insn 1629
changing reg in insn 1629
changing reg in insn 1630
changing reg in insn 1630
changing reg in insn 1631
changing reg in insn 1631
changing reg in insn 1633
changing reg in insn 1634
changing reg in insn 1634
changing reg in insn 1636
changing reg in insn 1636
changing reg in insn 1637
changing reg in insn 1637
changing reg in insn 1638
changing reg in insn 1639
changing reg in insn 1639
changing reg in insn 1640
changing reg in insn 1640
changing reg in insn 1644
changing reg in insn 1646
changing reg in insn 1647
changing reg in insn 1647
changing reg in insn 1649
changing reg in insn 1649
changing reg in insn 1651
changing reg in insn 1650
changing reg in insn 1651
changing reg in insn 1651
changing reg in insn 1653
changing reg in insn 1654
changing reg in insn 1654
changing reg in insn 1656
changing reg in insn 1656
changing reg in insn 1657
changing reg in insn 1658
changing reg in insn 1659
changing reg in insn 1660
changing reg in insn 1660
changing reg in insn 1661
changing reg in insn 1663
changing reg in insn 1685
changing reg in insn 1664
changing reg in insn 1666
changing reg in insn 1665
changing reg in insn 1666
changing reg in insn 1666
changing reg in insn 1669
changing reg in insn 1667
changing reg in insn 1668
changing reg in insn 1668
changing reg in insn 1669
changing reg in insn 1669
changing reg in insn 1676
changing reg in insn 1671
changing reg in insn 1672
changing reg in insn 1672
changing reg in insn 1674
changing reg in insn 1674
changing reg in insn 1675
changing reg in insn 1675
changing reg in insn 1676
changing reg in insn 1676
changing reg in insn 1678
changing reg in insn 1679
changing reg in insn 1679
changing reg in insn 1681
changing reg in insn 1681
changing reg in insn 1682
changing reg in insn 1682
changing reg in insn 1683
changing reg in insn 1684
changing reg in insn 1684
changing reg in insn 1685
changing reg in insn 1685
changing reg in insn 1689
changing reg in insn 1691
changing reg in insn 1692
changing reg in insn 1692
changing reg in insn 1694
changing reg in insn 1694
changing reg in insn 1696
changing reg in insn 1695
changing reg in insn 1696
changing reg in insn 1696
changing reg in insn 1698
changing reg in insn 1699
changing reg in insn 1699
changing reg in insn 1701
changing reg in insn 1701
changing reg in insn 1702
changing reg in insn 1703
changing reg in insn 1704
changing reg in insn 1705
changing reg in insn 1705
changing reg in insn 1706
changing reg in insn 1731
changing reg in insn 1708
changing reg in insn 1730
changing reg in insn 1709
changing reg in insn 1711
changing reg in insn 1710
changing reg in insn 1711
changing reg in insn 1711
changing reg in insn 1714
changing reg in insn 1712
changing reg in insn 1713
changing reg in insn 1713
changing reg in insn 1714
changing reg in insn 1714
changing reg in insn 1721
changing reg in insn 1716
changing reg in insn 1717
changing reg in insn 1717
changing reg in insn 1719
changing reg in insn 1719
changing reg in insn 1720
changing reg in insn 1720
changing reg in insn 1721
changing reg in insn 1721
changing reg in insn 1723
changing reg in insn 1724
changing reg in insn 1724
changing reg in insn 1726
changing reg in insn 1726
changing reg in insn 1727
changing reg in insn 1727
changing reg in insn 1728
changing reg in insn 1729
changing reg in insn 1729
changing reg in insn 1730
changing reg in insn 1730
changing reg in insn 1731
changing reg in insn 1731
changing reg in insn 1733
changing reg in insn 1735
changing reg in insn 1736
changing reg in insn 1736
changing reg in insn 1753
changing reg in insn 1738
changing reg in insn 1739
changing reg in insn 1739
changing reg in insn 1741
changing reg in insn 1741
changing reg in insn 1743
changing reg in insn 1742
changing reg in insn 1743
changing reg in insn 1743
changing reg in insn 1745
changing reg in insn 1746
changing reg in insn 1746
changing reg in insn 1748
changing reg in insn 1748
changing reg in insn 1749
changing reg in insn 1750
changing reg in insn 1751
changing reg in insn 1752
changing reg in insn 1752
changing reg in insn 1753
changing reg in insn 1753
changing reg in insn 1757
changing reg in insn 1759
changing reg in insn 1760
changing reg in insn 1760
changing reg in insn 1766
changing reg in insn 1762
changing reg in insn 1763
changing reg in insn 1763
changing reg in insn 1765
changing reg in insn 1765
changing reg in insn 1766
changing reg in insn 1766
changing reg in insn 1767
changing reg in insn 1769
changing reg in insn 1771
changing reg in insn 1773
changing reg in insn 1774
changing reg in insn 1774
changing reg in insn 1780
changing reg in insn 1776
changing reg in insn 1777
changing reg in insn 1777
changing reg in insn 1779
changing reg in insn 1779
changing reg in insn 1780
changing reg in insn 1780
changing reg in insn 1781
changing reg in insn 1783
changing reg in insn 1785
changing reg in insn 1787
changing reg in insn 1788
changing reg in insn 1788
changing reg in insn 1794
changing reg in insn 1790
changing reg in insn 1791
changing reg in insn 1791
changing reg in insn 1793
changing reg in insn 1793
changing reg in insn 1794
changing reg in insn 1794
changing reg in insn 1795
changing reg in insn 1797
changing reg in insn 1799
changing reg in insn 1801
changing reg in insn 1802
changing reg in insn 1802
changing reg in insn 1808
changing reg in insn 1804
changing reg in insn 1805
changing reg in insn 1805
changing reg in insn 1807
changing reg in insn 1807
changing reg in insn 1808
changing reg in insn 1808
changing reg in insn 1809
changing reg in insn 1811
changing reg in insn 1813
changing reg in insn 1814
changing reg in insn 1814
changing reg in insn 1823
changing reg in insn 1816
changing reg in insn 1817
changing reg in insn 1817
changing reg in insn 1819
changing reg in insn 1819
changing reg in insn 1823
changing reg in insn 1821
changing reg in insn 1822
changing reg in insn 1822
changing reg in insn 1825
changing reg in insn 1823
changing reg in insn 1825
changing reg in insn 1827
changing reg in insn 1828
changing reg in insn 1828
changing reg in insn 1837
changing reg in insn 1830
changing reg in insn 1831
changing reg in insn 1831
changing reg in insn 1833
changing reg in insn 1833
changing reg in insn 1837
changing reg in insn 1835
changing reg in insn 1836
changing reg in insn 1836
changing reg in insn 1839
changing reg in insn 1837
changing reg in insn 1839
changing reg in insn 1841
changing reg in insn 1843
changing reg in insn 1844
changing reg in insn 1844
changing reg in insn 1850
changing reg in insn 1846
changing reg in insn 1847
changing reg in insn 1847
changing reg in insn 1849
changing reg in insn 1849
changing reg in insn 1850
changing reg in insn 1850
changing reg in insn 1856
changing reg in insn 1852
changing reg in insn 1853
changing reg in insn 1853
changing reg in insn 1855
changing reg in insn 1855
changing reg in insn 1856
changing reg in insn 1856
changing reg in insn 1857
changing reg in insn 1859
changing reg in insn 1861
changing reg in insn 1863
changing reg in insn 1864
changing reg in insn 1864
changing reg in insn 1870
changing reg in insn 1866
changing reg in insn 1867
changing reg in insn 1867
changing reg in insn 1869
changing reg in insn 1869
changing reg in insn 1870
changing reg in insn 1870
changing reg in insn 1876
changing reg in insn 1872
changing reg in insn 1873
changing reg in insn 1873
changing reg in insn 1875
changing reg in insn 1875
changing reg in insn 1876
changing reg in insn 1876
changing reg in insn 1877
changing reg in insn 1879
changing reg in insn 1881
changing reg in insn 1883
changing reg in insn 1884
changing reg in insn 1884
changing reg in insn 1890
changing reg in insn 1886
changing reg in insn 1887
changing reg in insn 1887
changing reg in insn 1889
changing reg in insn 1889
changing reg in insn 1890
changing reg in insn 1890
changing reg in insn 1896
changing reg in insn 1892
changing reg in insn 1893
changing reg in insn 1893
changing reg in insn 1895
changing reg in insn 1895
changing reg in insn 1896
changing reg in insn 1896
changing reg in insn 1897
changing reg in insn 1899
changing reg in insn 1901
changing reg in insn 1903
changing reg in insn 1904
changing reg in insn 1904
changing reg in insn 1910
changing reg in insn 1906
changing reg in insn 1907
changing reg in insn 1907
changing reg in insn 1909
changing reg in insn 1909
changing reg in insn 1910
changing reg in insn 1910
changing reg in insn 1916
changing reg in insn 1912
changing reg in insn 1913
changing reg in insn 1913
changing reg in insn 1915
changing reg in insn 1915
changing reg in insn 1916
changing reg in insn 1916
changing reg in insn 1917
changing reg in insn 1919
changing reg in insn 1921
changing reg in insn 1922
changing reg in insn 1922
changing reg in insn 1928
changing reg in insn 1924
changing reg in insn 1925
changing reg in insn 1925
changing reg in insn 1927
changing reg in insn 1927
changing reg in insn 1928
changing reg in insn 1928
changing reg in insn 1937
changing reg in insn 1930
changing reg in insn 1931
changing reg in insn 1931
changing reg in insn 1933
changing reg in insn 1933
changing reg in insn 1937
changing reg in insn 1935
changing reg in insn 1936
changing reg in insn 1936
changing reg in insn 1939
changing reg in insn 1937
changing reg in insn 1939
changing reg in insn 1941
changing reg in insn 1942
changing reg in insn 1942
changing reg in insn 1948
changing reg in insn 1944
changing reg in insn 1945
changing reg in insn 1945
changing reg in insn 1947
changing reg in insn 1947
changing reg in insn 1948
changing reg in insn 1948
changing reg in insn 1957
changing reg in insn 1950
changing reg in insn 1951
changing reg in insn 1951
changing reg in insn 1953
changing reg in insn 1953
changing reg in insn 1957
changing reg in insn 1955
changing reg in insn 1956
changing reg in insn 1956
changing reg in insn 1959
changing reg in insn 1957
changing reg in insn 1959
changing reg in insn 953
changing reg in insn 943
changing reg in insn 956
changing reg in insn 947
changing reg in insn 947
changing reg in insn 945
changing reg in insn 15
changing reg in insn 18
changing reg in insn 16
changing reg in insn 18
changing reg in insn 20
changing reg in insn 30
changing reg in insn 33
changing reg in insn 31
changing reg in insn 33
changing reg in insn 35
changing reg in insn 45
changing reg in insn 48
changing reg in insn 46
changing reg in insn 48
changing reg in insn 50
changing reg in insn 60
changing reg in insn 63
changing reg in insn 61
changing reg in insn 63
changing reg in insn 65
changing reg in insn 75
changing reg in insn 78
changing reg in insn 76
changing reg in insn 78
changing reg in insn 80
changing reg in insn 90
changing reg in insn 93
changing reg in insn 91
changing reg in insn 93
changing reg in insn 95
changing reg in insn 105
changing reg in insn 108
changing reg in insn 106
changing reg in insn 108
changing reg in insn 110
changing reg in insn 120
changing reg in insn 123
changing reg in insn 121
changing reg in insn 123
changing reg in insn 125
changing reg in insn 135
changing reg in insn 138
changing reg in insn 136
changing reg in insn 138
changing reg in insn 140
changing reg in insn 150
changing reg in insn 153
changing reg in insn 151
changing reg in insn 153
changing reg in insn 155
changing reg in insn 165
changing reg in insn 168
changing reg in insn 166
changing reg in insn 168
changing reg in insn 170
changing reg in insn 180
changing reg in insn 183
changing reg in insn 181
changing reg in insn 183
changing reg in insn 185
changing reg in insn 195
changing reg in insn 198
changing reg in insn 196
changing reg in insn 198
changing reg in insn 200
changing reg in insn 210
changing reg in insn 213
changing reg in insn 211
changing reg in insn 213
changing reg in insn 215
changing reg in insn 225
changing reg in insn 228
changing reg in insn 226
changing reg in insn 228
changing reg in insn 230
changing reg in insn 240
changing reg in insn 243
changing reg in insn 241
changing reg in insn 243
changing reg in insn 245
changing reg in insn 255
changing reg in insn 258
changing reg in insn 256
changing reg in insn 258
changing reg in insn 260
changing reg in insn 270
changing reg in insn 273
changing reg in insn 271
changing reg in insn 273
changing reg in insn 275
changing reg in insn 285
changing reg in insn 288
changing reg in insn 286
changing reg in insn 288
changing reg in insn 290
changing reg in insn 300
changing reg in insn 303
changing reg in insn 301
changing reg in insn 303
changing reg in insn 305
changing reg in insn 315
changing reg in insn 318
changing reg in insn 316
changing reg in insn 318
changing reg in insn 320
changing reg in insn 330
changing reg in insn 333
changing reg in insn 331
changing reg in insn 333
changing reg in insn 335
changing reg in insn 345
changing reg in insn 348
changing reg in insn 346
changing reg in insn 348
changing reg in insn 350
changing reg in insn 360
changing reg in insn 363
changing reg in insn 361
changing reg in insn 363
changing reg in insn 365
changing reg in insn 396
changing reg in insn 399
changing reg in insn 400
changing reg in insn 401
changing reg in insn 587
changing reg in insn 588
changing reg in insn 589
changing reg in insn 590
changing reg in insn 590
changing reg in insn 590
changing reg in insn 659
changing reg in insn 660
changing reg in insn 661
changing reg in insn 662
changing reg in insn 662
changing reg in insn 662
changing reg in insn 844
changing reg in insn 845
changing reg in insn 845
changing reg in insn 845
changing reg in insn 847
changing reg in insn 850
changing reg in insn 851
changing reg in insn 851
changing reg in insn 851
changing reg in insn 853
changing reg in insn 856
changing reg in insn 857
changing reg in insn 857
changing reg in insn 857
changing reg in insn 859
changing reg in insn 862
changing reg in insn 863
changing reg in insn 863
changing reg in insn 863
changing reg in insn 865
changing reg in insn 868
changing reg in insn 869
changing reg in insn 869
changing reg in insn 869
changing reg in insn 871
changing reg in insn 874
changing reg in insn 875
changing reg in insn 875
changing reg in insn 875
changing reg in insn 877
changing reg in insn 880
changing reg in insn 881
changing reg in insn 881
changing reg in insn 881
changing reg in insn 883
changing reg in insn 11
changing reg in insn 12
changing reg in insn 13
changing reg in insn 14
changing reg in insn 17
changing reg in insn 18
changing reg in insn 26
changing reg in insn 27
changing reg in insn 28
changing reg in insn 29
changing reg in insn 32
changing reg in insn 33
changing reg in insn 41
changing reg in insn 42
changing reg in insn 43
changing reg in insn 44
changing reg in insn 47
changing reg in insn 48
changing reg in insn 56
changing reg in insn 57
changing reg in insn 58
changing reg in insn 59
changing reg in insn 62
changing reg in insn 63
changing reg in insn 71
changing reg in insn 72
changing reg in insn 73
changing reg in insn 74
changing reg in insn 77
changing reg in insn 78
changing reg in insn 86
changing reg in insn 87
changing reg in insn 88
changing reg in insn 89
changing reg in insn 92
changing reg in insn 93
changing reg in insn 101
changing reg in insn 102
changing reg in insn 103
changing reg in insn 104
changing reg in insn 107
changing reg in insn 108
changing reg in insn 116
changing reg in insn 117
changing reg in insn 118
changing reg in insn 119
changing reg in insn 122
changing reg in insn 123
changing reg in insn 131
changing reg in insn 132
changing reg in insn 133
changing reg in insn 134
changing reg in insn 137
changing reg in insn 138
changing reg in insn 146
changing reg in insn 147
changing reg in insn 148
changing reg in insn 149
changing reg in insn 152
changing reg in insn 153
changing reg in insn 161
changing reg in insn 162
changing reg in insn 163
changing reg in insn 164
changing reg in insn 167
changing reg in insn 168
changing reg in insn 176
changing reg in insn 177
changing reg in insn 178
changing reg in insn 179
changing reg in insn 182
changing reg in insn 183
changing reg in insn 191
changing reg in insn 192
changing reg in insn 193
changing reg in insn 194
changing reg in insn 197
changing reg in insn 198
changing reg in insn 206
changing reg in insn 207
changing reg in insn 208
changing reg in insn 209
changing reg in insn 212
changing reg in insn 213
changing reg in insn 221
changing reg in insn 222
changing reg in insn 223
changing reg in insn 224
changing reg in insn 227
changing reg in insn 228
changing reg in insn 236
changing reg in insn 237
changing reg in insn 238
changing reg in insn 239
changing reg in insn 242
changing reg in insn 243
changing reg in insn 251
changing reg in insn 252
changing reg in insn 253
changing reg in insn 254
changing reg in insn 257
changing reg in insn 258
changing reg in insn 266
changing reg in insn 267
changing reg in insn 268
changing reg in insn 269
changing reg in insn 272
changing reg in insn 273
changing reg in insn 281
changing reg in insn 282
changing reg in insn 283
changing reg in insn 284
changing reg in insn 287
changing reg in insn 288
changing reg in insn 296
changing reg in insn 297
changing reg in insn 298
changing reg in insn 299
changing reg in insn 302
changing reg in insn 303
changing reg in insn 311
changing reg in insn 312
changing reg in insn 313
changing reg in insn 314
changing reg in insn 317
changing reg in insn 318
changing reg in insn 326
changing reg in insn 327
changing reg in insn 328
changing reg in insn 329
changing reg in insn 332
changing reg in insn 333
changing reg in insn 341
changing reg in insn 342
changing reg in insn 343
changing reg in insn 344
changing reg in insn 347
changing reg in insn 348
changing reg in insn 356
changing reg in insn 357
changing reg in insn 358
changing reg in insn 359
changing reg in insn 362
changing reg in insn 363
changing reg in insn 371
changing reg in insn 373
changing reg in insn 372
changing reg in insn 373
changing reg in insn 374
changing reg in insn 376
changing reg in insn 375
changing reg in insn 376
changing reg in insn 377
changing reg in insn 379
changing reg in insn 378
changing reg in insn 379
changing reg in insn 380
changing reg in insn 382
changing reg in insn 381
changing reg in insn 382
changing reg in insn 383
changing reg in insn 385
changing reg in insn 384
changing reg in insn 385
changing reg in insn 386
changing reg in insn 388
changing reg in insn 387
changing reg in insn 388
changing reg in insn 389
changing reg in insn 391
changing reg in insn 390
changing reg in insn 391
changing reg in insn 392
changing reg in insn 394
changing reg in insn 393
changing reg in insn 394
changing reg in insn 395
changing reg in insn 396
changing reg in insn 404
changing reg in insn 405
changing reg in insn 407
changing reg in insn 408
changing reg in insn 409
changing reg in insn 410
changing reg in insn 413
changing reg in insn 414
changing reg in insn 416
changing reg in insn 418
changing reg in insn 418
changing reg in insn 417
changing reg in insn 418
changing reg in insn 419
changing reg in insn 420
changing reg in insn 422
changing reg in insn 424
changing reg in insn 424
changing reg in insn 423
changing reg in insn 424
changing reg in insn 425
changing reg in insn 426
changing reg in insn 428
changing reg in insn 430
changing reg in insn 430
changing reg in insn 429
changing reg in insn 430
changing reg in insn 431
changing reg in insn 432
changing reg in insn 434
changing reg in insn 436
changing reg in insn 436
changing reg in insn 435
changing reg in insn 436
changing reg in insn 437
changing reg in insn 438
changing reg in insn 440
changing reg in insn 442
changing reg in insn 442
changing reg in insn 441
changing reg in insn 442
changing reg in insn 443
changing reg in insn 444
changing reg in insn 446
changing reg in insn 448
changing reg in insn 448
changing reg in insn 447
changing reg in insn 448
changing reg in insn 449
changing reg in insn 450
changing reg in insn 452
changing reg in insn 454
changing reg in insn 454
changing reg in insn 453
changing reg in insn 454
changing reg in insn 455
changing reg in insn 456
changing reg in insn 458
changing reg in insn 460
changing reg in insn 460
changing reg in insn 459
changing reg in insn 460
changing reg in insn 461
changing reg in insn 462
changing reg in insn 464
changing reg in insn 466
changing reg in insn 466
changing reg in insn 465
changing reg in insn 466
changing reg in insn 467
changing reg in insn 468
changing reg in insn 470
changing reg in insn 472
changing reg in insn 472
changing reg in insn 471
changing reg in insn 472
changing reg in insn 473
changing reg in insn 474
changing reg in insn 476
changing reg in insn 478
changing reg in insn 478
changing reg in insn 477
changing reg in insn 478
changing reg in insn 479
changing reg in insn 531
changing reg in insn 480
changing reg in insn 532
changing reg in insn 481
changing reg in insn 533
changing reg in insn 482
changing reg in insn 535
changing reg in insn 484
changing reg in insn 485
changing reg in insn 487
changing reg in insn 488
changing reg in insn 489
changing reg in insn 490
changing reg in insn 491
changing reg in insn 492
changing reg in insn 493
changing reg in insn 494
changing reg in insn 496
changing reg in insn 497
changing reg in insn 498
changing reg in insn 499
changing reg in insn 500
changing reg in insn 501
changing reg in insn 502
changing reg in insn 503
changing reg in insn 505
changing reg in insn 506
changing reg in insn 507
changing reg in insn 508
changing reg in insn 509
changing reg in insn 510
changing reg in insn 511
changing reg in insn 512
changing reg in insn 514
changing reg in insn 515
changing reg in insn 516
changing reg in insn 517
changing reg in insn 518
changing reg in insn 519
changing reg in insn 520
changing reg in insn 521
changing reg in insn 522
changing reg in insn 523
changing reg in insn 540
changing reg in insn 541
changing reg in insn 542
changing reg in insn 543
changing reg in insn 544
changing reg in insn 545
changing reg in insn 546
changing reg in insn 547
changing reg in insn 548
changing reg in insn 549
changing reg in insn 550
changing reg in insn 551
changing reg in insn 552
changing reg in insn 553
changing reg in insn 554
changing reg in insn 555
changing reg in insn 556
changing reg in insn 557
changing reg in insn 558
changing reg in insn 559
changing reg in insn 560
changing reg in insn 561
changing reg in insn 563
changing reg in insn 564
changing reg in insn 562
changing reg in insn 565
changing reg in insn 566
changing reg in insn 567
changing reg in insn 568
changing reg in insn 569
changing reg in insn 570
changing reg in insn 571
changing reg in insn 572
changing reg in insn 574
changing reg in insn 575
changing reg in insn 577
changing reg in insn 578
changing reg in insn 579
changing reg in insn 580
changing reg in insn 582
changing reg in insn 583
changing reg in insn 583
changing reg in insn 584
changing reg in insn 585
changing reg in insn 586
changing reg in insn 592
changing reg in insn 593
changing reg in insn 594
changing reg in insn 595
changing reg in insn 598
changing reg in insn 599
changing reg in insn 597
changing reg in insn 598
changing reg in insn 600
changing reg in insn 601
changing reg in insn 604
changing reg in insn 605
changing reg in insn 603
changing reg in insn 604
changing reg in insn 606
changing reg in insn 607
changing reg in insn 609
changing reg in insn 610
changing reg in insn 615
changing reg in insn 616
changing reg in insn 614
changing reg in insn 617
changing reg in insn 618
changing reg in insn 619
changing reg in insn 620
changing reg in insn 621
changing reg in insn 622
changing reg in insn 624
changing reg in insn 625
changing reg in insn 623
changing reg in insn 624
changing reg in insn 626
changing reg in insn 627
changing reg in insn 628
changing reg in insn 629
changing reg in insn 631
changing reg in insn 632
changing reg in insn 633
changing reg in insn 634
changing reg in insn 638
changing reg in insn 639
changing reg in insn 637
changing reg in insn 638
changing reg in insn 642
changing reg in insn 643
changing reg in insn 641
changing reg in insn 642
changing reg in insn 646
changing reg in insn 647
changing reg in insn 645
changing reg in insn 646
changing reg in insn 650
changing reg in insn 651
changing reg in insn 649
changing reg in insn 650
changing reg in insn 654
changing reg in insn 655
changing reg in insn 652
changing reg in insn 654
changing reg in insn 654
changing reg in insn 653
changing reg in insn 654
changing reg in insn 657
changing reg in insn 658
changing reg in insn 656
changing reg in insn 657
changing reg in insn 663
changing reg in insn 664
changing reg in insn 671
changing reg in insn 672
changing reg in insn 679
changing reg in insn 680
changing reg in insn 687
changing reg in insn 688
changing reg in insn 695
changing reg in insn 696
changing reg in insn 703
changing reg in insn 704
changing reg in insn 711
changing reg in insn 712
changing reg in insn 713
changing reg in insn 714
changing reg in insn 715
changing reg in insn 716
changing reg in insn 718
changing reg in insn 719
changing reg in insn 720
changing reg in insn 721
changing reg in insn 723
changing reg in insn 724
changing reg in insn 725
changing reg in insn 726
changing reg in insn 728
changing reg in insn 729
changing reg in insn 730
changing reg in insn 731
changing reg in insn 733
changing reg in insn 734
changing reg in insn 735
changing reg in insn 736
changing reg in insn 738
changing reg in insn 739
changing reg in insn 740
changing reg in insn 741
changing reg in insn 743
changing reg in insn 744
changing reg in insn 745
changing reg in insn 746
changing reg in insn 747
changing reg in insn 748
changing reg in insn 750
changing reg in insn 751
changing reg in insn 754
changing reg in insn 755
changing reg in insn 758
changing reg in insn 759
changing reg in insn 760
changing reg in insn 761
changing reg in insn 763
changing reg in insn 764
changing reg in insn 767
changing reg in insn 768
changing reg in insn 769
changing reg in insn 770
changing reg in insn 771
changing reg in insn 772
changing reg in insn 773
changing reg in insn 774
changing reg in insn 776
changing reg in insn 777
changing reg in insn 780
changing reg in insn 781
changing reg in insn 782
changing reg in insn 783
changing reg in insn 784
changing reg in insn 785
changing reg in insn 786
changing reg in insn 787
changing reg in insn 789
changing reg in insn 790
changing reg in insn 793
changing reg in insn 794
changing reg in insn 795
changing reg in insn 796
changing reg in insn 797
changing reg in insn 798
changing reg in insn 799
changing reg in insn 800
changing reg in insn 802
changing reg in insn 803
changing reg in insn 806
changing reg in insn 807
changing reg in insn 809
changing reg in insn 810
changing reg in insn 812
changing reg in insn 813
changing reg in insn 815
changing reg in insn 816
changing reg in insn 817
changing reg in insn 818
changing reg in insn 819
changing reg in insn 820
changing reg in insn 822
changing reg in insn 823
changing reg in insn 826
changing reg in insn 827
changing reg in insn 828
changing reg in insn 829
changing reg in insn 830
changing reg in insn 831
changing reg in insn 832
changing reg in insn 833
changing reg in insn 835
changing reg in insn 836
changing reg in insn 839
changing reg in insn 840
changing reg in insn 841
changing reg in insn 842
changing reg in insn 843
changing reg in insn 844
changing reg in insn 848
changing reg in insn 846
changing reg in insn 849
changing reg in insn 850
changing reg in insn 854
changing reg in insn 852
changing reg in insn 855
changing reg in insn 856
changing reg in insn 860
changing reg in insn 858
changing reg in insn 861
changing reg in insn 862
changing reg in insn 866
changing reg in insn 864
changing reg in insn 867
changing reg in insn 868
changing reg in insn 872
changing reg in insn 870
changing reg in insn 873
changing reg in insn 874
changing reg in insn 878
changing reg in insn 876
changing reg in insn 879
changing reg in insn 880
changing reg in insn 884
changing reg in insn 882
changing reg in insn 886
changing reg in insn 887
changing reg in insn 893
changing reg in insn 894
changing reg in insn 895
changing reg in insn 896
changing reg in insn 897
changing reg in insn 898
changing reg in insn 899
changing reg in insn 900
changing reg in insn 901
changing reg in insn 902
changing reg in insn 903
changing reg in insn 904
changing reg in insn 905
changing reg in insn 906
changing reg in insn 909
changing reg in insn 910
changing reg in insn 914
changing reg in insn 912
changing reg in insn 915
changing reg in insn 916
changing reg in insn 918
changing reg in insn 919
changing reg in insn 921
changing reg in insn 922
changing reg in insn 924
changing reg in insn 925
changing reg in insn 923
changing reg in insn 924
changing reg in insn 927
changing reg in insn 928
changing reg in insn 926
changing reg in insn 927
changing reg in insn 930
changing reg in insn 931
changing reg in insn 929
changing reg in insn 930
changing reg in insn 933
changing reg in insn 934
changing reg in insn 932
changing reg in insn 933
changing reg in insn 936
changing reg in insn 937
changing reg in insn 935
changing reg in insn 936
changing reg in insn 939
changing reg in insn 940
changing reg in insn 938
changing reg in insn 939
changing reg in insn 944
changing reg in insn 945
changing reg in insn 958
changing reg in insn 959
changing reg in insn 962
changing reg in insn 963
changing reg in insn 961
changing reg in insn 962
changing reg in insn 965
changing reg in insn 966
changing reg in insn 969
changing reg in insn 970
changing reg in insn 968
changing reg in insn 969
changing reg in insn 972
changing reg in insn 973
changing reg in insn 976
changing reg in insn 977
changing reg in insn 975
changing reg in insn 976
changing reg in insn 979
changing reg in insn 980
changing reg in insn 983
changing reg in insn 984
changing reg in insn 982
changing reg in insn 983
changing reg in insn 986
changing reg in insn 987
changing reg in insn 990
changing reg in insn 991
changing reg in insn 989
changing reg in insn 990
changing reg in insn 993
changing reg in insn 994
changing reg in insn 997
changing reg in insn 998
changing reg in insn 996
changing reg in insn 997
changing reg in insn 999
changing reg in insn 1000
changing reg in insn 1002
changing reg in insn 1003
changing reg in insn 1004
changing reg in insn 1005
changing reg in insn 1007
changing reg in insn 1008
changing reg in insn 1015
changing reg in insn 1016
changing reg in insn 1018
changing reg in insn 1020
changing reg in insn 1020
changing reg in insn 1019
changing reg in insn 1020
changing reg in insn 1021
changing reg in insn 1022
changing reg in insn 1024
changing reg in insn 1026
changing reg in insn 1026
changing reg in insn 1025
changing reg in insn 1026
changing reg in insn 1027
changing reg in insn 1028
changing reg in insn 1030
changing reg in insn 1032
changing reg in insn 1032
changing reg in insn 1031
changing reg in insn 1032
changing reg in insn 1033
changing reg in insn 1034
changing reg in insn 1036
changing reg in insn 1038
changing reg in insn 1038
changing reg in insn 1037
changing reg in insn 1038
changing reg in insn 1039
changing reg in insn 1040
changing reg in insn 1042
changing reg in insn 1044
changing reg in insn 1044
changing reg in insn 1043
changing reg in insn 1044
changing reg in insn 1045
changing reg in insn 1046
changing reg in insn 1048
changing reg in insn 1050
changing reg in insn 1050
changing reg in insn 1049
changing reg in insn 1050
changing reg in insn 1051
changing reg in insn 1067
changing reg in insn 1052
changing reg in insn 1068
changing reg in insn 1054
changing reg in insn 1055
changing reg in insn 1056
changing reg in insn 1057
changing reg in insn 1058
changing reg in insn 1059
changing reg in insn 1077
changing reg in insn 1078
changing reg in insn 1080
changing reg in insn 1082
changing reg in insn 1082
changing reg in insn 1081
changing reg in insn 1082
changing reg in insn 1083
changing reg in insn 1084
changing reg in insn 1086
changing reg in insn 1088
changing reg in insn 1088
changing reg in insn 1087
changing reg in insn 1088
changing reg in insn 1089
changing reg in insn 1090
changing reg in insn 1092
changing reg in insn 1094
changing reg in insn 1094
changing reg in insn 1093
changing reg in insn 1094
changing reg in insn 1095
changing reg in insn 1096
changing reg in insn 1098
changing reg in insn 1100
changing reg in insn 1100
changing reg in insn 1099
changing reg in insn 1100
changing reg in insn 1101
changing reg in insn 1102
changing reg in insn 1104
changing reg in insn 1106
changing reg in insn 1106
changing reg in insn 1105
changing reg in insn 1106
changing reg in insn 1107
changing reg in insn 1108
changing reg in insn 1110
changing reg in insn 1112
changing reg in insn 1112
changing reg in insn 1111
changing reg in insn 1112
changing reg in insn 1113
changing reg in insn 1129
changing reg in insn 1114
changing reg in insn 1130
changing reg in insn 1116
changing reg in insn 1117
changing reg in insn 1118
changing reg in insn 1119
changing reg in insn 1120
changing reg in insn 1121
changing reg in insn 1145
changing reg in insn 1146
changing reg in insn 1155
changing reg in insn 1156
changing reg in insn 1165
changing reg in insn 1166
changing reg in insn 1175
changing reg in insn 1176
changing reg in insn 1184
changing reg in insn 1185
changing reg in insn 1193
changing reg in insn 1194
changing reg in insn 1195
changing reg in insn 1196
changing reg in insn 1198
changing reg in insn 1199
changing reg in insn 1203
changing reg in insn 1204
changing reg in insn 1206
changing reg in insn 1208
changing reg in insn 1208
changing reg in insn 1207
changing reg in insn 1208
changing reg in insn 1209
changing reg in insn 1210
changing reg in insn 1212
changing reg in insn 1214
changing reg in insn 1214
changing reg in insn 1213
changing reg in insn 1214
changing reg in insn 1215
changing reg in insn 1216
changing reg in insn 1218
changing reg in insn 1220
changing reg in insn 1220
changing reg in insn 1219
changing reg in insn 1220
changing reg in insn 1221
changing reg in insn 1235
changing reg in insn 1222
changing reg in insn 1236
changing reg in insn 1223
changing reg in insn 1237
changing reg in insn 1224
changing reg in insn 1225
changing reg in insn 1226
changing reg in insn 1227
changing reg in insn 1228
changing reg in insn 1229
changing reg in insn 1230
changing reg in insn 1231
changing reg in insn 1241
changing reg in insn 1242
changing reg in insn 1244
changing reg in insn 1245
changing reg in insn 1247
changing reg in insn 1248
changing reg in insn 1251
changing reg in insn 1252
changing reg in insn 1258
changing reg in insn 1259
changing reg in insn 1265
changing reg in insn 1266
changing reg in insn 1274
changing reg in insn 1275
changing reg in insn 1281
changing reg in insn 1282
changing reg in insn 1288
changing reg in insn 1289
changing reg in insn 1295
changing reg in insn 1296
changing reg in insn 1299
changing reg in insn 1300
changing reg in insn 1301
changing reg in insn 1303
changing reg in insn 1304
changing reg in insn 1306
changing reg in insn 1307
changing reg in insn 1308
changing reg in insn 1309
changing reg in insn 1310
changing reg in insn 1312
changing reg in insn 1313
changing reg in insn 1315
changing reg in insn 1316
changing reg in insn 1319
changing reg in insn 1320
changing reg in insn 1322
changing reg in insn 1323
changing reg in insn 1328
changing reg in insn 1329
changing reg in insn 1330
changing reg in insn 1332
changing reg in insn 1333
changing reg in insn 1335
changing reg in insn 1336
changing reg in insn 1339
changing reg in insn 1340
changing reg in insn 1342
changing reg in insn 1343
changing reg in insn 1349
changing reg in insn 1357
changing reg in insn 1358
changing reg in insn 1360
changing reg in insn 1361
changing reg in insn 1364
changing reg in insn 1365
changing reg in insn 1367
changing reg in insn 1368
changing reg in insn 1373
changing reg in insn 1374
changing reg in insn 1375
changing reg in insn 1377
changing reg in insn 1378
changing reg in insn 1380
changing reg in insn 1381
changing reg in insn 1384
changing reg in insn 1385
changing reg in insn 1387
changing reg in insn 1388
changing reg in insn 1394
changing reg in insn 1402
changing reg in insn 1403
changing reg in insn 1405
changing reg in insn 1406
changing reg in insn 1409
changing reg in insn 1410
changing reg in insn 1412
changing reg in insn 1413
changing reg in insn 1418
changing reg in insn 1419
changing reg in insn 1420
changing reg in insn 1422
changing reg in insn 1423
changing reg in insn 1425
changing reg in insn 1426
changing reg in insn 1429
changing reg in insn 1430
changing reg in insn 1432
changing reg in insn 1433
changing reg in insn 1439
changing reg in insn 1447
changing reg in insn 1448
changing reg in insn 1450
changing reg in insn 1451
changing reg in insn 1454
changing reg in insn 1455
changing reg in insn 1457
changing reg in insn 1458
changing reg in insn 1463
changing reg in insn 1464
changing reg in insn 1465
changing reg in insn 1467
changing reg in insn 1468
changing reg in insn 1470
changing reg in insn 1471
changing reg in insn 1474
changing reg in insn 1475
changing reg in insn 1477
changing reg in insn 1478
changing reg in insn 1484
changing reg in insn 1492
changing reg in insn 1493
changing reg in insn 1495
changing reg in insn 1496
changing reg in insn 1499
changing reg in insn 1500
changing reg in insn 1502
changing reg in insn 1503
changing reg in insn 1509
changing reg in insn 1510
changing reg in insn 1511
changing reg in insn 1514
changing reg in insn 1515
changing reg in insn 1517
changing reg in insn 1518
changing reg in insn 1521
changing reg in insn 1522
changing reg in insn 1524
changing reg in insn 1525
changing reg in insn 1531
changing reg in insn 1532
changing reg in insn 1533
changing reg in insn 1534
changing reg in insn 1535
changing reg in insn 1536
changing reg in insn 1538
changing reg in insn 1539
changing reg in insn 1542
changing reg in insn 1543
changing reg in insn 1545
changing reg in insn 1546
changing reg in insn 1551
changing reg in insn 1552
changing reg in insn 1553
changing reg in insn 1554
changing reg in insn 1555
changing reg in insn 1556
changing reg in insn 1558
changing reg in insn 1559
changing reg in insn 1562
changing reg in insn 1563
changing reg in insn 1565
changing reg in insn 1566
changing reg in insn 1572
changing reg in insn 1573
changing reg in insn 1580
changing reg in insn 1581
changing reg in insn 1583
changing reg in insn 1584
changing reg in insn 1587
changing reg in insn 1588
changing reg in insn 1590
changing reg in insn 1591
changing reg in insn 1596
changing reg in insn 1597
changing reg in insn 1598
changing reg in insn 1599
changing reg in insn 1600
changing reg in insn 1601
changing reg in insn 1603
changing reg in insn 1604
changing reg in insn 1607
changing reg in insn 1608
changing reg in insn 1610
changing reg in insn 1611
changing reg in insn 1617
changing reg in insn 1618
changing reg in insn 1625
changing reg in insn 1626
changing reg in insn 1628
changing reg in insn 1629
changing reg in insn 1632
changing reg in insn 1633
changing reg in insn 1635
changing reg in insn 1636
changing reg in insn 1641
changing reg in insn 1642
changing reg in insn 1643
changing reg in insn 1644
changing reg in insn 1645
changing reg in insn 1646
changing reg in insn 1648
changing reg in insn 1649
changing reg in insn 1652
changing reg in insn 1653
changing reg in insn 1655
changing reg in insn 1656
changing reg in insn 1662
changing reg in insn 1663
changing reg in insn 1670
changing reg in insn 1671
changing reg in insn 1673
changing reg in insn 1674
changing reg in insn 1677
changing reg in insn 1678
changing reg in insn 1680
changing reg in insn 1681
changing reg in insn 1686
changing reg in insn 1687
changing reg in insn 1688
changing reg in insn 1689
changing reg in insn 1690
changing reg in insn 1691
changing reg in insn 1693
changing reg in insn 1694
changing reg in insn 1697
changing reg in insn 1698
changing reg in insn 1700
changing reg in insn 1701
changing reg in insn 1707
changing reg in insn 1708
changing reg in insn 1715
changing reg in insn 1716
changing reg in insn 1718
changing reg in insn 1719
changing reg in insn 1722
changing reg in insn 1723
changing reg in insn 1725
changing reg in insn 1726
changing reg in insn 1732
changing reg in insn 1733
changing reg in insn 1734
changing reg in insn 1737
changing reg in insn 1738
changing reg in insn 1740
changing reg in insn 1741
changing reg in insn 1744
changing reg in insn 1745
changing reg in insn 1747
changing reg in insn 1748
changing reg in insn 1754
changing reg in insn 1755
changing reg in insn 1756
changing reg in insn 1757
changing reg in insn 1758
changing reg in insn 1759
changing reg in insn 1761
changing reg in insn 1762
changing reg in insn 1764
changing reg in insn 1765
changing reg in insn 1768
changing reg in insn 1769
changing reg in insn 1770
changing reg in insn 1771
changing reg in insn 1772
changing reg in insn 1773
changing reg in insn 1775
changing reg in insn 1776
changing reg in insn 1778
changing reg in insn 1779
changing reg in insn 1782
changing reg in insn 1783
changing reg in insn 1784
changing reg in insn 1785
changing reg in insn 1786
changing reg in insn 1787
changing reg in insn 1789
changing reg in insn 1790
changing reg in insn 1792
changing reg in insn 1793
changing reg in insn 1796
changing reg in insn 1797
changing reg in insn 1798
changing reg in insn 1799
changing reg in insn 1800
changing reg in insn 1801
changing reg in insn 1803
changing reg in insn 1804
changing reg in insn 1806
changing reg in insn 1807
changing reg in insn 1810
changing reg in insn 1811
changing reg in insn 1812
changing reg in insn 1813
changing reg in insn 1815
changing reg in insn 1816
changing reg in insn 1818
changing reg in insn 1819
changing reg in insn 1820
changing reg in insn 1821
changing reg in insn 1824
changing reg in insn 1825
changing reg in insn 1826
changing reg in insn 1827
changing reg in insn 1829
changing reg in insn 1830
changing reg in insn 1832
changing reg in insn 1833
changing reg in insn 1834
changing reg in insn 1835
changing reg in insn 1838
changing reg in insn 1839
changing reg in insn 1840
changing reg in insn 1841
changing reg in insn 1842
changing reg in insn 1843
changing reg in insn 1845
changing reg in insn 1846
changing reg in insn 1848
changing reg in insn 1849
changing reg in insn 1851
changing reg in insn 1852
changing reg in insn 1854
changing reg in insn 1855
changing reg in insn 1858
changing reg in insn 1859
changing reg in insn 1860
changing reg in insn 1861
changing reg in insn 1862
changing reg in insn 1863
changing reg in insn 1865
changing reg in insn 1866
changing reg in insn 1868
changing reg in insn 1869
changing reg in insn 1871
changing reg in insn 1872
changing reg in insn 1874
changing reg in insn 1875
changing reg in insn 1878
changing reg in insn 1879
changing reg in insn 1880
changing reg in insn 1881
changing reg in insn 1882
changing reg in insn 1883
changing reg in insn 1885
changing reg in insn 1886
changing reg in insn 1888
changing reg in insn 1889
changing reg in insn 1891
changing reg in insn 1892
changing reg in insn 1894
changing reg in insn 1895
changing reg in insn 1898
changing reg in insn 1899
changing reg in insn 1900
changing reg in insn 1901
changing reg in insn 1902
changing reg in insn 1903
changing reg in insn 1905
changing reg in insn 1906
changing reg in insn 1908
changing reg in insn 1909
changing reg in insn 1911
changing reg in insn 1912
changing reg in insn 1914
changing reg in insn 1915
changing reg in insn 1918
changing reg in insn 1919
changing reg in insn 1920
changing reg in insn 1921
changing reg in insn 1923
changing reg in insn 1924
changing reg in insn 1926
changing reg in insn 1927
changing reg in insn 1929
changing reg in insn 1930
changing reg in insn 1932
changing reg in insn 1933
changing reg in insn 1934
changing reg in insn 1935
changing reg in insn 1938
changing reg in insn 1939
changing reg in insn 1940
changing reg in insn 1941
changing reg in insn 1943
changing reg in insn 1944
changing reg in insn 1946
changing reg in insn 1947
changing reg in insn 1949
changing reg in insn 1950
changing reg in insn 1952
changing reg in insn 1953
changing reg in insn 1954
changing reg in insn 1955
changing reg in insn 1958
changing reg in insn 1959
deleting insn with uid = 20.
deleting insn with uid = 35.
deleting insn with uid = 50.
deleting insn with uid = 65.
deleting insn with uid = 80.
deleting insn with uid = 95.
deleting insn with uid = 110.
deleting insn with uid = 125.
deleting insn with uid = 140.
deleting insn with uid = 155.
deleting insn with uid = 170.
deleting insn with uid = 185.
deleting insn with uid = 200.
deleting insn with uid = 215.
deleting insn with uid = 230.
deleting insn with uid = 245.
deleting insn with uid = 260.
deleting insn with uid = 275.
deleting insn with uid = 290.
deleting insn with uid = 305.
deleting insn with uid = 320.
deleting insn with uid = 335.
deleting insn with uid = 350.
deleting insn with uid = 365.
deleting insn with uid = 531.
deleting insn with uid = 532.
deleting insn with uid = 1991.
deleting insn with uid = 1993.
deleting insn with uid = 1995.
deleting insn with uid = 1997.
deleting insn with uid = 1999.
deleting insn with uid = 2001.
deleting insn with uid = 2003.
deleting insn with uid = 2005.
deleting insn with uid = 2006.
deleting insn with uid = 2008.
deleting insn with uid = 2010.
deleting insn with uid = 2012.
deleting insn with uid = 2014.
deleting insn with uid = 2016.
deleting insn with uid = 2018.
deleting insn with uid = 2020.
deleting insn with uid = 2022.
deleting insn with uid = 920.
deleting insn with uid = 1067.
deleting insn with uid = 1069.
deleting insn with uid = 1129.
deleting insn with uid = 1131.
deleting insn with uid = 2025.
deleting insn with uid = 2027.
deleting insn with uid = 1232.
deleting insn with uid = 1233.
deleting insn with uid = 1235.
deleting insn with uid = 1236.
deleting insn with uid = 2029.
deleting insn with uid = 2031.
deleting insn with uid = 2033.
deleting insn with uid = 2035.
deleting insn with uid = 2037.
deleting insn with uid = 2039.
deleting insn with uid = 2041.
deleting insn with uid = 1327.
deleting insn with uid = 2043.
deleting insn with uid = 1347.
deleting insn with uid = 2045.
deleting insn with uid = 2046.
deleting insn with uid = 1371.
deleting insn with uid = 2049.
deleting insn with uid = 1392.
deleting insn with uid = 2051.
deleting insn with uid = 2052.
deleting insn with uid = 1416.
deleting insn with uid = 2055.
deleting insn with uid = 1437.
deleting insn with uid = 2057.
deleting insn with uid = 2058.
deleting insn with uid = 1461.
deleting insn with uid = 2061.
deleting insn with uid = 1482.
deleting insn with uid = 2063.
deleting insn with uid = 2064.
deleting insn with uid = 1506.
deleting insn with uid = 2067.
deleting insn with uid = 1529.
deleting insn with uid = 1550.
deleting insn with uid = 1570.
deleting insn with uid = 1594.
deleting insn with uid = 1615.
deleting insn with uid = 1639.
deleting insn with uid = 1660.
deleting insn with uid = 1684.
deleting insn with uid = 1705.
deleting insn with uid = 1729.
deleting insn with uid = 1752.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 538.
verify found no changes in insn with uid = 1071.
verify found no changes in insn with uid = 1133.
verify found no changes in insn with uid = 1239.


tqcalc

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 41 [r12] 42 [r13] 43 [r14] 44 [r15]
;;  ref usage 	r0={565d,584u} r1={142d,138u,26e} r2={20d,16u} r3={1d,1u} r4={12d,8u} r5={12d,8u} r6={1d,878u} r7={55d,80u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={23e} r17={243d,32u} r18={4d} r19={4d} r20={1d,1u,3e} r21={458d,478u} r22={176d,171u,4e} r23={91d,86u} r24={60d,55u} r25={7d,2u} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={11d,7u} r38={11d,7u} r39={8d,3u} r40={8d,3u} r41={2d,1u} r42={2d,1u} r43={2d,1u} r44={2d,1u} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} 
;;    total ref usage 4739{2121d,2562u,56e} in 1827{1823 regular + 4 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9] 89 93 97
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9] 89 93 97 101 105 109 113 117 121 125 129 133 137 141 145 149 153 157 161 165 169 173 177 181
;; lr  def 	 17 [flags] 87 88 91 92 95 96 99 100 103 104 107 108 111 112 115 116 119 120 123 124 127 128 131 132 135 136 139 140 143 144 147 148 151 152 155 156 159 160 163 164 167 168 171 172 175 176 179 180 961 962 966 967 971 972 976 977 981 982 986 987 991 992 996 997 1001 1002 1006 1007 1011 1012 1016 1017 1021 1022 1026 1027 1031 1032 1036 1037 1041 1042 1046 1047 1051 1052 1056 1057 1061 1062 1066 1067 1071 1072 1076 1077 1081 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])
        (reg:DI 5 di [ n ])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -736 [0xfffffffffffffd20])) [6 c+0 S8 A64])
        (reg:DI 4 si [ c ])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -744 [0xfffffffffffffd18])) [6 b+0 S8 A64])
        (reg:DI 1 dx [ b ])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -752 [0xfffffffffffffd10])) [6 r+0 S8 A64])
        (reg:DI 2 cx [ r ])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -760 [0xfffffffffffffd08])) [6 dr+0 S8 A64])
        (reg:DI 37 r8 [ dr ])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 7 6 8 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -768 [0xfffffffffffffd00])) [6 va+0 S8 A64])
        (reg:DI 38 r9 [ va ])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg/f:DI 0 ax [1105])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:SI 0 ax [orig:87 _1 ] [87])
        (mem:SI (reg/f:DI 0 ax [1105]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":21 82 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (set (reg:DI 0 ax [1106])
        (sign_extend:DI (reg:SI 0 ax [orig:87 _1 ] [87]))) "../src/tqcalc.f":21 145 {*extendsidi2_rex64}
     (nil))
(insn 14 13 15 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [3 ubound.0+0 S8 A64])
        (reg:DI 0 ax [1106])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 15 14 17 2 (set (reg:DI 0 ax [orig:961 size.1_893 ] [961])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [3 ubound.0+0 S8 A64])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 17 15 16 2 (set (reg:DI 1 dx [1107])
        (const_int 0 [0])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 16 17 18 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:961 size.1_893 ] [961])
            (const_int 0 [0]))) "../src/tqcalc.f":21 4 {*cmpdi_ccno_1}
     (nil))
(insn 18 16 21 2 (set (reg:DI 0 ax [orig:962 size.1_894 ] [962])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:961 size.1_893 ] [961])
            (reg:DI 1 dx [1107]))) "../src/tqcalc.f":21 967 {*movdicc_noc}
     (nil))
(insn 21 18 22 2 (set (reg:DI 39 r10 [orig:89 _3 ] [89])
        (reg:DI 0 ax [orig:88 size.49_2 ] [88])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 22 21 26 2 (set (reg:DI 40 r11 [ _3+8 ])
        (const_int 0 [0])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 26 22 27 2 (set (reg/f:DI 0 ax [1108])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 27 26 28 2 (set (reg:SI 0 ax [orig:91 _5 ] [91])
        (mem:SI (reg/f:DI 0 ax [1108]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":21 82 {*movsi_internal}
     (nil))
(insn 28 27 29 2 (set (reg:DI 0 ax [1109])
        (sign_extend:DI (reg:SI 0 ax [orig:91 _5 ] [91]))) "../src/tqcalc.f":21 145 {*extendsidi2_rex64}
     (nil))
(insn 29 28 30 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -112 [0xffffffffffffff90])) [3 ubound.2+0 S8 A64])
        (reg:DI 0 ax [1109])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 30 29 32 2 (set (reg:DI 0 ax [orig:966 size.3_899 ] [966])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -112 [0xffffffffffffff90])) [3 ubound.2+0 S8 A64])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 32 30 31 2 (set (reg:DI 1 dx [1110])
        (const_int 0 [0])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 31 32 33 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:966 size.3_899 ] [966])
            (const_int 0 [0]))) "../src/tqcalc.f":21 4 {*cmpdi_ccno_1}
     (nil))
(insn 33 31 36 2 (set (reg:DI 0 ax [orig:967 size.3_900 ] [967])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:966 size.3_899 ] [966])
            (reg:DI 1 dx [1110]))) "../src/tqcalc.f":21 967 {*movdicc_noc}
     (nil))
(insn 36 33 37 2 (set (reg:DI 41 r12 [orig:93 _7 ] [93])
        (reg:DI 0 ax [orig:92 size.51_6 ] [92])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 37 36 41 2 (set (reg:DI 42 r13 [ _7+8 ])
        (const_int 0 [0])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 41 37 42 2 (set (reg/f:DI 0 ax [1111])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 42 41 43 2 (set (reg:SI 0 ax [orig:95 _9 ] [95])
        (mem:SI (reg/f:DI 0 ax [1111]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":21 82 {*movsi_internal}
     (nil))
(insn 43 42 44 2 (set (reg:DI 0 ax [1112])
        (sign_extend:DI (reg:SI 0 ax [orig:95 _9 ] [95]))) "../src/tqcalc.f":21 145 {*extendsidi2_rex64}
     (nil))
(insn 44 43 45 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [3 ubound.32+0 S8 A64])
        (reg:DI 0 ax [1112])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 45 44 47 2 (set (reg:DI 0 ax [orig:971 size.33_905 ] [971])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [3 ubound.32+0 S8 A64])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 47 45 46 2 (set (reg:DI 1 dx [1113])
        (const_int 0 [0])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 46 47 48 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:971 size.33_905 ] [971])
            (const_int 0 [0]))) "../src/tqcalc.f":21 4 {*cmpdi_ccno_1}
     (nil))
(insn 48 46 51 2 (set (reg:DI 0 ax [orig:972 size.33_906 ] [972])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:971 size.33_905 ] [971])
            (reg:DI 1 dx [1113]))) "../src/tqcalc.f":21 967 {*movdicc_noc}
     (nil))
(insn 51 48 52 2 (set (reg:DI 43 r14 [orig:97 _11 ] [97])
        (reg:DI 0 ax [orig:96 size.53_10 ] [96])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 52 51 56 2 (set (reg:DI 44 r15 [ _11+8 ])
        (const_int 0 [0])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 56 52 57 2 (set (reg/f:DI 0 ax [1114])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 57 56 58 2 (set (reg:SI 0 ax [orig:99 _13 ] [99])
        (mem:SI (reg/f:DI 0 ax [1114]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":25 82 {*movsi_internal}
     (nil))
(insn 58 57 59 2 (set (reg:DI 0 ax [1115])
        (sign_extend:DI (reg:SI 0 ax [orig:99 _13 ] [99]))) "../src/tqcalc.f":25 145 {*extendsidi2_rex64}
     (nil))
(insn 59 58 60 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [3 ubound.14+0 S8 A64])
        (reg:DI 0 ax [1115])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 60 59 62 2 (set (reg:DI 0 ax [orig:976 size.15_911 ] [976])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [3 ubound.14+0 S8 A64])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 62 60 61 2 (set (reg:DI 1 dx [1116])
        (const_int 0 [0])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 61 62 63 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:976 size.15_911 ] [976])
            (const_int 0 [0]))) "../src/tqcalc.f":25 4 {*cmpdi_ccno_1}
     (nil))
(insn 63 61 66 2 (set (reg:DI 0 ax [orig:977 size.15_912 ] [977])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:976 size.15_911 ] [976])
            (reg:DI 1 dx [1116]))) "../src/tqcalc.f":25 967 {*movdicc_noc}
     (nil))
(insn 66 63 67 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -784 [0xfffffffffffffcf0])) [9 %sfp+-736 S8 A128])
        (reg:DI 0 ax [orig:100 size.55_14 ] [100])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 67 66 71 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -776 [0xfffffffffffffcf8])) [9 %sfp+-728 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 71 67 72 2 (set (reg/f:DI 0 ax [1117])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 72 71 73 2 (set (reg:SI 0 ax [orig:103 _17 ] [103])
        (mem:SI (reg/f:DI 0 ax [1117]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":25 82 {*movsi_internal}
     (nil))
(insn 73 72 74 2 (set (reg:DI 0 ax [1118])
        (sign_extend:DI (reg:SI 0 ax [orig:103 _17 ] [103]))) "../src/tqcalc.f":25 145 {*extendsidi2_rex64}
     (nil))
(insn 74 73 75 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [3 ubound.22+0 S8 A64])
        (reg:DI 0 ax [1118])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 75 74 77 2 (set (reg:DI 0 ax [orig:981 size.23_917 ] [981])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [3 ubound.22+0 S8 A64])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 77 75 76 2 (set (reg:DI 1 dx [1119])
        (const_int 0 [0])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 76 77 78 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:981 size.23_917 ] [981])
            (const_int 0 [0]))) "../src/tqcalc.f":25 4 {*cmpdi_ccno_1}
     (nil))
(insn 78 76 81 2 (set (reg:DI 0 ax [orig:982 size.23_918 ] [982])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:981 size.23_917 ] [981])
            (reg:DI 1 dx [1119]))) "../src/tqcalc.f":25 967 {*movdicc_noc}
     (nil))
(insn 81 78 82 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -800 [0xfffffffffffffce0])) [9 %sfp+-752 S8 A128])
        (reg:DI 0 ax [orig:104 size.57_18 ] [104])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 82 81 86 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -792 [0xfffffffffffffce8])) [9 %sfp+-744 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 86 82 87 2 (set (reg/f:DI 0 ax [1120])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 87 86 88 2 (set (reg:SI 0 ax [orig:107 _21 ] [107])
        (mem:SI (reg/f:DI 0 ax [1120]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":25 82 {*movsi_internal}
     (nil))
(insn 88 87 89 2 (set (reg:DI 0 ax [1121])
        (sign_extend:DI (reg:SI 0 ax [orig:107 _21 ] [107]))) "../src/tqcalc.f":25 145 {*extendsidi2_rex64}
     (nil))
(insn 89 88 90 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [3 ubound.20+0 S8 A64])
        (reg:DI 0 ax [1121])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 90 89 92 2 (set (reg:DI 0 ax [orig:986 size.21_923 ] [986])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [3 ubound.20+0 S8 A64])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 92 90 91 2 (set (reg:DI 1 dx [1122])
        (const_int 0 [0])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 91 92 93 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:986 size.21_923 ] [986])
            (const_int 0 [0]))) "../src/tqcalc.f":25 4 {*cmpdi_ccno_1}
     (nil))
(insn 93 91 96 2 (set (reg:DI 0 ax [orig:987 size.21_924 ] [987])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:986 size.21_923 ] [986])
            (reg:DI 1 dx [1122]))) "../src/tqcalc.f":25 967 {*movdicc_noc}
     (nil))
(insn 96 93 97 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [9 %sfp+-768 S8 A128])
        (reg:DI 0 ax [orig:108 size.59_22 ] [108])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 97 96 101 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [9 %sfp+-760 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 101 97 102 2 (set (reg/f:DI 0 ax [1123])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 102 101 103 2 (set (reg:SI 0 ax [orig:111 _25 ] [111])
        (mem:SI (reg/f:DI 0 ax [1123]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":25 82 {*movsi_internal}
     (nil))
(insn 103 102 104 2 (set (reg:DI 0 ax [1124])
        (sign_extend:DI (reg:SI 0 ax [orig:111 _25 ] [111]))) "../src/tqcalc.f":25 145 {*extendsidi2_rex64}
     (nil))
(insn 104 103 105 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -152 [0xffffffffffffff68])) [3 ubound.18+0 S8 A64])
        (reg:DI 0 ax [1124])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 105 104 107 2 (set (reg:DI 0 ax [orig:991 size.19_929 ] [991])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -152 [0xffffffffffffff68])) [3 ubound.18+0 S8 A64])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 107 105 106 2 (set (reg:DI 1 dx [1125])
        (const_int 0 [0])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 106 107 108 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:991 size.19_929 ] [991])
            (const_int 0 [0]))) "../src/tqcalc.f":25 4 {*cmpdi_ccno_1}
     (nil))
(insn 108 106 111 2 (set (reg:DI 0 ax [orig:992 size.19_930 ] [992])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:991 size.19_929 ] [991])
            (reg:DI 1 dx [1125]))) "../src/tqcalc.f":25 967 {*movdicc_noc}
     (nil))
(insn 111 108 112 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -832 [0xfffffffffffffcc0])) [9 %sfp+-784 S8 A128])
        (reg:DI 0 ax [orig:112 size.61_26 ] [112])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 112 111 116 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -824 [0xfffffffffffffcc8])) [9 %sfp+-776 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 116 112 117 2 (set (reg/f:DI 0 ax [1126])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 117 116 118 2 (set (reg:SI 0 ax [orig:115 _29 ] [115])
        (mem:SI (reg/f:DI 0 ax [1126]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":25 82 {*movsi_internal}
     (nil))
(insn 118 117 119 2 (set (reg:DI 0 ax [1127])
        (sign_extend:DI (reg:SI 0 ax [orig:115 _29 ] [115]))) "../src/tqcalc.f":25 145 {*extendsidi2_rex64}
     (nil))
(insn 119 118 120 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [3 ubound.26+0 S8 A64])
        (reg:DI 0 ax [1127])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 120 119 122 2 (set (reg:DI 0 ax [orig:996 size.27_935 ] [996])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [3 ubound.26+0 S8 A64])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 122 120 121 2 (set (reg:DI 1 dx [1128])
        (const_int 0 [0])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 121 122 123 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:996 size.27_935 ] [996])
            (const_int 0 [0]))) "../src/tqcalc.f":25 4 {*cmpdi_ccno_1}
     (nil))
(insn 123 121 126 2 (set (reg:DI 0 ax [orig:997 size.27_936 ] [997])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:996 size.27_935 ] [996])
            (reg:DI 1 dx [1128]))) "../src/tqcalc.f":25 967 {*movdicc_noc}
     (nil))
(insn 126 123 127 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [9 %sfp+-800 S8 A128])
        (reg:DI 0 ax [orig:116 size.63_30 ] [116])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 127 126 131 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [9 %sfp+-792 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":25 81 {*movdi_internal}
     (nil))
(insn 131 127 132 2 (set (reg/f:DI 0 ax [1129])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 132 131 133 2 (set (reg:SI 0 ax [orig:119 _33 ] [119])
        (mem:SI (reg/f:DI 0 ax [1129]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":22 82 {*movsi_internal}
     (nil))
(insn 133 132 134 2 (set (reg:DI 0 ax [1130])
        (sign_extend:DI (reg:SI 0 ax [orig:119 _33 ] [119]))) "../src/tqcalc.f":22 145 {*extendsidi2_rex64}
     (nil))
(insn 134 133 135 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [3 ubound.44+0 S8 A64])
        (reg:DI 0 ax [1130])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 135 134 137 2 (set (reg:DI 0 ax [orig:1001 size.45_941 ] [1001])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [3 ubound.44+0 S8 A64])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 137 135 136 2 (set (reg:DI 1 dx [1131])
        (const_int 0 [0])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 136 137 138 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:1001 size.45_941 ] [1001])
            (const_int 0 [0]))) "../src/tqcalc.f":22 4 {*cmpdi_ccno_1}
     (nil))
(insn 138 136 141 2 (set (reg:DI 0 ax [orig:1002 size.45_942 ] [1002])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:1001 size.45_941 ] [1001])
            (reg:DI 1 dx [1131]))) "../src/tqcalc.f":22 967 {*movdicc_noc}
     (nil))
(insn 141 138 142 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -864 [0xfffffffffffffca0])) [9 %sfp+-816 S8 A128])
        (reg:DI 0 ax [orig:120 size.65_34 ] [120])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 142 141 146 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [9 %sfp+-808 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 146 142 147 2 (set (reg/f:DI 0 ax [1132])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 147 146 148 2 (set (reg:SI 0 ax [orig:123 _37 ] [123])
        (mem:SI (reg/f:DI 0 ax [1132]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":22 82 {*movsi_internal}
     (nil))
(insn 148 147 149 2 (set (reg:DI 0 ax [1133])
        (sign_extend:DI (reg:SI 0 ax [orig:123 _37 ] [123]))) "../src/tqcalc.f":22 145 {*extendsidi2_rex64}
     (nil))
(insn 149 148 150 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [3 ubound.46+0 S8 A64])
        (reg:DI 0 ax [1133])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 150 149 152 2 (set (reg:DI 0 ax [orig:1006 size.47_947 ] [1006])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [3 ubound.46+0 S8 A64])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 152 150 151 2 (set (reg:DI 1 dx [1134])
        (const_int 0 [0])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 151 152 153 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:1006 size.47_947 ] [1006])
            (const_int 0 [0]))) "../src/tqcalc.f":22 4 {*cmpdi_ccno_1}
     (nil))
(insn 153 151 156 2 (set (reg:DI 0 ax [orig:1007 size.47_948 ] [1007])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:1006 size.47_947 ] [1006])
            (reg:DI 1 dx [1134]))) "../src/tqcalc.f":22 967 {*movdicc_noc}
     (nil))
(insn 156 153 157 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [9 %sfp+-832 S8 A128])
        (reg:DI 0 ax [orig:124 size.67_38 ] [124])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 157 156 161 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [9 %sfp+-824 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 161 157 162 2 (set (reg/f:DI 0 ax [1135])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 162 161 163 2 (set (reg:SI 0 ax [orig:127 _41 ] [127])
        (mem:SI (reg/f:DI 0 ax [1135]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":22 82 {*movsi_internal}
     (nil))
(insn 163 162 164 2 (set (reg:DI 0 ax [1136])
        (sign_extend:DI (reg:SI 0 ax [orig:127 _41 ] [127]))) "../src/tqcalc.f":22 145 {*extendsidi2_rex64}
     (nil))
(insn 164 163 165 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [3 ubound.12+0 S8 A64])
        (reg:DI 0 ax [1136])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 165 164 167 2 (set (reg:DI 0 ax [orig:1011 size.13_953 ] [1011])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [3 ubound.12+0 S8 A64])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 167 165 166 2 (set (reg:DI 1 dx [1137])
        (const_int 0 [0])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 166 167 168 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:1011 size.13_953 ] [1011])
            (const_int 0 [0]))) "../src/tqcalc.f":22 4 {*cmpdi_ccno_1}
     (nil))
(insn 168 166 171 2 (set (reg:DI 0 ax [orig:1012 size.13_954 ] [1012])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:1011 size.13_953 ] [1011])
            (reg:DI 1 dx [1137]))) "../src/tqcalc.f":22 967 {*movdicc_noc}
     (nil))
(insn 171 168 172 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -896 [0xfffffffffffffc80])) [9 %sfp+-848 S8 A128])
        (reg:DI 0 ax [orig:128 size.69_42 ] [128])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 172 171 176 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -888 [0xfffffffffffffc88])) [9 %sfp+-840 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 176 172 177 2 (set (reg/f:DI 0 ax [1138])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 177 176 178 2 (set (reg:SI 0 ax [orig:131 _45 ] [131])
        (mem:SI (reg/f:DI 0 ax [1138]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":22 82 {*movsi_internal}
     (nil))
(insn 178 177 179 2 (set (reg:DI 0 ax [1139])
        (sign_extend:DI (reg:SI 0 ax [orig:131 _45 ] [131]))) "../src/tqcalc.f":22 145 {*extendsidi2_rex64}
     (nil))
(insn 179 178 180 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -192 [0xffffffffffffff40])) [3 ubound.38+0 S8 A64])
        (reg:DI 0 ax [1139])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 180 179 182 2 (set (reg:DI 0 ax [orig:1016 size.39_959 ] [1016])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -192 [0xffffffffffffff40])) [3 ubound.38+0 S8 A64])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 182 180 181 2 (set (reg:DI 1 dx [1140])
        (const_int 0 [0])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 181 182 183 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:1016 size.39_959 ] [1016])
            (const_int 0 [0]))) "../src/tqcalc.f":22 4 {*cmpdi_ccno_1}
     (nil))
(insn 183 181 186 2 (set (reg:DI 0 ax [orig:1017 size.39_960 ] [1017])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:1016 size.39_959 ] [1016])
            (reg:DI 1 dx [1140]))) "../src/tqcalc.f":22 967 {*movdicc_noc}
     (nil))
(insn 186 183 187 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -912 [0xfffffffffffffc70])) [9 %sfp+-864 S8 A128])
        (reg:DI 0 ax [orig:132 size.71_46 ] [132])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 187 186 191 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -904 [0xfffffffffffffc78])) [9 %sfp+-856 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 191 187 192 2 (set (reg/f:DI 0 ax [1141])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 192 191 193 2 (set (reg:SI 0 ax [orig:135 _49 ] [135])
        (mem:SI (reg/f:DI 0 ax [1141]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":26 82 {*movsi_internal}
     (nil))
(insn 193 192 194 2 (set (reg:DI 0 ax [1142])
        (sign_extend:DI (reg:SI 0 ax [orig:135 _49 ] [135]))) "../src/tqcalc.f":26 145 {*extendsidi2_rex64}
     (nil))
(insn 194 193 195 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -200 [0xffffffffffffff38])) [3 ubound.16+0 S8 A64])
        (reg:DI 0 ax [1142])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 195 194 197 2 (set (reg:DI 0 ax [orig:1021 size.17_965 ] [1021])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -200 [0xffffffffffffff38])) [3 ubound.16+0 S8 A64])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 197 195 196 2 (set (reg:DI 1 dx [1143])
        (const_int 0 [0])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 196 197 198 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:1021 size.17_965 ] [1021])
            (const_int 0 [0]))) "../src/tqcalc.f":26 4 {*cmpdi_ccno_1}
     (nil))
(insn 198 196 201 2 (set (reg:DI 0 ax [orig:1022 size.17_966 ] [1022])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:1021 size.17_965 ] [1021])
            (reg:DI 1 dx [1143]))) "../src/tqcalc.f":26 967 {*movdicc_noc}
     (nil))
(insn 201 198 202 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -928 [0xfffffffffffffc60])) [9 %sfp+-880 S8 A128])
        (reg:DI 0 ax [orig:136 size.73_50 ] [136])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 202 201 206 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -920 [0xfffffffffffffc68])) [9 %sfp+-872 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 206 202 207 2 (set (reg/f:DI 0 ax [1144])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 207 206 208 2 (set (reg:SI 0 ax [orig:139 _53 ] [139])
        (mem:SI (reg/f:DI 0 ax [1144]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":26 82 {*movsi_internal}
     (nil))
(insn 208 207 209 2 (set (reg:DI 0 ax [1145])
        (sign_extend:DI (reg:SI 0 ax [orig:139 _53 ] [139]))) "../src/tqcalc.f":26 145 {*extendsidi2_rex64}
     (nil))
(insn 209 208 210 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -208 [0xffffffffffffff30])) [3 ubound.36+0 S8 A64])
        (reg:DI 0 ax [1145])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 210 209 212 2 (set (reg:DI 0 ax [orig:1026 size.37_971 ] [1026])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -208 [0xffffffffffffff30])) [3 ubound.36+0 S8 A64])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 212 210 211 2 (set (reg:DI 1 dx [1146])
        (const_int 0 [0])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 211 212 213 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:1026 size.37_971 ] [1026])
            (const_int 0 [0]))) "../src/tqcalc.f":26 4 {*cmpdi_ccno_1}
     (nil))
(insn 213 211 216 2 (set (reg:DI 0 ax [orig:1027 size.37_972 ] [1027])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:1026 size.37_971 ] [1026])
            (reg:DI 1 dx [1146]))) "../src/tqcalc.f":26 967 {*movdicc_noc}
     (nil))
(insn 216 213 217 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -944 [0xfffffffffffffc50])) [9 %sfp+-896 S8 A128])
        (reg:DI 0 ax [orig:140 size.75_54 ] [140])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 217 216 221 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -936 [0xfffffffffffffc58])) [9 %sfp+-888 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 221 217 222 2 (set (reg/f:DI 0 ax [1147])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 222 221 223 2 (set (reg:SI 0 ax [orig:143 _57 ] [143])
        (mem:SI (reg/f:DI 0 ax [1147]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":26 82 {*movsi_internal}
     (nil))
(insn 223 222 224 2 (set (reg:DI 0 ax [1148])
        (sign_extend:DI (reg:SI 0 ax [orig:143 _57 ] [143]))) "../src/tqcalc.f":26 145 {*extendsidi2_rex64}
     (nil))
(insn 224 223 225 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -216 [0xffffffffffffff28])) [3 ubound.6+0 S8 A64])
        (reg:DI 0 ax [1148])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 225 224 227 2 (set (reg:DI 0 ax [orig:1031 size.7_977 ] [1031])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -216 [0xffffffffffffff28])) [3 ubound.6+0 S8 A64])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 227 225 226 2 (set (reg:DI 1 dx [1149])
        (const_int 0 [0])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 226 227 228 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:1031 size.7_977 ] [1031])
            (const_int 0 [0]))) "../src/tqcalc.f":26 4 {*cmpdi_ccno_1}
     (nil))
(insn 228 226 231 2 (set (reg:DI 0 ax [orig:1032 size.7_978 ] [1032])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:1031 size.7_977 ] [1031])
            (reg:DI 1 dx [1149]))) "../src/tqcalc.f":26 967 {*movdicc_noc}
     (nil))
(insn 231 228 232 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -960 [0xfffffffffffffc40])) [9 %sfp+-912 S8 A128])
        (reg:DI 0 ax [orig:144 size.77_58 ] [144])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 232 231 236 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -952 [0xfffffffffffffc48])) [9 %sfp+-904 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 236 232 237 2 (set (reg/f:DI 0 ax [1150])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 237 236 238 2 (set (reg:SI 0 ax [orig:147 _61 ] [147])
        (mem:SI (reg/f:DI 0 ax [1150]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":26 82 {*movsi_internal}
     (nil))
(insn 238 237 239 2 (set (reg:DI 0 ax [1151])
        (sign_extend:DI (reg:SI 0 ax [orig:147 _61 ] [147]))) "../src/tqcalc.f":26 145 {*extendsidi2_rex64}
     (nil))
(insn 239 238 240 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -224 [0xffffffffffffff20])) [3 ubound.10+0 S8 A64])
        (reg:DI 0 ax [1151])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 240 239 242 2 (set (reg:DI 0 ax [orig:1036 size.11_983 ] [1036])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -224 [0xffffffffffffff20])) [3 ubound.10+0 S8 A64])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 242 240 241 2 (set (reg:DI 1 dx [1152])
        (const_int 0 [0])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 241 242 243 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:1036 size.11_983 ] [1036])
            (const_int 0 [0]))) "../src/tqcalc.f":26 4 {*cmpdi_ccno_1}
     (nil))
(insn 243 241 246 2 (set (reg:DI 0 ax [orig:1037 size.11_984 ] [1037])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:1036 size.11_983 ] [1036])
            (reg:DI 1 dx [1152]))) "../src/tqcalc.f":26 967 {*movdicc_noc}
     (nil))
(insn 246 243 247 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -976 [0xfffffffffffffc30])) [9 %sfp+-928 S8 A128])
        (reg:DI 0 ax [orig:148 size.79_62 ] [148])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 247 246 251 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -968 [0xfffffffffffffc38])) [9 %sfp+-920 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 251 247 252 2 (set (reg/f:DI 0 ax [1153])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 252 251 253 2 (set (reg:SI 0 ax [orig:151 _65 ] [151])
        (mem:SI (reg/f:DI 0 ax [1153]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":26 82 {*movsi_internal}
     (nil))
(insn 253 252 254 2 (set (reg:DI 0 ax [1154])
        (sign_extend:DI (reg:SI 0 ax [orig:151 _65 ] [151]))) "../src/tqcalc.f":26 145 {*extendsidi2_rex64}
     (nil))
(insn 254 253 255 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -232 [0xffffffffffffff18])) [3 ubound.34+0 S8 A64])
        (reg:DI 0 ax [1154])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 255 254 257 2 (set (reg:DI 0 ax [orig:1041 size.35_989 ] [1041])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -232 [0xffffffffffffff18])) [3 ubound.34+0 S8 A64])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 257 255 256 2 (set (reg:DI 1 dx [1155])
        (const_int 0 [0])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 256 257 258 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:1041 size.35_989 ] [1041])
            (const_int 0 [0]))) "../src/tqcalc.f":26 4 {*cmpdi_ccno_1}
     (nil))
(insn 258 256 261 2 (set (reg:DI 0 ax [orig:1042 size.35_990 ] [1042])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:1041 size.35_989 ] [1041])
            (reg:DI 1 dx [1155]))) "../src/tqcalc.f":26 967 {*movdicc_noc}
     (nil))
(insn 261 258 262 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -992 [0xfffffffffffffc20])) [9 %sfp+-944 S8 A128])
        (reg:DI 0 ax [orig:152 size.81_66 ] [152])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 262 261 266 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -984 [0xfffffffffffffc28])) [9 %sfp+-936 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 266 262 267 2 (set (reg/f:DI 0 ax [1156])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 267 266 268 2 (set (reg:SI 0 ax [orig:155 _69 ] [155])
        (mem:SI (reg/f:DI 0 ax [1156]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":22 82 {*movsi_internal}
     (nil))
(insn 268 267 269 2 (set (reg:DI 0 ax [1157])
        (sign_extend:DI (reg:SI 0 ax [orig:155 _69 ] [155]))) "../src/tqcalc.f":22 145 {*extendsidi2_rex64}
     (nil))
(insn 269 268 270 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -240 [0xffffffffffffff10])) [3 ubound.4+0 S8 A64])
        (reg:DI 0 ax [1157])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 270 269 272 2 (set (reg:DI 0 ax [orig:1046 size.5_995 ] [1046])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -240 [0xffffffffffffff10])) [3 ubound.4+0 S8 A64])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 272 270 271 2 (set (reg:DI 1 dx [1158])
        (const_int 0 [0])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 271 272 273 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:1046 size.5_995 ] [1046])
            (const_int 0 [0]))) "../src/tqcalc.f":22 4 {*cmpdi_ccno_1}
     (nil))
(insn 273 271 276 2 (set (reg:DI 0 ax [orig:1047 size.5_996 ] [1047])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:1046 size.5_995 ] [1046])
            (reg:DI 1 dx [1158]))) "../src/tqcalc.f":22 967 {*movdicc_noc}
     (nil))
(insn 276 273 277 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -1008 [0xfffffffffffffc10])) [9 %sfp+-960 S8 A128])
        (reg:DI 0 ax [orig:156 size.83_70 ] [156])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 277 276 281 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -1000 [0xfffffffffffffc18])) [9 %sfp+-952 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":22 81 {*movdi_internal}
     (nil))
(insn 281 277 282 2 (set (reg/f:DI 0 ax [1159])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 282 281 283 2 (set (reg:SI 0 ax [orig:159 _73 ] [159])
        (mem:SI (reg/f:DI 0 ax [1159]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":26 82 {*movsi_internal}
     (nil))
(insn 283 282 284 2 (set (reg:DI 0 ax [1160])
        (sign_extend:DI (reg:SI 0 ax [orig:159 _73 ] [159]))) "../src/tqcalc.f":26 145 {*extendsidi2_rex64}
     (nil))
(insn 284 283 285 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -248 [0xffffffffffffff08])) [3 ubound.8+0 S8 A64])
        (reg:DI 0 ax [1160])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 285 284 287 2 (set (reg:DI 0 ax [orig:1051 size.9_1001 ] [1051])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -248 [0xffffffffffffff08])) [3 ubound.8+0 S8 A64])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 287 285 286 2 (set (reg:DI 1 dx [1161])
        (const_int 0 [0])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 286 287 288 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:1051 size.9_1001 ] [1051])
            (const_int 0 [0]))) "../src/tqcalc.f":26 4 {*cmpdi_ccno_1}
     (nil))
(insn 288 286 291 2 (set (reg:DI 0 ax [orig:1052 size.9_1002 ] [1052])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:1051 size.9_1001 ] [1051])
            (reg:DI 1 dx [1161]))) "../src/tqcalc.f":26 967 {*movdicc_noc}
     (nil))
(insn 291 288 292 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -1024 [0xfffffffffffffc00])) [9 %sfp+-976 S8 A128])
        (reg:DI 0 ax [orig:160 size.85_74 ] [160])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 292 291 296 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -1016 [0xfffffffffffffc08])) [9 %sfp+-968 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":26 81 {*movdi_internal}
     (nil))
(insn 296 292 297 2 (set (reg/f:DI 0 ax [1162])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 297 296 298 2 (set (reg:SI 0 ax [orig:163 _77 ] [163])
        (mem:SI (reg/f:DI 0 ax [1162]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":21 82 {*movsi_internal}
     (nil))
(insn 298 297 299 2 (set (reg:DI 0 ax [1163])
        (sign_extend:DI (reg:SI 0 ax [orig:163 _77 ] [163]))) "../src/tqcalc.f":21 145 {*extendsidi2_rex64}
     (nil))
(insn 299 298 300 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -256 [0xffffffffffffff00])) [3 ubound.24+0 S8 A64])
        (reg:DI 0 ax [1163])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 300 299 302 2 (set (reg:DI 0 ax [orig:1056 size.25_1007 ] [1056])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -256 [0xffffffffffffff00])) [3 ubound.24+0 S8 A64])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 302 300 301 2 (set (reg:DI 1 dx [1164])
        (const_int 0 [0])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 301 302 303 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:1056 size.25_1007 ] [1056])
            (const_int 0 [0]))) "../src/tqcalc.f":21 4 {*cmpdi_ccno_1}
     (nil))
(insn 303 301 306 2 (set (reg:DI 0 ax [orig:1057 size.25_1008 ] [1057])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:1056 size.25_1007 ] [1056])
            (reg:DI 1 dx [1164]))) "../src/tqcalc.f":21 967 {*movdicc_noc}
     (nil))
(insn 306 303 307 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -1040 [0xfffffffffffffbf0])) [9 %sfp+-992 S8 A128])
        (reg:DI 0 ax [orig:164 size.87_78 ] [164])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 307 306 311 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -1032 [0xfffffffffffffbf8])) [9 %sfp+-984 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 311 307 312 2 (set (reg/f:DI 0 ax [1165])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":27 81 {*movdi_internal}
     (nil))
(insn 312 311 313 2 (set (reg:SI 0 ax [orig:167 _81 ] [167])
        (mem:SI (reg/f:DI 0 ax [1165]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":27 82 {*movsi_internal}
     (nil))
(insn 313 312 314 2 (set (reg:DI 0 ax [1166])
        (sign_extend:DI (reg:SI 0 ax [orig:167 _81 ] [167]))) "../src/tqcalc.f":27 145 {*extendsidi2_rex64}
     (nil))
(insn 314 313 315 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -264 [0xfffffffffffffef8])) [3 ubound.40+0 S8 A64])
        (reg:DI 0 ax [1166])) "../src/tqcalc.f":27 81 {*movdi_internal}
     (nil))
(insn 315 314 317 2 (set (reg:DI 0 ax [orig:1061 size.41_1013 ] [1061])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -264 [0xfffffffffffffef8])) [3 ubound.40+0 S8 A64])) "../src/tqcalc.f":27 81 {*movdi_internal}
     (nil))
(insn 317 315 316 2 (set (reg:DI 1 dx [1167])
        (const_int 0 [0])) "../src/tqcalc.f":27 81 {*movdi_internal}
     (nil))
(insn 316 317 318 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:1061 size.41_1013 ] [1061])
            (const_int 0 [0]))) "../src/tqcalc.f":27 4 {*cmpdi_ccno_1}
     (nil))
(insn 318 316 321 2 (set (reg:DI 0 ax [orig:1062 size.41_1014 ] [1062])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:1061 size.41_1013 ] [1061])
            (reg:DI 1 dx [1167]))) "../src/tqcalc.f":27 967 {*movdicc_noc}
     (nil))
(insn 321 318 322 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -1056 [0xfffffffffffffbe0])) [9 %sfp+-1008 S8 A128])
        (reg:DI 0 ax [orig:168 size.89_82 ] [168])) "../src/tqcalc.f":27 81 {*movdi_internal}
     (nil))
(insn 322 321 326 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -1048 [0xfffffffffffffbe8])) [9 %sfp+-1000 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":27 81 {*movdi_internal}
     (nil))
(insn 326 322 327 2 (set (reg/f:DI 0 ax [1168])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":27 81 {*movdi_internal}
     (nil))
(insn 327 326 328 2 (set (reg:SI 0 ax [orig:171 _85 ] [171])
        (mem:SI (reg/f:DI 0 ax [1168]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":27 82 {*movsi_internal}
     (nil))
(insn 328 327 329 2 (set (reg:DI 0 ax [1169])
        (sign_extend:DI (reg:SI 0 ax [orig:171 _85 ] [171]))) "../src/tqcalc.f":27 145 {*extendsidi2_rex64}
     (nil))
(insn 329 328 330 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -272 [0xfffffffffffffef0])) [3 ubound.42+0 S8 A64])
        (reg:DI 0 ax [1169])) "../src/tqcalc.f":27 81 {*movdi_internal}
     (nil))
(insn 330 329 332 2 (set (reg:DI 0 ax [orig:1066 size.43_1019 ] [1066])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -272 [0xfffffffffffffef0])) [3 ubound.42+0 S8 A64])) "../src/tqcalc.f":27 81 {*movdi_internal}
     (nil))
(insn 332 330 331 2 (set (reg:DI 1 dx [1170])
        (const_int 0 [0])) "../src/tqcalc.f":27 81 {*movdi_internal}
     (nil))
(insn 331 332 333 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:1066 size.43_1019 ] [1066])
            (const_int 0 [0]))) "../src/tqcalc.f":27 4 {*cmpdi_ccno_1}
     (nil))
(insn 333 331 336 2 (set (reg:DI 0 ax [orig:1067 size.43_1020 ] [1067])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:1066 size.43_1019 ] [1066])
            (reg:DI 1 dx [1170]))) "../src/tqcalc.f":27 967 {*movdicc_noc}
     (nil))
(insn 336 333 337 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -1072 [0xfffffffffffffbd0])) [9 %sfp+-1024 S8 A128])
        (reg:DI 0 ax [orig:172 size.91_86 ] [172])) "../src/tqcalc.f":27 81 {*movdi_internal}
     (nil))
(insn 337 336 341 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -1064 [0xfffffffffffffbd8])) [9 %sfp+-1016 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":27 81 {*movdi_internal}
     (nil))
(insn 341 337 342 2 (set (reg/f:DI 0 ax [1171])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":28 81 {*movdi_internal}
     (nil))
(insn 342 341 343 2 (set (reg:SI 0 ax [orig:175 _89 ] [175])
        (mem:SI (reg/f:DI 0 ax [1171]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":28 82 {*movsi_internal}
     (nil))
(insn 343 342 344 2 (set (reg:DI 0 ax [1172])
        (sign_extend:DI (reg:SI 0 ax [orig:175 _89 ] [175]))) "../src/tqcalc.f":28 145 {*extendsidi2_rex64}
     (nil))
(insn 344 343 345 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -280 [0xfffffffffffffee8])) [3 ubound.28+0 S8 A64])
        (reg:DI 0 ax [1172])) "../src/tqcalc.f":28 81 {*movdi_internal}
     (nil))
(insn 345 344 347 2 (set (reg:DI 0 ax [orig:1071 size.29_1025 ] [1071])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -280 [0xfffffffffffffee8])) [3 ubound.28+0 S8 A64])) "../src/tqcalc.f":28 81 {*movdi_internal}
     (nil))
(insn 347 345 346 2 (set (reg:DI 1 dx [1173])
        (const_int 0 [0])) "../src/tqcalc.f":28 81 {*movdi_internal}
     (nil))
(insn 346 347 348 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:1071 size.29_1025 ] [1071])
            (const_int 0 [0]))) "../src/tqcalc.f":28 4 {*cmpdi_ccno_1}
     (nil))
(insn 348 346 351 2 (set (reg:DI 0 ax [orig:1072 size.29_1026 ] [1072])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:1071 size.29_1025 ] [1071])
            (reg:DI 1 dx [1173]))) "../src/tqcalc.f":28 967 {*movdicc_noc}
     (nil))
(insn 351 348 352 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -1088 [0xfffffffffffffbc0])) [9 %sfp+-1040 S8 A128])
        (reg:DI 0 ax [orig:176 size.93_90 ] [176])) "../src/tqcalc.f":28 81 {*movdi_internal}
     (nil))
(insn 352 351 356 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -1080 [0xfffffffffffffbc8])) [9 %sfp+-1032 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":28 81 {*movdi_internal}
     (nil))
(insn 356 352 357 2 (set (reg/f:DI 0 ax [1174])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":28 81 {*movdi_internal}
     (nil))
(insn 357 356 358 2 (set (reg:SI 0 ax [orig:179 _93 ] [179])
        (mem:SI (reg/f:DI 0 ax [1174]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":28 82 {*movsi_internal}
     (nil))
(insn 358 357 359 2 (set (reg:DI 0 ax [1175])
        (sign_extend:DI (reg:SI 0 ax [orig:179 _93 ] [179]))) "../src/tqcalc.f":28 145 {*extendsidi2_rex64}
     (nil))
(insn 359 358 360 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -288 [0xfffffffffffffee0])) [3 ubound.30+0 S8 A64])
        (reg:DI 0 ax [1175])) "../src/tqcalc.f":28 81 {*movdi_internal}
     (nil))
(insn 360 359 362 2 (set (reg:DI 0 ax [orig:1076 size.31_1031 ] [1076])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -288 [0xfffffffffffffee0])) [3 ubound.30+0 S8 A64])) "../src/tqcalc.f":28 81 {*movdi_internal}
     (nil))
(insn 362 360 361 2 (set (reg:DI 1 dx [1176])
        (const_int 0 [0])) "../src/tqcalc.f":28 81 {*movdi_internal}
     (nil))
(insn 361 362 363 2 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 0 ax [orig:1076 size.31_1031 ] [1076])
            (const_int 0 [0]))) "../src/tqcalc.f":28 4 {*cmpdi_ccno_1}
     (nil))
(insn 363 361 366 2 (set (reg:DI 0 ax [orig:1077 size.31_1032 ] [1077])
        (if_then_else:DI (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (reg:DI 0 ax [orig:1076 size.31_1031 ] [1076])
            (reg:DI 1 dx [1176]))) "../src/tqcalc.f":28 967 {*movdicc_noc}
     (nil))
(insn 366 363 367 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -1104 [0xfffffffffffffbb0])) [9 %sfp+-1056 S8 A128])
        (reg:DI 0 ax [orig:180 size.95_94 ] [180])) "../src/tqcalc.f":28 81 {*movdi_internal}
     (nil))
(insn 367 366 371 2 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -1096 [0xfffffffffffffbb8])) [9 %sfp+-1048 S8 A64])
        (const_int 0 [0])) "../src/tqcalc.f":28 81 {*movdi_internal}
     (nil))
(insn 371 367 372 2 (set (reg/f:DI 0 ax [1177])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 200 [0xc8])) [8 tp+0 S8 A64])) "../src/tqcalc.f":94 81 {*movdi_internal}
     (nil))
(insn 372 371 373 2 (set (reg:SF 21 xmm0 [1178])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":94 127 {*movsf_internal}
     (nil))
(insn 373 372 374 2 (set (mem:SF (reg/f:DI 0 ax [1177]) [1 *tp_1036(D)+0 S4 A32])
        (reg:SF 21 xmm0 [1178])) "../src/tqcalc.f":94 127 {*movsf_internal}
     (nil))
(insn 374 373 375 2 (set (reg/f:DI 0 ax [1179])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 208 [0xd0])) [8 tp_vel+0 S8 A64])) "../src/tqcalc.f":95 81 {*movdi_internal}
     (nil))
(insn 375 374 376 2 (set (reg:SF 21 xmm0 [1180])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":95 127 {*movsf_internal}
     (nil))
(insn 376 375 377 2 (set (mem:SF (reg/f:DI 0 ax [1179]) [1 *tp_vel_1038(D)+0 S4 A32])
        (reg:SF 21 xmm0 [1180])) "../src/tqcalc.f":95 127 {*movsf_internal}
     (nil))
(insn 377 376 378 2 (set (reg/f:DI 0 ax [1181])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 216 [0xd8])) [8 tp_omg+0 S8 A64])) "../src/tqcalc.f":96 81 {*movdi_internal}
     (nil))
(insn 378 377 379 2 (set (reg:SF 21 xmm0 [1182])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":96 127 {*movsf_internal}
     (nil))
(insn 379 378 380 2 (set (mem:SF (reg/f:DI 0 ax [1181]) [1 *tp_omg_1040(D)+0 S4 A32])
        (reg:SF 21 xmm0 [1182])) "../src/tqcalc.f":96 127 {*movsf_internal}
     (nil))
(insn 380 379 381 2 (set (reg/f:DI 0 ax [1183])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 224 [0xe0])) [8 tp_dbe+0 S8 A64])) "../src/tqcalc.f":97 81 {*movdi_internal}
     (nil))
(insn 381 380 382 2 (set (reg:SF 21 xmm0 [1184])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":97 127 {*movsf_internal}
     (nil))
(insn 382 381 383 2 (set (mem:SF (reg/f:DI 0 ax [1183]) [1 *tp_dbe_1042(D)+0 S4 A32])
        (reg:SF 21 xmm0 [1184])) "../src/tqcalc.f":97 127 {*movsf_internal}
     (nil))
(insn 383 382 384 2 (set (reg/f:DI 0 ax [1185])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 248 [0xf8])) [8 qp+0 S8 A64])) "../src/tqcalc.f":99 81 {*movdi_internal}
     (nil))
(insn 384 383 385 2 (set (reg:SF 21 xmm0 [1186])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":99 127 {*movsf_internal}
     (nil))
(insn 385 384 386 2 (set (mem:SF (reg/f:DI 0 ax [1185]) [1 *qp_1044(D)+0 S4 A32])
        (reg:SF 21 xmm0 [1186])) "../src/tqcalc.f":99 127 {*movsf_internal}
     (nil))
(insn 386 385 387 2 (set (reg/f:DI 0 ax [1187])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 256 [0x100])) [8 qp_vel+0 S8 A64])) "../src/tqcalc.f":100 81 {*movdi_internal}
     (nil))
(insn 387 386 388 2 (set (reg:SF 21 xmm0 [1188])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":100 127 {*movsf_internal}
     (nil))
(insn 388 387 389 2 (set (mem:SF (reg/f:DI 0 ax [1187]) [1 *qp_vel_1046(D)+0 S4 A32])
        (reg:SF 21 xmm0 [1188])) "../src/tqcalc.f":100 127 {*movsf_internal}
     (nil))
(insn 389 388 390 2 (set (reg/f:DI 0 ax [1189])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 264 [0x108])) [8 qp_omg+0 S8 A64])) "../src/tqcalc.f":101 81 {*movdi_internal}
     (nil))
(insn 390 389 391 2 (set (reg:SF 21 xmm0 [1190])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":101 127 {*movsf_internal}
     (nil))
(insn 391 390 392 2 (set (mem:SF (reg/f:DI 0 ax [1189]) [1 *qp_omg_1048(D)+0 S4 A32])
        (reg:SF 21 xmm0 [1190])) "../src/tqcalc.f":101 127 {*movsf_internal}
     (nil))
(insn 392 391 393 2 (set (reg/f:DI 0 ax [1191])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 272 [0x110])) [8 qp_dbe+0 S8 A64])) "../src/tqcalc.f":102 81 {*movdi_internal}
     (nil))
(insn 393 392 394 2 (set (reg:SF 21 xmm0 [1192])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":102 127 {*movsf_internal}
     (nil))
(insn 394 393 395 2 (set (mem:SF (reg/f:DI 0 ax [1191]) [1 *qp_dbe_1050(D)+0 S4 A32])
        (reg:SF 21 xmm0 [1192])) "../src/tqcalc.f":102 127 {*movsf_internal}
     (nil))
(insn 395 394 396 2 (set (reg/f:DI 0 ax [1193])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [5 n+0 S8 A64])) "../src/tqcalc.f":105 81 {*movdi_internal}
     (nil))
(insn 396 395 397 2 (set (reg:SI 3 bx [orig:1081 _1052 ] [1081])
        (mem:SI (reg/f:DI 0 ax [1193]) [2 *n_891(D)+0 S4 A32])) "../src/tqcalc.f":105 82 {*movsi_internal}
     (nil))
(insn 397 396 1961 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])
        (const_int 1 [0x1])) "../src/tqcalc.f":105 82 {*movsi_internal}
     (nil))
;;  succ:       3 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;;              13 [100.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081
;; lr  def 	 17 [flags] 1082
(code_label 1961 397 398 3 10 (nil) [1 uses])
(note 398 1961 399 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 399 398 400 3 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])
            (reg:SI 3 bx [orig:1081 _1052 ] [1081]))) "../src/tqcalc.f":105 7 {*cmpsi_1}
     (nil))
(insn 400 399 401 3 (set (reg:QI 0 ax [orig:1082 _1054 ] [1082])
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "../src/tqcalc.f":105 613 {*setcc_qi}
     (nil))
(insn 401 400 402 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:1082 _1054 ] [1082])
            (const_int 0 [0]))) "../src/tqcalc.f":105 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 402 401 403 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1984)
            (pc))) "../src/tqcalc.f":105 617 {*jcc_1}
     (nil)
 -> 1984)
;;  succ:       15
;;              4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391
(note 403 402 404 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 404 403 405 4 (set (reg:SI 0 ax [1194])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":106 82 {*movsi_internal}
     (nil))
(insn 405 404 406 4 (set (reg:DI 0 ax [orig:183 _97 ] [183])
        (sign_extend:DI (reg:SI 0 ax [1194]))) "../src/tqcalc.f":106 145 {*extendsidi2_rex64}
     (nil))
(insn 406 405 407 4 (parallel [
            (set (reg:DI 1 dx [orig:184 _98 ] [184])
                (plus:DI (reg:DI 0 ax [orig:183 _97 ] [183])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":106 218 {*adddi_1}
     (nil))
(insn 407 406 408 4 (set (reg/f:DI 0 ax [1195])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -744 [0xfffffffffffffd18])) [6 b+0 S8 A64])) "../src/tqcalc.f":106 81 {*movdi_internal}
     (nil))
(insn 408 407 409 4 (set (reg:SF 22 xmm1 [orig:185 _99 ] [185])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:184 _98 ] [184])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1195])) [1 *b_1055(D) S4 A32])) "../src/tqcalc.f":106 127 {*movsf_internal}
     (nil))
(insn 409 408 410 4 (set (reg/f:DI 0 ax [1196])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 80 [0x50])) [8 dbe+0 S8 A64])) "../src/tqcalc.f":106 81 {*movdi_internal}
     (nil))
(insn 410 409 411 4 (set (reg:SF 21 xmm0 [orig:186 _100 ] [186])
        (mem:SF (reg/f:DI 0 ax [1196]) [1 *dbe_1056(D)+0 S4 A32])) "../src/tqcalc.f":106 127 {*movsf_internal}
     (nil))
(insn 411 410 412 4 (set (reg:SF 21 xmm0 [orig:187 _101 ] [187])
        (plus:SF (reg:SF 21 xmm0 [orig:186 _100 ] [186])
            (reg:SF 22 xmm1 [orig:185 _99 ] [185]))) "../src/tqcalc.f":106 802 {*fop_sf_comm}
     (nil))
(insn 412 411 413 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -604 [0xfffffffffffffda4])) [1 btot+0 S4 A32])
        (reg:SF 21 xmm0 [orig:187 _101 ] [187])) "../src/tqcalc.f":106 127 {*movsf_internal}
     (nil))
(insn 413 412 414 4 (set (reg:SI 0 ax [1197])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":113 82 {*movsi_internal}
     (nil))
(insn 414 413 415 4 (set (reg:DI 0 ax [orig:188 _102 ] [188])
        (sign_extend:DI (reg:SI 0 ax [1197]))) "../src/tqcalc.f":113 145 {*extendsidi2_rex64}
     (nil))
(insn 415 414 416 4 (parallel [
            (set (reg:DI 0 ax [orig:189 _103 ] [189])
                (plus:DI (reg:DI 0 ax [orig:188 _102 ] [188])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 416 415 417 4 (parallel [
            (set (reg:DI 1 dx [1198])
                (ashift:DI (reg:DI 0 ax [orig:189 _103 ] [189])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 512 {*ashldi3_1}
     (nil))
(insn 417 416 418 4 (set (reg/f:DI 0 ax [1199])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 40 [0x28])) [7 stall+0 S8 A64])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 418 417 419 4 (parallel [
            (set (reg/f:DI 2 cx [orig:190 _104 ] [190])
                (plus:DI (reg:DI 1 dx [1198])
                    (reg/f:DI 0 ax [1199])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 24 [0x18])) [7 stall+0 S8 A64])
            (reg:DI 1 dx [1198]))
        (nil)))
(insn 419 418 420 4 (set (reg:SI 0 ax [1200])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":113 82 {*movsi_internal}
     (nil))
(insn 420 419 421 4 (set (reg:DI 0 ax [orig:191 _105 ] [191])
        (sign_extend:DI (reg:SI 0 ax [1200]))) "../src/tqcalc.f":113 145 {*extendsidi2_rex64}
     (nil))
(insn 421 420 422 4 (parallel [
            (set (reg:DI 0 ax [orig:192 _106 ] [192])
                (plus:DI (reg:DI 0 ax [orig:191 _105 ] [191])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 422 421 423 4 (parallel [
            (set (reg:DI 1 dx [1201])
                (ashift:DI (reg:DI 0 ax [orig:192 _106 ] [192])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 512 {*ashldi3_1}
     (nil))
(insn 423 422 424 4 (set (reg/f:DI 0 ax [1202])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 424 423 425 4 (parallel [
            (set (reg/f:DI 4 si [orig:193 _107 ] [193])
                (plus:DI (reg:DI 1 dx [1201])
                    (reg/f:DI 0 ax [1202])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [6 cl+0 S8 A64])
            (reg:DI 1 dx [1201]))
        (nil)))
(insn 425 424 426 4 (set (reg:SI 0 ax [1203])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":113 82 {*movsi_internal}
     (nil))
(insn 426 425 427 4 (set (reg:DI 0 ax [orig:194 _108 ] [194])
        (sign_extend:DI (reg:SI 0 ax [1203]))) "../src/tqcalc.f":113 145 {*extendsidi2_rex64}
     (nil))
(insn 427 426 428 4 (parallel [
            (set (reg:DI 0 ax [orig:195 _109 ] [195])
                (plus:DI (reg:DI 0 ax [orig:194 _108 ] [194])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 428 427 429 4 (parallel [
            (set (reg:DI 1 dx [1204])
                (ashift:DI (reg:DI 0 ax [orig:195 _109 ] [195])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 512 {*ashldi3_1}
     (nil))
(insn 429 428 430 4 (set (reg/f:DI 0 ax [1205])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [6 vt+0 S8 A64])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 430 429 1987 4 (parallel [
            (set (reg/f:DI 0 ax [orig:196 _110 ] [196])
                (plus:DI (reg:DI 1 dx [1204])
                    (reg/f:DI 0 ax [1205])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (reg/f:DI 16 argp) [6 vt+0 S8 A64])
            (reg:DI 1 dx [1204]))
        (nil)))
(insn 1987 430 2070 4 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -784 [0xfffffffffffffcf0])) [9 %sfp+-736 S8 A128])
        (reg/f:DI 0 ax [orig:196 _110 ] [196])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(note 2070 1987 431 4 NOTE_INSN_DELETED)
(insn 431 2070 432 4 (set (reg:SI 0 ax [1206])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":113 82 {*movsi_internal}
     (nil))
(insn 432 431 433 4 (set (reg:DI 0 ax [orig:197 _111 ] [197])
        (sign_extend:DI (reg:SI 0 ax [1206]))) "../src/tqcalc.f":113 145 {*extendsidi2_rex64}
     (nil))
(insn 433 432 434 4 (parallel [
            (set (reg:DI 0 ax [orig:198 _112 ] [198])
                (plus:DI (reg:DI 0 ax [orig:197 _111 ] [197])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 434 433 435 4 (parallel [
            (set (reg:DI 1 dx [1207])
                (ashift:DI (reg:DI 0 ax [orig:198 _112 ] [198])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 512 {*ashldi3_1}
     (nil))
(insn 435 434 436 4 (set (reg/f:DI 0 ax [1208])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -768 [0xfffffffffffffd00])) [6 va+0 S8 A64])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 436 435 1988 4 (parallel [
            (set (reg/f:DI 5 di [orig:199 _113 ] [199])
                (plus:DI (reg:DI 1 dx [1207])
                    (reg/f:DI 0 ax [1208])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -720 [0xfffffffffffffd30])) [6 va+0 S8 A64])
            (reg:DI 1 dx [1207]))
        (nil)))
(insn 1988 436 2069 4 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -800 [0xfffffffffffffce0])) [9 %sfp+-752 S8 A128])
        (reg/f:DI 5 di [orig:199 _113 ] [199])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(note 2069 1988 437 4 NOTE_INSN_DELETED)
(insn 437 2069 438 4 (set (reg:SI 0 ax [1209])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":113 82 {*movsi_internal}
     (nil))
(insn 438 437 439 4 (set (reg:DI 0 ax [orig:200 _114 ] [200])
        (sign_extend:DI (reg:SI 0 ax [1209]))) "../src/tqcalc.f":113 145 {*extendsidi2_rex64}
     (nil))
(insn 439 438 440 4 (parallel [
            (set (reg:DI 0 ax [orig:201 _115 ] [201])
                (plus:DI (reg:DI 0 ax [orig:200 _114 ] [200])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 440 439 441 4 (parallel [
            (set (reg:DI 1 dx [1210])
                (ashift:DI (reg:DI 0 ax [orig:201 _115 ] [201])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 512 {*ashldi3_1}
     (nil))
(insn 441 440 442 4 (set (reg/f:DI 0 ax [1211])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 144 [0x90])) [6 mcrit+0 S8 A64])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 442 441 1989 4 (parallel [
            (set (reg/f:DI 1 dx [orig:202 _116 ] [202])
                (plus:DI (reg:DI 1 dx [1210])
                    (reg/f:DI 0 ax [1211])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 128 [0x80])) [6 mcrit+0 S8 A64])
            (reg:DI 1 dx [1210]))
        (nil)))
(insn 1989 442 2068 4 (set (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [9 %sfp+-768 S8 A128])
        (reg/f:DI 1 dx [orig:202 _116 ] [202])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(note 2068 1989 443 4 NOTE_INSN_DELETED)
(insn 443 2068 444 4 (set (reg:SI 0 ax [1212])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":113 82 {*movsi_internal}
     (nil))
(insn 444 443 445 4 (set (reg:DI 0 ax [orig:203 _117 ] [203])
        (sign_extend:DI (reg:SI 0 ax [1212]))) "../src/tqcalc.f":113 145 {*extendsidi2_rex64}
     (nil))
(insn 445 444 446 4 (parallel [
            (set (reg:DI 0 ax [orig:204 _118 ] [204])
                (plus:DI (reg:DI 0 ax [orig:203 _117 ] [203])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 446 445 447 4 (parallel [
            (set (reg:DI 1 dx [1213])
                (ashift:DI (reg:DI 0 ax [orig:204 _118 ] [204])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 512 {*ashldi3_1}
     (nil))
(insn 447 446 448 4 (set (reg/f:DI 0 ax [1214])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 136 [0x88])) [6 clmax+0 S8 A64])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 448 447 449 4 (parallel [
            (set (reg/f:DI 44 r15 [orig:205 _119 ] [205])
                (plus:DI (reg:DI 1 dx [1213])
                    (reg/f:DI 0 ax [1214])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 120 [0x78])) [6 clmax+0 S8 A64])
            (reg:DI 1 dx [1213]))
        (nil)))
(insn 449 448 450 4 (set (reg:SI 0 ax [1215])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":113 82 {*movsi_internal}
     (nil))
(insn 450 449 451 4 (set (reg:DI 0 ax [orig:206 _120 ] [206])
        (sign_extend:DI (reg:SI 0 ax [1215]))) "../src/tqcalc.f":113 145 {*extendsidi2_rex64}
     (nil))
(insn 451 450 452 4 (parallel [
            (set (reg:DI 0 ax [orig:207 _121 ] [207])
                (plus:DI (reg:DI 0 ax [orig:206 _120 ] [206])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 452 451 453 4 (parallel [
            (set (reg:DI 1 dx [1216])
                (ashift:DI (reg:DI 0 ax [orig:207 _121 ] [207])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 512 {*ashldi3_1}
     (nil))
(insn 453 452 454 4 (set (reg/f:DI 0 ax [1217])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 128 [0x80])) [6 clmin+0 S8 A64])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 454 453 455 4 (parallel [
            (set (reg/f:DI 43 r14 [orig:208 _122 ] [208])
                (plus:DI (reg:DI 1 dx [1216])
                    (reg/f:DI 0 ax [1217])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 112 [0x70])) [6 clmin+0 S8 A64])
            (reg:DI 1 dx [1216]))
        (nil)))
(insn 455 454 456 4 (set (reg:SI 0 ax [1218])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":113 82 {*movsi_internal}
     (nil))
(insn 456 455 457 4 (set (reg:DI 0 ax [orig:209 _123 ] [209])
        (sign_extend:DI (reg:SI 0 ax [1218]))) "../src/tqcalc.f":113 145 {*extendsidi2_rex64}
     (nil))
(insn 457 456 458 4 (parallel [
            (set (reg:DI 0 ax [orig:210 _124 ] [210])
                (plus:DI (reg:DI 0 ax [orig:209 _123 ] [209])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 458 457 459 4 (parallel [
            (set (reg:DI 1 dx [1219])
                (ashift:DI (reg:DI 0 ax [orig:210 _124 ] [210])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 512 {*ashldi3_1}
     (nil))
(insn 459 458 460 4 (set (reg/f:DI 0 ax [1220])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 120 [0x78])) [6 dclda+0 S8 A64])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 460 459 461 4 (parallel [
            (set (reg/f:DI 42 r13 [orig:211 _125 ] [211])
                (plus:DI (reg:DI 1 dx [1219])
                    (reg/f:DI 0 ax [1220])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 104 [0x68])) [6 dclda+0 S8 A64])
            (reg:DI 1 dx [1219]))
        (nil)))
(insn 461 460 462 4 (set (reg:SI 0 ax [1221])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":113 82 {*movsi_internal}
     (nil))
(insn 462 461 463 4 (set (reg:DI 0 ax [orig:212 _126 ] [212])
        (sign_extend:DI (reg:SI 0 ax [1221]))) "../src/tqcalc.f":113 145 {*extendsidi2_rex64}
     (nil))
(insn 463 462 464 4 (parallel [
            (set (reg:DI 0 ax [orig:213 _127 ] [213])
                (plus:DI (reg:DI 0 ax [orig:212 _126 ] [212])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 464 463 465 4 (parallel [
            (set (reg:DI 1 dx [1222])
                (ashift:DI (reg:DI 0 ax [orig:213 _127 ] [213])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 512 {*ashldi3_1}
     (nil))
(insn 465 464 466 4 (set (reg/f:DI 0 ax [1223])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 112 [0x70])) [6 cl0+0 S8 A64])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 466 465 467 4 (parallel [
            (set (reg/f:DI 41 r12 [orig:214 _128 ] [214])
                (plus:DI (reg:DI 1 dx [1222])
                    (reg/f:DI 0 ax [1223])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 96 [0x60])) [6 cl0+0 S8 A64])
            (reg:DI 1 dx [1222]))
        (nil)))
(insn 467 466 468 4 (set (reg:SI 0 ax [1224])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":113 82 {*movsi_internal}
     (nil))
(insn 468 467 469 4 (set (reg:DI 0 ax [orig:215 _129 ] [215])
        (sign_extend:DI (reg:SI 0 ax [1224]))) "../src/tqcalc.f":113 145 {*extendsidi2_rex64}
     (nil))
(insn 469 468 470 4 (parallel [
            (set (reg:DI 0 ax [orig:216 _130 ] [216])
                (plus:DI (reg:DI 0 ax [orig:215 _129 ] [215])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 470 469 471 4 (parallel [
            (set (reg:DI 1 dx [1225])
                (ashift:DI (reg:DI 0 ax [orig:216 _130 ] [216])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 512 {*ashldi3_1}
     (nil))
(insn 471 470 472 4 (set (reg/f:DI 0 ax [1226])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -752 [0xfffffffffffffd10])) [6 r+0 S8 A64])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 472 471 473 4 (parallel [
            (set (reg/f:DI 40 r11 [orig:217 _131 ] [217])
                (plus:DI (reg:DI 1 dx [1225])
                    (reg/f:DI 0 ax [1226])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -704 [0xfffffffffffffd40])) [6 r+0 S8 A64])
            (reg:DI 1 dx [1225]))
        (nil)))
(insn 473 472 474 4 (set (reg:SI 0 ax [1227])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":113 82 {*movsi_internal}
     (nil))
(insn 474 473 475 4 (set (reg:DI 0 ax [orig:218 _132 ] [218])
        (sign_extend:DI (reg:SI 0 ax [1227]))) "../src/tqcalc.f":113 145 {*extendsidi2_rex64}
     (nil))
(insn 475 474 476 4 (parallel [
            (set (reg:DI 0 ax [orig:219 _133 ] [219])
                (plus:DI (reg:DI 0 ax [orig:218 _132 ] [218])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 476 475 477 4 (parallel [
            (set (reg:DI 1 dx [1228])
                (ashift:DI (reg:DI 0 ax [orig:219 _133 ] [219])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 512 {*ashldi3_1}
     (nil))
(insn 477 476 478 4 (set (reg/f:DI 0 ax [1229])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -736 [0xfffffffffffffd20])) [6 c+0 S8 A64])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 478 477 479 4 (parallel [
            (set (reg/f:DI 39 r10 [orig:220 _134 ] [220])
                (plus:DI (reg:DI 1 dx [1228])
                    (reg/f:DI 0 ax [1229])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -688 [0xfffffffffffffd50])) [6 c+0 S8 A64])
            (reg:DI 1 dx [1228]))
        (nil)))
(insn 479 478 480 4 (set (reg:DI 38 r9 [1230])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 64 [0x40])) [8 vel+0 S8 A64])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 480 479 481 4 (set (reg:DI 37 r8 [1231])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 56 [0x38])) [8 rad+0 S8 A64])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 481 480 482 4 (set (reg:DI 1 dx [1232])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [8 blds+0 S8 A64])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 482 481 483 4 (parallel [
            (set (reg:DI 5 di [1233])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -604 [0xfffffffffffffda4])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 483 482 484 4 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 484 483 485 4 (parallel [
            (set (reg:DI 0 ax [1234])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -672 [0xfffffffffffffd60])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 485 484 486 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [7  S8 A64])
        (reg:DI 0 ax [1234])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 486 485 487 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [7  S8 A64])
        (reg/f:DI 2 cx [orig:190 _104 ] [190])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 24 [0x18])
        (nil)))
(insn 487 486 488 4 (parallel [
            (set (reg:DI 0 ax [1235])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -620 [0xfffffffffffffd94])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 488 487 489 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1235])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 32 [0x20])
        (nil)))
(insn 489 488 490 4 (parallel [
            (set (reg:DI 0 ax [1236])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -624 [0xfffffffffffffd90])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 490 489 491 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1236])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 40 [0x28])
        (nil)))
(insn 491 490 492 4 (parallel [
            (set (reg:DI 0 ax [1237])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -628 [0xfffffffffffffd8c])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 492 491 493 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1237])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 48 [0x30])
        (nil)))
(insn 493 492 494 4 (parallel [
            (set (reg:DI 0 ax [1238])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -632 [0xfffffffffffffd88])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 494 493 495 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1238])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 56 [0x38])
        (nil)))
(insn 495 494 496 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg/f:DI 4 si [orig:193 _107 ] [193])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 64 [0x40])
        (nil)))
(insn 496 495 497 4 (parallel [
            (set (reg:DI 0 ax [1239])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -700 [0xfffffffffffffd44])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 497 496 498 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1239])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 72 [0x48])
        (nil)))
(insn 498 497 499 4 (parallel [
            (set (reg:DI 0 ax [1240])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -704 [0xfffffffffffffd40])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 499 498 500 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1240])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 80 [0x50])
        (nil)))
(insn 500 499 501 4 (parallel [
            (set (reg:DI 0 ax [1241])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -708 [0xfffffffffffffd3c])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 501 500 502 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1241])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 88 [0x58])
        (nil)))
(insn 502 501 503 4 (parallel [
            (set (reg:DI 0 ax [1242])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -712 [0xfffffffffffffd38])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 503 502 504 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1242])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 96 [0x60])
        (nil)))
(insn 504 503 505 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -784 [0xfffffffffffffcf0])) [9 %sfp+-736 S8 A128])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 104 [0x68])
        (nil)))
(insn 505 504 506 4 (parallel [
            (set (reg:DI 0 ax [1243])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -684 [0xfffffffffffffd54])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 506 505 507 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1243])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 112 [0x70])
        (nil)))
(insn 507 506 508 4 (parallel [
            (set (reg:DI 0 ax [1244])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -688 [0xfffffffffffffd50])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 508 507 509 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1244])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 120 [0x78])
        (nil)))
(insn 509 508 510 4 (parallel [
            (set (reg:DI 0 ax [1245])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -692 [0xfffffffffffffd4c])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 510 509 511 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1245])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 128 [0x80])
        (nil)))
(insn 511 510 512 4 (parallel [
            (set (reg:DI 0 ax [1246])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -696 [0xfffffffffffffd48])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 512 511 513 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1246])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 136 [0x88])
        (nil)))
(insn 513 512 514 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -800 [0xfffffffffffffce0])) [9 %sfp+-752 S8 A128])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 144 [0x90])
        (nil)))
(insn 514 513 515 4 (parallel [
            (set (reg:DI 0 ax [1247])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -656 [0xfffffffffffffd70])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 515 514 516 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1247])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 152 [0x98])
        (nil)))
(insn 516 515 517 4 (parallel [
            (set (reg:DI 0 ax [1248])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -660 [0xfffffffffffffd6c])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 517 516 518 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1248])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 160 [0xa0])
        (nil)))
(insn 518 517 519 4 (parallel [
            (set (reg:DI 0 ax [1249])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -664 [0xfffffffffffffd68])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 519 518 520 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1249])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 168 [0xa8])
        (nil)))
(insn 520 519 521 4 (parallel [
            (set (reg:DI 0 ax [1250])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -668 [0xfffffffffffffd64])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 521 520 522 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1250])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 176 [0xb0])
        (nil)))
(insn 522 521 523 4 (parallel [
            (set (reg:DI 0 ax [1251])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -652 [0xfffffffffffffd74])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (nil))
(insn 523 522 524 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 0 ax [1251])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 184 [0xb8])
        (nil)))
(insn 524 523 525 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (mem/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [9 %sfp+-768 S8 A128])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 192 [0xc0])
        (nil)))
(insn 525 524 526 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg/f:DI 44 r15 [orig:205 _119 ] [205])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 200 [0xc8])
        (nil)))
(insn 526 525 527 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg/f:DI 43 r14 [orig:208 _122 ] [208])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 208 [0xd0])
        (nil)))
(insn 527 526 528 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg/f:DI 42 r13 [orig:211 _125 ] [211])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 216 [0xd8])
        (nil)))
(insn 528 527 529 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg/f:DI 41 r12 [orig:214 _128 ] [214])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 224 [0xe0])
        (nil)))
(insn 529 528 530 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [8  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 104 [0x68])) [8 vso+0 S8 A64])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 232 [0xe8])
        (nil)))
(insn 530 529 533 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [8  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 72 [0x48])) [8 omg+0 S8 A64])) "../src/tqcalc.f":113 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 240 [0xf0])
        (nil)))
(insn 533 530 534 4 (set (reg:DI 2 cx)
        (reg:DI 1 dx [1232])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 534 533 535 4 (set (reg:DI 1 dx)
        (reg/f:DI 40 r11 [orig:217 _131 ] [217])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 535 534 536 4 (set (reg:DI 4 si)
        (reg:DI 5 di [1233])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 536 535 537 4 (set (reg:DI 5 di)
        (reg/f:DI 39 r10 [orig:220 _134 ] [220])) "../src/tqcalc.f":113 81 {*movdi_internal}
     (nil))
(insn 537 536 538 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) "../src/tqcalc.f":113 84 {*movqi_internal}
     (nil))
(call_insn 538 537 539 4 (call (mem:QI (symbol_ref:DI ("gvcalc_") [flags 0x41]  <function_decl 0x1427e4b00 gvcalc>) [0 gvcalc S1 A8])
        (const_int 240 [0xf0])) "../src/tqcalc.f":113 655 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 539 538 540 4 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 240 [0xf0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":113 218 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 540 539 541 4 (set (reg:SF 21 xmm0 [1252])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":116 127 {*movsf_internal}
     (nil))
(insn 541 540 542 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -292 [0xfffffffffffffedc])) [1 u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1252])) "../src/tqcalc.f":116 127 {*movsf_internal}
     (nil))
(insn 542 541 543 4 (set (reg:SF 21 xmm0 [1253])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":117 127 {*movsf_internal}
     (nil))
(insn 543 542 544 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -296 [0xfffffffffffffed8])) [1 u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1253])) "../src/tqcalc.f":117 127 {*movsf_internal}
     (nil))
(insn 544 543 545 4 (set (reg:SF 21 xmm0 [1254])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":118 127 {*movsf_internal}
     (nil))
(insn 545 544 546 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -300 [0xfffffffffffffed4])) [1 gam_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1254])) "../src/tqcalc.f":118 127 {*movsf_internal}
     (nil))
(insn 546 545 547 4 (set (reg:SF 21 xmm0 [1255])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":119 127 {*movsf_internal}
     (nil))
(insn 547 546 548 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -304 [0xfffffffffffffed0])) [1 gam_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1255])) "../src/tqcalc.f":119 127 {*movsf_internal}
     (nil))
(insn 548 547 549 4 (set (reg:SF 21 xmm0 [1256])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":120 127 {*movsf_internal}
     (nil))
(insn 549 548 550 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -308 [0xfffffffffffffecc])) [1 va_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1256])) "../src/tqcalc.f":120 127 {*movsf_internal}
     (nil))
(insn 550 549 551 4 (set (reg:SF 21 xmm0 [1257])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":121 127 {*movsf_internal}
     (nil))
(insn 551 550 552 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -312 [0xfffffffffffffec8])) [1 va_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1257])) "../src/tqcalc.f":121 127 {*movsf_internal}
     (nil))
(insn 552 551 553 4 (set (reg:SF 21 xmm0 [1258])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":122 127 {*movsf_internal}
     (nil))
(insn 553 552 554 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -316 [0xfffffffffffffec4])) [1 vt_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1258])) "../src/tqcalc.f":122 127 {*movsf_internal}
     (nil))
(insn 554 553 555 4 (set (reg:SF 21 xmm0 [1259])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":123 127 {*movsf_internal}
     (nil))
(insn 555 554 556 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -320 [0xfffffffffffffec0])) [1 vt_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1259])) "../src/tqcalc.f":123 127 {*movsf_internal}
     (nil))
(insn 556 555 557 4 (set (reg:SF 21 xmm0 [1260])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":124 127 {*movsf_internal}
     (nil))
(insn 557 556 558 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -324 [0xfffffffffffffebc])) [1 cl_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1260])) "../src/tqcalc.f":124 127 {*movsf_internal}
     (nil))
(insn 558 557 559 4 (set (reg:SF 21 xmm0 [1261])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":125 127 {*movsf_internal}
     (nil))
(insn 559 558 560 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -328 [0xfffffffffffffeb8])) [1 cl_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1261])) "../src/tqcalc.f":125 127 {*movsf_internal}
     (nil))
(insn 560 559 561 4 (set (reg/f:DI 0 ax [1262])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 64 [0x40])) [8 vel+0 S8 A64])) "../src/tqcalc.f":128 81 {*movdi_internal}
     (nil))
(insn 561 560 562 4 (set (reg:SF 21 xmm0 [orig:221 _135 ] [221])
        (mem:SF (reg/f:DI 0 ax [1262]) [1 *vel_1071(D)+0 S4 A32])) "../src/tqcalc.f":128 127 {*movsf_internal}
     (nil))
(insn 562 561 563 4 (set (reg:SF 22 xmm1 [1264])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -292 [0xfffffffffffffedc])) [1 u0a+0 S4 A32])) "../src/tqcalc.f":128 127 {*movsf_internal}
     (nil))
(insn 563 562 564 4 (set (reg:SF 21 xmm0 [1263])
        (plus:SF (reg:SF 21 xmm0 [orig:221 _135 ] [221])
            (reg:SF 22 xmm1 [1264]))) "../src/tqcalc.f":128 802 {*fop_sf_comm}
     (nil))
(insn 564 563 565 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -332 [0xfffffffffffffeb4])) [1 ua+0 S4 A32])
        (reg:SF 21 xmm0 [1263])) "../src/tqcalc.f":128 127 {*movsf_internal}
     (nil))
(insn 565 564 566 4 (set (reg:SF 21 xmm0 [1265])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":129 127 {*movsf_internal}
     (nil))
(insn 566 565 567 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -336 [0xfffffffffffffeb0])) [1 ua_vel+0 S4 A32])
        (reg:SF 21 xmm0 [1265])) "../src/tqcalc.f":129 127 {*movsf_internal}
     (nil))
(insn 567 566 568 4 (set (reg:SF 21 xmm0 [1266])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":130 127 {*movsf_internal}
     (nil))
(insn 568 567 569 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -340 [0xfffffffffffffeac])) [1 ua_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1266])) "../src/tqcalc.f":130 127 {*movsf_internal}
     (nil))
(insn 569 568 570 4 (set (reg/f:DI 0 ax [1267])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 72 [0x48])) [8 omg+0 S8 A64])) "../src/tqcalc.f":132 81 {*movdi_internal}
     (nil))
(insn 570 569 571 4 (set (reg:SF 22 xmm1 [orig:222 _136 ] [222])
        (mem:SF (reg/f:DI 0 ax [1267]) [1 *omg_1072(D)+0 S4 A32])) "../src/tqcalc.f":132 127 {*movsf_internal}
     (nil))
(insn 571 570 572 4 (set (reg:SI 0 ax [1268])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":132 82 {*movsi_internal}
     (nil))
(insn 572 571 573 4 (set (reg:DI 0 ax [orig:223 _137 ] [223])
        (sign_extend:DI (reg:SI 0 ax [1268]))) "../src/tqcalc.f":132 145 {*extendsidi2_rex64}
     (nil))
(insn 573 572 574 4 (parallel [
            (set (reg:DI 1 dx [orig:224 _138 ] [224])
                (plus:DI (reg:DI 0 ax [orig:223 _137 ] [223])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":132 218 {*adddi_1}
     (nil))
(insn 574 573 575 4 (set (reg/f:DI 0 ax [1269])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -752 [0xfffffffffffffd10])) [6 r+0 S8 A64])) "../src/tqcalc.f":132 81 {*movdi_internal}
     (nil))
(insn 575 574 576 4 (set (reg:SF 21 xmm0 [orig:225 _139 ] [225])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:224 _138 ] [224])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1269])) [1 *r_1067(D) S4 A32])) "../src/tqcalc.f":132 127 {*movsf_internal}
     (nil))
(insn 576 575 577 4 (set (reg:SF 21 xmm0 [orig:226 _140 ] [226])
        (mult:SF (reg:SF 21 xmm0 [orig:225 _139 ] [225])
            (reg:SF 22 xmm1 [orig:222 _136 ] [222]))) "../src/tqcalc.f":132 802 {*fop_sf_comm}
     (nil))
(insn 577 576 578 4 (set (reg:SF 21 xmm0 [1270])
        (minus:SF (reg:SF 21 xmm0 [orig:226 _140 ] [226])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -296 [0xfffffffffffffed8])) [1 u0t+0 S4 A32]))) "../src/tqcalc.f":132 805 {*fop_sf_1}
     (nil))
(insn 578 577 579 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -344 [0xfffffffffffffea8])) [1 ut+0 S4 A32])
        (reg:SF 21 xmm0 [1270])) "../src/tqcalc.f":132 127 {*movsf_internal}
     (nil))
(insn 579 578 580 4 (set (reg:SI 0 ax [1271])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":133 82 {*movsi_internal}
     (nil))
(insn 580 579 581 4 (set (reg:DI 0 ax [orig:227 _141 ] [227])
        (sign_extend:DI (reg:SI 0 ax [1271]))) "../src/tqcalc.f":133 145 {*extendsidi2_rex64}
     (nil))
(insn 581 580 582 4 (parallel [
            (set (reg:DI 1 dx [orig:228 _142 ] [228])
                (plus:DI (reg:DI 0 ax [orig:227 _141 ] [227])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":133 218 {*adddi_1}
     (nil))
(insn 582 581 583 4 (set (reg/f:DI 0 ax [1272])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -752 [0xfffffffffffffd10])) [6 r+0 S8 A64])) "../src/tqcalc.f":133 81 {*movdi_internal}
     (nil))
(insn 583 582 584 4 (set (reg:SF 21 xmm0 [1273])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:228 _142 ] [228])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1272])) [1 *r_1067(D) S4 A32])) "../src/tqcalc.f":133 127 {*movsf_internal}
     (nil))
(insn 584 583 585 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -348 [0xfffffffffffffea4])) [1 ut_omg+0 S4 A32])
        (reg:SF 21 xmm0 [1273])) "../src/tqcalc.f":133 127 {*movsf_internal}
     (nil))
(insn 585 584 586 4 (set (reg:SF 21 xmm0 [1274])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC2") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":134 127 {*movsf_internal}
     (nil))
(insn 586 585 587 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -352 [0xfffffffffffffea0])) [1 ut_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1274])) "../src/tqcalc.f":134 127 {*movsf_internal}
     (nil))
(insn 587 586 1990 4 (set (reg:SF 21 xmm0 [orig:1083 _1091 ] [1083])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -332 [0xfffffffffffffeb4])) [1 ua+0 S4 A32])) "../src/tqcalc.f":137 127 {*movsf_internal}
     (nil))
(insn 1990 587 588 4 (set (reg:SF 22 xmm1 [orig:1083 _1091 ] [1083])
        (reg:SF 21 xmm0 [orig:1083 _1091 ] [1083])) "../src/tqcalc.f":137 127 {*movsf_internal}
     (nil))
(insn 588 1990 589 4 (set (reg:SF 22 xmm1 [orig:1083 _1091 ] [1083])
        (mult:SF (reg:SF 22 xmm1 [orig:1083 _1091 ] [1083])
            (reg:SF 21 xmm0 [orig:1083 _1091 ] [1083]))) "../src/tqcalc.f":137 802 {*fop_sf_comm}
     (nil))
(insn 589 588 590 4 (set (reg:SF 21 xmm0 [orig:1085 _1093 ] [1085])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -344 [0xfffffffffffffea8])) [1 ut+0 S4 A32])) "../src/tqcalc.f":137 127 {*movsf_internal}
     (nil))
(insn 590 589 591 4 (set (reg:SF 21 xmm0 [orig:1086 _1094 ] [1086])
        (mult:SF (reg:SF 21 xmm0 [orig:1085 _1093 ] [1085])
            (reg:SF 21 xmm0 [orig:1085 _1093 ] [1085]))) "../src/tqcalc.f":137 802 {*fop_sf_comm}
     (nil))
(insn 591 590 592 4 (set (reg:SF 21 xmm0 [orig:229 _143 ] [229])
        (plus:SF (reg:SF 21 xmm0 [orig:1086 _1094 ] [1086])
            (reg:SF 22 xmm1 [orig:1084 _1092 ] [1084]))) "../src/tqcalc.f":137 802 {*fop_sf_comm}
     (nil))
(insn 592 591 593 4 (set (reg:SF 21 xmm0 [1275])
        (sqrt:SF (reg:SF 21 xmm0 [orig:229 _143 ] [229]))) "../src/tqcalc.f":137 836 {*sqrtsf2_sse}
     (nil))
(insn 593 592 594 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -356 [0xfffffffffffffe9c])) [1 wz+0 S4 A32])
        (reg:SF 21 xmm0 [1275])) "../src/tqcalc.f":137 127 {*movsf_internal}
     (nil))
(insn 594 593 595 4 (set (reg:SF 21 xmm0 [1276])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -332 [0xfffffffffffffeb4])) [1 ua+0 S4 A32])) "../src/tqcalc.f":138 127 {*movsf_internal}
     (nil))
(insn 595 594 596 4 (set (reg:SF 21 xmm0 [orig:230 _144 ] [230])
        (div:SF (reg:SF 21 xmm0 [1276])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -356 [0xfffffffffffffe9c])) [1 wz+0 S4 A32]))) "../src/tqcalc.f":138 805 {*fop_sf_1}
     (nil))
(insn 596 595 597 4 (set (reg:SF 22 xmm1 [orig:231 _145 ] [231])
        (reg:SF 21 xmm0 [orig:230 _144 ] [230])) "../src/tqcalc.f":138 127 {*movsf_internal}
     (nil))
(insn 597 596 598 4 (set (reg:SF 21 xmm0 [1278])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -336 [0xfffffffffffffeb0])) [1 ua_vel+0 S4 A32])) "../src/tqcalc.f":138 127 {*movsf_internal}
     (nil))
(insn 598 597 599 4 (set (reg:SF 21 xmm0 [1277])
        (mult:SF (reg:SF 21 xmm0 [1278])
            (reg:SF 22 xmm1 [orig:231 _145 ] [231]))) "../src/tqcalc.f":138 802 {*fop_sf_comm}
     (nil))
(insn 599 598 600 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -360 [0xfffffffffffffe98])) [1 wz_vel+0 S4 A32])
        (reg:SF 21 xmm0 [1277])) "../src/tqcalc.f":138 127 {*movsf_internal}
     (nil))
(insn 600 599 601 4 (set (reg:SF 21 xmm0 [1279])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -344 [0xfffffffffffffea8])) [1 ut+0 S4 A32])) "../src/tqcalc.f":139 127 {*movsf_internal}
     (nil))
(insn 601 600 602 4 (set (reg:SF 21 xmm0 [orig:232 _146 ] [232])
        (div:SF (reg:SF 21 xmm0 [1279])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -356 [0xfffffffffffffe9c])) [1 wz+0 S4 A32]))) "../src/tqcalc.f":139 805 {*fop_sf_1}
     (nil))
(insn 602 601 603 4 (set (reg:SF 22 xmm1 [orig:233 _147 ] [233])
        (reg:SF 21 xmm0 [orig:232 _146 ] [232])) "../src/tqcalc.f":139 127 {*movsf_internal}
     (nil))
(insn 603 602 604 4 (set (reg:SF 21 xmm0 [1281])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -348 [0xfffffffffffffea4])) [1 ut_omg+0 S4 A32])) "../src/tqcalc.f":139 127 {*movsf_internal}
     (nil))
(insn 604 603 605 4 (set (reg:SF 21 xmm0 [1280])
        (mult:SF (reg:SF 21 xmm0 [1281])
            (reg:SF 22 xmm1 [orig:233 _147 ] [233]))) "../src/tqcalc.f":139 802 {*fop_sf_comm}
     (nil))
(insn 605 604 606 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -364 [0xfffffffffffffe94])) [1 wz_omg+0 S4 A32])
        (reg:SF 21 xmm0 [1280])) "../src/tqcalc.f":139 127 {*movsf_internal}
     (nil))
(insn 606 605 607 4 (set (reg:SI 0 ax [1282])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":142 82 {*movsi_internal}
     (nil))
(insn 607 606 608 4 (set (reg:DI 0 ax [orig:234 _148 ] [234])
        (sign_extend:DI (reg:SI 0 ax [1282]))) "../src/tqcalc.f":142 145 {*extendsidi2_rex64}
     (nil))
(insn 608 607 609 4 (parallel [
            (set (reg:DI 1 dx [orig:235 _149 ] [235])
                (plus:DI (reg:DI 0 ax [orig:234 _148 ] [234])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":142 218 {*adddi_1}
     (nil))
(insn 609 608 610 4 (set (reg/f:DI 0 ax [1283])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -768 [0xfffffffffffffd00])) [6 va+0 S8 A64])) "../src/tqcalc.f":142 81 {*movdi_internal}
     (nil))
(insn 610 609 611 4 (set (reg:SF 21 xmm0 [orig:236 _150 ] [236])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:235 _149 ] [235])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1283])) [1 *va_1061(D) S4 A32])) "../src/tqcalc.f":142 127 {*movsf_internal}
     (nil))
(insn 611 610 612 4 (set (reg:SF 21 xmm0 [orig:237 _151 ] [237])
        (plus:SF (reg:SF 21 xmm0 [orig:236 _150 ] [236])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -332 [0xfffffffffffffeb4])) [1 ua+0 S4 A32]))) "../src/tqcalc.f":142 802 {*fop_sf_comm}
     (nil))
(insn 612 611 613 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])
        (reg:SF 21 xmm0 [orig:237 _151 ] [237])) "../src/tqcalc.f":142 127 {*movsf_internal}
     (nil))
(insn 613 612 614 4 (set (reg:SF 21 xmm0 [orig:238 va_vel.97_152 ] [238])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -696 [0xfffffffffffffd48])) [1 va_vel+0 S4 A64])) "../src/tqcalc.f":143 127 {*movsf_internal}
     (nil))
(insn 614 613 615 4 (set (reg:SF 22 xmm1 [1285])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -336 [0xfffffffffffffeb0])) [1 ua_vel+0 S4 A32])) "../src/tqcalc.f":143 127 {*movsf_internal}
     (nil))
(insn 615 614 616 4 (set (reg:SF 21 xmm0 [1284])
        (plus:SF (reg:SF 21 xmm0 [orig:238 va_vel.97_152 ] [238])
            (reg:SF 22 xmm1 [1285]))) "../src/tqcalc.f":143 802 {*fop_sf_comm}
     (nil))
(insn 616 615 617 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -368 [0xfffffffffffffe90])) [1 wa_vel+0 S4 A32])
        (reg:SF 21 xmm0 [1284])) "../src/tqcalc.f":143 127 {*movsf_internal}
     (nil))
(insn 617 616 618 4 (set (reg:SF 21 xmm0 [1286])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -692 [0xfffffffffffffd4c])) [1 va_omg+0 S4 A32])) "../src/tqcalc.f":144 127 {*movsf_internal}
     (nil))
(insn 618 617 619 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -372 [0xfffffffffffffe8c])) [1 wa_omg+0 S4 A32])
        (reg:SF 21 xmm0 [1286])) "../src/tqcalc.f":144 127 {*movsf_internal}
     (nil))
(insn 619 618 620 4 (set (reg:SF 21 xmm0 [1287])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -684 [0xfffffffffffffd54])) [1 va_b+0 S4 A32])) "../src/tqcalc.f":145 127 {*movsf_internal}
     (nil))
(insn 620 619 621 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -376 [0xfffffffffffffe88])) [1 wa_b+0 S4 A32])
        (reg:SF 21 xmm0 [1287])) "../src/tqcalc.f":145 127 {*movsf_internal}
     (nil))
(insn 621 620 622 4 (set (reg:SF 21 xmm0 [1288])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -688 [0xfffffffffffffd50])) [1 va_c+0 S4 A128])) "../src/tqcalc.f":146 127 {*movsf_internal}
     (nil))
(insn 622 621 623 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -380 [0xfffffffffffffe84])) [1 wa_c+0 S4 A32])
        (reg:SF 21 xmm0 [1288])) "../src/tqcalc.f":146 127 {*movsf_internal}
     (nil))
(insn 623 622 624 4 (set (reg:SF 21 xmm0 [1290])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -340 [0xfffffffffffffeac])) [1 ua_u0a+0 S4 A32])) "../src/tqcalc.f":147 127 {*movsf_internal}
     (nil))
(insn 624 623 625 4 (set (reg:SF 21 xmm0 [1289])
        (plus:SF (reg:SF 21 xmm0 [1290])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -308 [0xfffffffffffffecc])) [1 va_u0a+0 S4 A32]))) "../src/tqcalc.f":147 802 {*fop_sf_comm}
     (nil))
(insn 625 624 626 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -384 [0xfffffffffffffe80])) [1 wa_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1289])) "../src/tqcalc.f":147 127 {*movsf_internal}
     (nil))
(insn 626 625 627 4 (set (reg:SF 21 xmm0 [1291])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -312 [0xfffffffffffffec8])) [1 va_u0t+0 S4 A32])) "../src/tqcalc.f":148 127 {*movsf_internal}
     (nil))
(insn 627 626 628 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -388 [0xfffffffffffffe7c])) [1 wa_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1291])) "../src/tqcalc.f":148 127 {*movsf_internal}
     (nil))
(insn 628 627 629 4 (set (reg:SI 0 ax [1292])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":150 82 {*movsi_internal}
     (nil))
(insn 629 628 630 4 (set (reg:DI 0 ax [orig:239 _153 ] [239])
        (sign_extend:DI (reg:SI 0 ax [1292]))) "../src/tqcalc.f":150 145 {*extendsidi2_rex64}
     (nil))
(insn 630 629 631 4 (parallel [
            (set (reg:DI 1 dx [orig:240 _154 ] [240])
                (plus:DI (reg:DI 0 ax [orig:239 _153 ] [239])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":150 218 {*adddi_1}
     (nil))
(insn 631 630 632 4 (set (reg/f:DI 0 ax [1293])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [6 vt+0 S8 A64])) "../src/tqcalc.f":150 81 {*movdi_internal}
     (nil))
(insn 632 631 633 4 (set (reg:SF 22 xmm1 [orig:241 _155 ] [241])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:240 _154 ] [240])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1293])) [1 *vt_1060(D) S4 A32])) "../src/tqcalc.f":150 127 {*movsf_internal}
     (nil))
(insn 633 632 634 4 (set (reg:SF 21 xmm0 [1294])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -344 [0xfffffffffffffea8])) [1 ut+0 S4 A32])) "../src/tqcalc.f":150 127 {*movsf_internal}
     (nil))
(insn 634 633 635 4 (set (reg:SF 21 xmm0 [orig:242 _156 ] [242])
        (minus:SF (reg:SF 21 xmm0 [1294])
            (reg:SF 22 xmm1 [orig:241 _155 ] [241]))) "../src/tqcalc.f":150 805 {*fop_sf_1}
     (nil))
(insn 635 634 636 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])
        (reg:SF 21 xmm0 [orig:242 _156 ] [242])) "../src/tqcalc.f":150 127 {*movsf_internal}
     (nil))
(insn 636 635 637 4 (set (reg:SF 22 xmm1 [orig:243 vt_vel.98_157 ] [243])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -712 [0xfffffffffffffd38])) [1 vt_vel+0 S4 A64])) "../src/tqcalc.f":151 127 {*movsf_internal}
     (nil))
(insn 637 636 638 4 (set (reg:V4SF 21 xmm0 [1296])
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S16 A128])) "../src/tqcalc.f":151 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 638 637 639 4 (parallel [
            (set (reg:SF 21 xmm0 [1295])
                (neg:SF (reg:SF 22 xmm1 [orig:243 vt_vel.98_157 ] [243])))
            (use (reg:V4SF 21 xmm0 [1296]))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":151 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 22 xmm1 [orig:243 vt_vel.98_157 ] [243]))
        (nil)))
(insn 639 638 640 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -392 [0xfffffffffffffe78])) [1 wt_vel+0 S4 A32])
        (reg:SF 21 xmm0 [1295])) "../src/tqcalc.f":151 127 {*movsf_internal}
     (nil))
(insn 640 639 641 4 (set (reg:SF 22 xmm1 [orig:244 vt_omg.99_158 ] [244])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -708 [0xfffffffffffffd3c])) [1 vt_omg+0 S4 A32])) "../src/tqcalc.f":152 127 {*movsf_internal}
     (nil))
(insn 641 640 642 4 (set (reg:SF 21 xmm0 [1298])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -348 [0xfffffffffffffea4])) [1 ut_omg+0 S4 A32])) "../src/tqcalc.f":152 127 {*movsf_internal}
     (nil))
(insn 642 641 643 4 (set (reg:SF 21 xmm0 [1297])
        (minus:SF (reg:SF 21 xmm0 [1298])
            (reg:SF 22 xmm1 [orig:244 vt_omg.99_158 ] [244]))) "../src/tqcalc.f":152 805 {*fop_sf_1}
     (nil))
(insn 643 642 644 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -396 [0xfffffffffffffe74])) [1 wt_omg+0 S4 A32])
        (reg:SF 21 xmm0 [1297])) "../src/tqcalc.f":152 127 {*movsf_internal}
     (nil))
(insn 644 643 645 4 (set (reg:SF 22 xmm1 [orig:245 vt_b.100_159 ] [245])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -700 [0xfffffffffffffd44])) [1 vt_b+0 S4 A32])) "../src/tqcalc.f":153 127 {*movsf_internal}
     (nil))
(insn 645 644 646 4 (set (reg:V4SF 21 xmm0 [1300])
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S16 A128])) "../src/tqcalc.f":153 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 646 645 647 4 (parallel [
            (set (reg:SF 21 xmm0 [1299])
                (neg:SF (reg:SF 22 xmm1 [orig:245 vt_b.100_159 ] [245])))
            (use (reg:V4SF 21 xmm0 [1300]))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":153 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 22 xmm1 [orig:245 vt_b.100_159 ] [245]))
        (nil)))
(insn 647 646 648 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -400 [0xfffffffffffffe70])) [1 wt_b+0 S4 A32])
        (reg:SF 21 xmm0 [1299])) "../src/tqcalc.f":153 127 {*movsf_internal}
     (nil))
(insn 648 647 649 4 (set (reg:SF 22 xmm1 [orig:246 vt_c.101_160 ] [246])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -704 [0xfffffffffffffd40])) [1 vt_c+0 S4 A128])) "../src/tqcalc.f":154 127 {*movsf_internal}
     (nil))
(insn 649 648 650 4 (set (reg:V4SF 21 xmm0 [1302])
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S16 A128])) "../src/tqcalc.f":154 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 650 649 651 4 (parallel [
            (set (reg:SF 21 xmm0 [1301])
                (neg:SF (reg:SF 22 xmm1 [orig:246 vt_c.101_160 ] [246])))
            (use (reg:V4SF 21 xmm0 [1302]))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":154 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 22 xmm1 [orig:246 vt_c.101_160 ] [246]))
        (nil)))
(insn 651 650 652 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -404 [0xfffffffffffffe6c])) [1 wt_c+0 S4 A32])
        (reg:SF 21 xmm0 [1301])) "../src/tqcalc.f":154 127 {*movsf_internal}
     (nil))
(insn 652 651 653 4 (set (reg:SF 22 xmm1 [1304])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -316 [0xfffffffffffffec4])) [1 vt_u0a+0 S4 A32])) "../src/tqcalc.f":155 127 {*movsf_internal}
     (nil))
(insn 653 652 654 4 (set (reg:V4SF 21 xmm0 [1305])
        (mem/u/c:V4SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S16 A128])) "../src/tqcalc.f":155 1225 {movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 654 653 655 4 (parallel [
            (set (reg:SF 21 xmm0 [1303])
                (neg:SF (reg:SF 22 xmm1 [1304])))
            (use (reg:V4SF 21 xmm0 [1305]))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":155 470 {*absnegsf2}
     (expr_list:REG_EQUAL (neg:SF (reg:SF 22 xmm1 [1304]))
        (nil)))
(insn 655 654 656 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -408 [0xfffffffffffffe68])) [1 wt_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1303])) "../src/tqcalc.f":155 127 {*movsf_internal}
     (nil))
(insn 656 655 657 4 (set (reg:SF 21 xmm0 [1307])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -352 [0xfffffffffffffea0])) [1 ut_u0t+0 S4 A32])) "../src/tqcalc.f":156 127 {*movsf_internal}
     (nil))
(insn 657 656 658 4 (set (reg:SF 21 xmm0 [1306])
        (minus:SF (reg:SF 21 xmm0 [1307])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -320 [0xfffffffffffffec0])) [1 vt_u0t+0 S4 A32]))) "../src/tqcalc.f":156 805 {*fop_sf_1}
     (nil))
(insn 658 657 659 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -412 [0xfffffffffffffe64])) [1 wt_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1306])) "../src/tqcalc.f":156 127 {*movsf_internal}
     (nil))
(insn 659 658 1992 4 (set (reg:SF 21 xmm0 [orig:1087 _1112 ] [1087])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":159 127 {*movsf_internal}
     (nil))
(insn 1992 659 660 4 (set (reg:SF 22 xmm1 [orig:1087 _1112 ] [1087])
        (reg:SF 21 xmm0 [orig:1087 _1112 ] [1087])) "../src/tqcalc.f":159 127 {*movsf_internal}
     (nil))
(insn 660 1992 661 4 (set (reg:SF 22 xmm1 [orig:1087 _1112 ] [1087])
        (mult:SF (reg:SF 22 xmm1 [orig:1087 _1112 ] [1087])
            (reg:SF 21 xmm0 [orig:1087 _1112 ] [1087]))) "../src/tqcalc.f":159 802 {*fop_sf_comm}
     (nil))
(insn 661 660 662 4 (set (reg:SF 21 xmm0 [orig:1089 _1114 ] [1089])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":159 127 {*movsf_internal}
     (nil))
(insn 662 661 663 4 (set (reg:SF 21 xmm0 [orig:1090 _1115 ] [1090])
        (mult:SF (reg:SF 21 xmm0 [orig:1089 _1114 ] [1089])
            (reg:SF 21 xmm0 [orig:1089 _1114 ] [1089]))) "../src/tqcalc.f":159 802 {*fop_sf_comm}
     (nil))
(insn 663 662 664 4 (set (reg:SF 21 xmm0 [1308])
        (plus:SF (reg:SF 21 xmm0 [orig:1090 _1115 ] [1090])
            (reg:SF 22 xmm1 [orig:1088 _1113 ] [1088]))) "../src/tqcalc.f":159 802 {*fop_sf_comm}
     (nil))
(insn 664 663 665 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -416 [0xfffffffffffffe60])) [1 wsq+0 S4 A32])
        (reg:SF 21 xmm0 [1308])) "../src/tqcalc.f":159 127 {*movsf_internal}
     (nil))
(insn 665 664 666 4 (set (reg:SF 21 xmm0 [orig:247 wa.102_161 ] [247])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":160 127 {*movsf_internal}
     (nil))
(insn 666 665 1994 4 (set (reg:SF 21 xmm0 [orig:248 _162 ] [248])
        (plus:SF (reg:SF 21 xmm0 [orig:247 wa.102_161 ] [247])
            (reg:SF 21 xmm0 [orig:247 wa.102_161 ] [247]))) "../src/tqcalc.f":160 802 {*fop_sf_comm}
     (nil))
(insn 1994 666 667 4 (set (reg:SF 22 xmm1 [orig:248 _162 ] [248])
        (reg:SF 21 xmm0 [orig:248 _162 ] [248])) "../src/tqcalc.f":160 127 {*movsf_internal}
     (nil))
(insn 667 1994 668 4 (set (reg:SF 22 xmm1 [orig:248 _162 ] [248])
        (mult:SF (reg:SF 22 xmm1 [orig:248 _162 ] [248])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -368 [0xfffffffffffffe90])) [1 wa_vel+0 S4 A32]))) "../src/tqcalc.f":160 802 {*fop_sf_comm}
     (nil))
(insn 668 667 669 4 (set (reg:SF 21 xmm0 [orig:250 wt.103_164 ] [250])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":160 127 {*movsf_internal}
     (nil))
(insn 669 668 670 4 (set (reg:SF 21 xmm0 [orig:251 _165 ] [251])
        (plus:SF (reg:SF 21 xmm0 [orig:250 wt.103_164 ] [250])
            (reg:SF 21 xmm0 [orig:250 wt.103_164 ] [250]))) "../src/tqcalc.f":160 802 {*fop_sf_comm}
     (nil))
(insn 670 669 671 4 (set (reg:SF 21 xmm0 [orig:252 _166 ] [252])
        (mult:SF (reg:SF 21 xmm0 [orig:251 _165 ] [251])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -392 [0xfffffffffffffe78])) [1 wt_vel+0 S4 A32]))) "../src/tqcalc.f":160 802 {*fop_sf_comm}
     (nil))
(insn 671 670 672 4 (set (reg:SF 21 xmm0 [1309])
        (plus:SF (reg:SF 21 xmm0 [orig:252 _166 ] [252])
            (reg:SF 22 xmm1 [orig:249 _163 ] [249]))) "../src/tqcalc.f":160 802 {*fop_sf_comm}
     (nil))
(insn 672 671 673 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -420 [0xfffffffffffffe5c])) [1 wsq_vel+0 S4 A32])
        (reg:SF 21 xmm0 [1309])) "../src/tqcalc.f":160 127 {*movsf_internal}
     (nil))
(insn 673 672 674 4 (set (reg:SF 21 xmm0 [orig:253 wa.104_167 ] [253])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":161 127 {*movsf_internal}
     (nil))
(insn 674 673 1996 4 (set (reg:SF 21 xmm0 [orig:254 _168 ] [254])
        (plus:SF (reg:SF 21 xmm0 [orig:253 wa.104_167 ] [253])
            (reg:SF 21 xmm0 [orig:253 wa.104_167 ] [253]))) "../src/tqcalc.f":161 802 {*fop_sf_comm}
     (nil))
(insn 1996 674 675 4 (set (reg:SF 22 xmm1 [orig:254 _168 ] [254])
        (reg:SF 21 xmm0 [orig:254 _168 ] [254])) "../src/tqcalc.f":161 127 {*movsf_internal}
     (nil))
(insn 675 1996 676 4 (set (reg:SF 22 xmm1 [orig:254 _168 ] [254])
        (mult:SF (reg:SF 22 xmm1 [orig:254 _168 ] [254])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -372 [0xfffffffffffffe8c])) [1 wa_omg+0 S4 A32]))) "../src/tqcalc.f":161 802 {*fop_sf_comm}
     (nil))
(insn 676 675 677 4 (set (reg:SF 21 xmm0 [orig:256 wt.105_170 ] [256])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":161 127 {*movsf_internal}
     (nil))
(insn 677 676 678 4 (set (reg:SF 21 xmm0 [orig:257 _171 ] [257])
        (plus:SF (reg:SF 21 xmm0 [orig:256 wt.105_170 ] [256])
            (reg:SF 21 xmm0 [orig:256 wt.105_170 ] [256]))) "../src/tqcalc.f":161 802 {*fop_sf_comm}
     (nil))
(insn 678 677 679 4 (set (reg:SF 21 xmm0 [orig:258 _172 ] [258])
        (mult:SF (reg:SF 21 xmm0 [orig:257 _171 ] [257])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -396 [0xfffffffffffffe74])) [1 wt_omg+0 S4 A32]))) "../src/tqcalc.f":161 802 {*fop_sf_comm}
     (nil))
(insn 679 678 680 4 (set (reg:SF 21 xmm0 [1310])
        (plus:SF (reg:SF 21 xmm0 [orig:258 _172 ] [258])
            (reg:SF 22 xmm1 [orig:255 _169 ] [255]))) "../src/tqcalc.f":161 802 {*fop_sf_comm}
     (nil))
(insn 680 679 681 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -424 [0xfffffffffffffe58])) [1 wsq_omg+0 S4 A32])
        (reg:SF 21 xmm0 [1310])) "../src/tqcalc.f":161 127 {*movsf_internal}
     (nil))
(insn 681 680 682 4 (set (reg:SF 21 xmm0 [orig:259 wa.106_173 ] [259])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":162 127 {*movsf_internal}
     (nil))
(insn 682 681 1998 4 (set (reg:SF 21 xmm0 [orig:260 _174 ] [260])
        (plus:SF (reg:SF 21 xmm0 [orig:259 wa.106_173 ] [259])
            (reg:SF 21 xmm0 [orig:259 wa.106_173 ] [259]))) "../src/tqcalc.f":162 802 {*fop_sf_comm}
     (nil))
(insn 1998 682 683 4 (set (reg:SF 22 xmm1 [orig:260 _174 ] [260])
        (reg:SF 21 xmm0 [orig:260 _174 ] [260])) "../src/tqcalc.f":162 127 {*movsf_internal}
     (nil))
(insn 683 1998 684 4 (set (reg:SF 22 xmm1 [orig:260 _174 ] [260])
        (mult:SF (reg:SF 22 xmm1 [orig:260 _174 ] [260])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -376 [0xfffffffffffffe88])) [1 wa_b+0 S4 A32]))) "../src/tqcalc.f":162 802 {*fop_sf_comm}
     (nil))
(insn 684 683 685 4 (set (reg:SF 21 xmm0 [orig:262 wt.107_176 ] [262])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":162 127 {*movsf_internal}
     (nil))
(insn 685 684 686 4 (set (reg:SF 21 xmm0 [orig:263 _177 ] [263])
        (plus:SF (reg:SF 21 xmm0 [orig:262 wt.107_176 ] [262])
            (reg:SF 21 xmm0 [orig:262 wt.107_176 ] [262]))) "../src/tqcalc.f":162 802 {*fop_sf_comm}
     (nil))
(insn 686 685 687 4 (set (reg:SF 21 xmm0 [orig:264 _178 ] [264])
        (mult:SF (reg:SF 21 xmm0 [orig:263 _177 ] [263])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -400 [0xfffffffffffffe70])) [1 wt_b+0 S4 A32]))) "../src/tqcalc.f":162 802 {*fop_sf_comm}
     (nil))
(insn 687 686 688 4 (set (reg:SF 21 xmm0 [1311])
        (plus:SF (reg:SF 21 xmm0 [orig:264 _178 ] [264])
            (reg:SF 22 xmm1 [orig:261 _175 ] [261]))) "../src/tqcalc.f":162 802 {*fop_sf_comm}
     (nil))
(insn 688 687 689 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -428 [0xfffffffffffffe54])) [1 wsq_b+0 S4 A32])
        (reg:SF 21 xmm0 [1311])) "../src/tqcalc.f":162 127 {*movsf_internal}
     (nil))
(insn 689 688 690 4 (set (reg:SF 21 xmm0 [orig:265 wa.108_179 ] [265])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":163 127 {*movsf_internal}
     (nil))
(insn 690 689 2000 4 (set (reg:SF 21 xmm0 [orig:266 _180 ] [266])
        (plus:SF (reg:SF 21 xmm0 [orig:265 wa.108_179 ] [265])
            (reg:SF 21 xmm0 [orig:265 wa.108_179 ] [265]))) "../src/tqcalc.f":163 802 {*fop_sf_comm}
     (nil))
(insn 2000 690 691 4 (set (reg:SF 22 xmm1 [orig:266 _180 ] [266])
        (reg:SF 21 xmm0 [orig:266 _180 ] [266])) "../src/tqcalc.f":163 127 {*movsf_internal}
     (nil))
(insn 691 2000 692 4 (set (reg:SF 22 xmm1 [orig:266 _180 ] [266])
        (mult:SF (reg:SF 22 xmm1 [orig:266 _180 ] [266])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -380 [0xfffffffffffffe84])) [1 wa_c+0 S4 A32]))) "../src/tqcalc.f":163 802 {*fop_sf_comm}
     (nil))
(insn 692 691 693 4 (set (reg:SF 21 xmm0 [orig:268 wt.109_182 ] [268])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":163 127 {*movsf_internal}
     (nil))
(insn 693 692 694 4 (set (reg:SF 21 xmm0 [orig:269 _183 ] [269])
        (plus:SF (reg:SF 21 xmm0 [orig:268 wt.109_182 ] [268])
            (reg:SF 21 xmm0 [orig:268 wt.109_182 ] [268]))) "../src/tqcalc.f":163 802 {*fop_sf_comm}
     (nil))
(insn 694 693 695 4 (set (reg:SF 21 xmm0 [orig:270 _184 ] [270])
        (mult:SF (reg:SF 21 xmm0 [orig:269 _183 ] [269])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -404 [0xfffffffffffffe6c])) [1 wt_c+0 S4 A32]))) "../src/tqcalc.f":163 802 {*fop_sf_comm}
     (nil))
(insn 695 694 696 4 (set (reg:SF 21 xmm0 [1312])
        (plus:SF (reg:SF 21 xmm0 [orig:270 _184 ] [270])
            (reg:SF 22 xmm1 [orig:267 _181 ] [267]))) "../src/tqcalc.f":163 802 {*fop_sf_comm}
     (nil))
(insn 696 695 697 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -432 [0xfffffffffffffe50])) [1 wsq_c+0 S4 A32])
        (reg:SF 21 xmm0 [1312])) "../src/tqcalc.f":163 127 {*movsf_internal}
     (nil))
(insn 697 696 698 4 (set (reg:SF 21 xmm0 [orig:271 wa.110_185 ] [271])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":164 127 {*movsf_internal}
     (nil))
(insn 698 697 2002 4 (set (reg:SF 21 xmm0 [orig:272 _186 ] [272])
        (plus:SF (reg:SF 21 xmm0 [orig:271 wa.110_185 ] [271])
            (reg:SF 21 xmm0 [orig:271 wa.110_185 ] [271]))) "../src/tqcalc.f":164 802 {*fop_sf_comm}
     (nil))
(insn 2002 698 699 4 (set (reg:SF 22 xmm1 [orig:272 _186 ] [272])
        (reg:SF 21 xmm0 [orig:272 _186 ] [272])) "../src/tqcalc.f":164 127 {*movsf_internal}
     (nil))
(insn 699 2002 700 4 (set (reg:SF 22 xmm1 [orig:272 _186 ] [272])
        (mult:SF (reg:SF 22 xmm1 [orig:272 _186 ] [272])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -384 [0xfffffffffffffe80])) [1 wa_u0a+0 S4 A32]))) "../src/tqcalc.f":164 802 {*fop_sf_comm}
     (nil))
(insn 700 699 701 4 (set (reg:SF 21 xmm0 [orig:274 wt.111_188 ] [274])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":164 127 {*movsf_internal}
     (nil))
(insn 701 700 702 4 (set (reg:SF 21 xmm0 [orig:275 _189 ] [275])
        (plus:SF (reg:SF 21 xmm0 [orig:274 wt.111_188 ] [274])
            (reg:SF 21 xmm0 [orig:274 wt.111_188 ] [274]))) "../src/tqcalc.f":164 802 {*fop_sf_comm}
     (nil))
(insn 702 701 703 4 (set (reg:SF 21 xmm0 [orig:276 _190 ] [276])
        (mult:SF (reg:SF 21 xmm0 [orig:275 _189 ] [275])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -408 [0xfffffffffffffe68])) [1 wt_u0a+0 S4 A32]))) "../src/tqcalc.f":164 802 {*fop_sf_comm}
     (nil))
(insn 703 702 704 4 (set (reg:SF 21 xmm0 [1313])
        (plus:SF (reg:SF 21 xmm0 [orig:276 _190 ] [276])
            (reg:SF 22 xmm1 [orig:273 _187 ] [273]))) "../src/tqcalc.f":164 802 {*fop_sf_comm}
     (nil))
(insn 704 703 705 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -436 [0xfffffffffffffe4c])) [1 wsq_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1313])) "../src/tqcalc.f":164 127 {*movsf_internal}
     (nil))
(insn 705 704 706 4 (set (reg:SF 21 xmm0 [orig:277 wa.112_191 ] [277])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":165 127 {*movsf_internal}
     (nil))
(insn 706 705 2004 4 (set (reg:SF 21 xmm0 [orig:278 _192 ] [278])
        (plus:SF (reg:SF 21 xmm0 [orig:277 wa.112_191 ] [277])
            (reg:SF 21 xmm0 [orig:277 wa.112_191 ] [277]))) "../src/tqcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 2004 706 707 4 (set (reg:SF 22 xmm1 [orig:278 _192 ] [278])
        (reg:SF 21 xmm0 [orig:278 _192 ] [278])) "../src/tqcalc.f":165 127 {*movsf_internal}
     (nil))
(insn 707 2004 708 4 (set (reg:SF 22 xmm1 [orig:278 _192 ] [278])
        (mult:SF (reg:SF 22 xmm1 [orig:278 _192 ] [278])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -388 [0xfffffffffffffe7c])) [1 wa_u0t+0 S4 A32]))) "../src/tqcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 708 707 709 4 (set (reg:SF 21 xmm0 [orig:280 wt.113_194 ] [280])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":165 127 {*movsf_internal}
     (nil))
(insn 709 708 710 4 (set (reg:SF 21 xmm0 [orig:281 _195 ] [281])
        (plus:SF (reg:SF 21 xmm0 [orig:280 wt.113_194 ] [280])
            (reg:SF 21 xmm0 [orig:280 wt.113_194 ] [280]))) "../src/tqcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 710 709 711 4 (set (reg:SF 21 xmm0 [orig:282 _196 ] [282])
        (mult:SF (reg:SF 21 xmm0 [orig:281 _195 ] [281])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -412 [0xfffffffffffffe64])) [1 wt_u0t+0 S4 A32]))) "../src/tqcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 711 710 712 4 (set (reg:SF 21 xmm0 [1314])
        (plus:SF (reg:SF 21 xmm0 [orig:282 _196 ] [282])
            (reg:SF 22 xmm1 [orig:279 _193 ] [279]))) "../src/tqcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 712 711 713 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -440 [0xfffffffffffffe48])) [1 wsq_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1314])) "../src/tqcalc.f":165 127 {*movsf_internal}
     (nil))
(insn 713 712 714 4 (set (reg:SF 21 xmm0 [1315])
        (sqrt:SF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -416 [0xfffffffffffffe60])) [1 wsq+0 S4 A32]))) "../src/tqcalc.f":168 836 {*sqrtsf2_sse}
     (nil))
(insn 714 713 715 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32])
        (reg:SF 21 xmm0 [1315])) "../src/tqcalc.f":168 127 {*movsf_internal}
     (nil))
(insn 715 714 716 4 (set (reg:SF 22 xmm1 [1316])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -420 [0xfffffffffffffe5c])) [1 wsq_vel+0 S4 A32])) "../src/tqcalc.f":169 127 {*movsf_internal}
     (nil))
(insn 716 715 717 4 (set (reg:SF 21 xmm0 [1317])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":169 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 717 716 718 4 (set (reg:SF 21 xmm0 [orig:283 _197 ] [283])
        (mult:SF (reg:SF 21 xmm0 [1317])
            (reg:SF 22 xmm1 [1316]))) "../src/tqcalc.f":169 802 {*fop_sf_comm}
     (nil))
(insn 718 717 719 4 (set (reg:SF 21 xmm0 [1318])
        (div:SF (reg:SF 21 xmm0 [orig:283 _197 ] [283])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":169 805 {*fop_sf_1}
     (nil))
(insn 719 718 720 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -448 [0xfffffffffffffe40])) [1 w_vel+0 S4 A32])
        (reg:SF 21 xmm0 [1318])) "../src/tqcalc.f":169 127 {*movsf_internal}
     (nil))
(insn 720 719 721 4 (set (reg:SF 22 xmm1 [1319])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -424 [0xfffffffffffffe58])) [1 wsq_omg+0 S4 A32])) "../src/tqcalc.f":170 127 {*movsf_internal}
     (nil))
(insn 721 720 722 4 (set (reg:SF 21 xmm0 [1320])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":170 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 722 721 723 4 (set (reg:SF 21 xmm0 [orig:284 _198 ] [284])
        (mult:SF (reg:SF 21 xmm0 [1320])
            (reg:SF 22 xmm1 [1319]))) "../src/tqcalc.f":170 802 {*fop_sf_comm}
     (nil))
(insn 723 722 724 4 (set (reg:SF 21 xmm0 [1321])
        (div:SF (reg:SF 21 xmm0 [orig:284 _198 ] [284])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":170 805 {*fop_sf_1}
     (nil))
(insn 724 723 725 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -452 [0xfffffffffffffe3c])) [1 w_omg+0 S4 A32])
        (reg:SF 21 xmm0 [1321])) "../src/tqcalc.f":170 127 {*movsf_internal}
     (nil))
(insn 725 724 726 4 (set (reg:SF 22 xmm1 [1322])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -428 [0xfffffffffffffe54])) [1 wsq_b+0 S4 A32])) "../src/tqcalc.f":171 127 {*movsf_internal}
     (nil))
(insn 726 725 727 4 (set (reg:SF 21 xmm0 [1323])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":171 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 727 726 728 4 (set (reg:SF 21 xmm0 [orig:285 _199 ] [285])
        (mult:SF (reg:SF 21 xmm0 [1323])
            (reg:SF 22 xmm1 [1322]))) "../src/tqcalc.f":171 802 {*fop_sf_comm}
     (nil))
(insn 728 727 729 4 (set (reg:SF 21 xmm0 [1324])
        (div:SF (reg:SF 21 xmm0 [orig:285 _199 ] [285])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":171 805 {*fop_sf_1}
     (nil))
(insn 729 728 730 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -456 [0xfffffffffffffe38])) [1 w_b+0 S4 A32])
        (reg:SF 21 xmm0 [1324])) "../src/tqcalc.f":171 127 {*movsf_internal}
     (nil))
(insn 730 729 731 4 (set (reg:SF 22 xmm1 [1325])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -432 [0xfffffffffffffe50])) [1 wsq_c+0 S4 A32])) "../src/tqcalc.f":172 127 {*movsf_internal}
     (nil))
(insn 731 730 732 4 (set (reg:SF 21 xmm0 [1326])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":172 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 732 731 733 4 (set (reg:SF 21 xmm0 [orig:286 _200 ] [286])
        (mult:SF (reg:SF 21 xmm0 [1326])
            (reg:SF 22 xmm1 [1325]))) "../src/tqcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 733 732 734 4 (set (reg:SF 21 xmm0 [1327])
        (div:SF (reg:SF 21 xmm0 [orig:286 _200 ] [286])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":172 805 {*fop_sf_1}
     (nil))
(insn 734 733 735 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -460 [0xfffffffffffffe34])) [1 w_c+0 S4 A32])
        (reg:SF 21 xmm0 [1327])) "../src/tqcalc.f":172 127 {*movsf_internal}
     (nil))
(insn 735 734 736 4 (set (reg:SF 22 xmm1 [1328])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -436 [0xfffffffffffffe4c])) [1 wsq_u0a+0 S4 A32])) "../src/tqcalc.f":173 127 {*movsf_internal}
     (nil))
(insn 736 735 737 4 (set (reg:SF 21 xmm0 [1329])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":173 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 737 736 738 4 (set (reg:SF 21 xmm0 [orig:287 _201 ] [287])
        (mult:SF (reg:SF 21 xmm0 [1329])
            (reg:SF 22 xmm1 [1328]))) "../src/tqcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 738 737 739 4 (set (reg:SF 21 xmm0 [1330])
        (div:SF (reg:SF 21 xmm0 [orig:287 _201 ] [287])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":173 805 {*fop_sf_1}
     (nil))
(insn 739 738 740 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -464 [0xfffffffffffffe30])) [1 w_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1330])) "../src/tqcalc.f":173 127 {*movsf_internal}
     (nil))
(insn 740 739 741 4 (set (reg:SF 22 xmm1 [1331])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -440 [0xfffffffffffffe48])) [1 wsq_u0t+0 S4 A32])) "../src/tqcalc.f":174 127 {*movsf_internal}
     (nil))
(insn 741 740 742 4 (set (reg:SF 21 xmm0 [1332])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":174 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 742 741 743 4 (set (reg:SF 21 xmm0 [orig:288 _202 ] [288])
        (mult:SF (reg:SF 21 xmm0 [1332])
            (reg:SF 22 xmm1 [1331]))) "../src/tqcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 743 742 744 4 (set (reg:SF 21 xmm0 [1333])
        (div:SF (reg:SF 21 xmm0 [orig:288 _202 ] [288])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":174 805 {*fop_sf_1}
     (nil))
(insn 744 743 745 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -468 [0xfffffffffffffe2c])) [1 w_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1333])) "../src/tqcalc.f":174 127 {*movsf_internal}
     (nil))
(insn 745 744 746 4 (set (reg/f:DI 0 ax [1334])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 88 [0x58])) [8 rho+0 S8 A64])) "../src/tqcalc.f":177 81 {*movdi_internal}
     (nil))
(insn 746 745 747 4 (set (reg:SF 22 xmm1 [orig:289 _203 ] [289])
        (mem:SF (reg/f:DI 0 ax [1334]) [1 *rho_1130(D)+0 S4 A32])) "../src/tqcalc.f":177 127 {*movsf_internal}
     (nil))
(insn 747 746 748 4 (set (reg:SI 0 ax [1335])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":177 82 {*movsi_internal}
     (nil))
(insn 748 747 749 4 (set (reg:DI 0 ax [orig:290 _204 ] [290])
        (sign_extend:DI (reg:SI 0 ax [1335]))) "../src/tqcalc.f":177 145 {*extendsidi2_rex64}
     (nil))
(insn 749 748 750 4 (parallel [
            (set (reg:DI 1 dx [orig:291 _205 ] [291])
                (plus:DI (reg:DI 0 ax [orig:290 _204 ] [290])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":177 218 {*adddi_1}
     (nil))
(insn 750 749 751 4 (set (reg/f:DI 0 ax [1336])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -736 [0xfffffffffffffd20])) [6 c+0 S8 A64])) "../src/tqcalc.f":177 81 {*movdi_internal}
     (nil))
(insn 751 750 752 4 (set (reg:SF 21 xmm0 [orig:292 _206 ] [292])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:291 _205 ] [291])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1336])) [1 *c_1068(D) S4 A32])) "../src/tqcalc.f":177 127 {*movsf_internal}
     (nil))
(insn 752 751 753 4 (set (reg:SF 21 xmm0 [orig:293 _207 ] [293])
        (mult:SF (reg:SF 21 xmm0 [orig:292 _206 ] [292])
            (reg:SF 22 xmm1 [orig:289 _203 ] [289]))) "../src/tqcalc.f":177 802 {*fop_sf_comm}
     (nil))
(insn 753 752 754 4 (set (reg:SF 21 xmm0 [orig:294 _208 ] [294])
        (mult:SF (reg:SF 21 xmm0 [orig:293 _207 ] [293])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":177 802 {*fop_sf_comm}
     (nil))
(insn 754 753 755 4 (set (reg/f:DI 0 ax [1337])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 96 [0x60])) [8 rmu+0 S8 A64])) "../src/tqcalc.f":177 81 {*movdi_internal}
     (nil))
(insn 755 754 756 4 (set (reg:SF 22 xmm1 [orig:295 _209 ] [295])
        (mem:SF (reg/f:DI 0 ax [1337]) [1 *rmu_1131(D)+0 S4 A32])) "../src/tqcalc.f":177 127 {*movsf_internal}
     (nil))
(insn 756 755 757 4 (set (reg:SF 21 xmm0 [orig:296 _210 ] [296])
        (div:SF (reg:SF 21 xmm0 [orig:294 _208 ] [294])
            (reg:SF 22 xmm1 [orig:295 _209 ] [295]))) "../src/tqcalc.f":177 805 {*fop_sf_1}
     (nil))
(insn 757 756 758 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -680 [0xfffffffffffffd58])) [1 re+0 S4 A64])
        (reg:SF 21 xmm0 [orig:296 _210 ] [296])) "../src/tqcalc.f":177 127 {*movsf_internal}
     (nil))
(insn 758 757 759 4 (set (reg/f:DI 0 ax [1338])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 88 [0x58])) [8 rho+0 S8 A64])) "../src/tqcalc.f":178 81 {*movdi_internal}
     (nil))
(insn 759 758 760 4 (set (reg:SF 22 xmm1 [orig:297 _211 ] [297])
        (mem:SF (reg/f:DI 0 ax [1338]) [1 *rho_1130(D)+0 S4 A32])) "../src/tqcalc.f":178 127 {*movsf_internal}
     (nil))
(insn 760 759 761 4 (set (reg:SI 0 ax [1339])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":178 82 {*movsi_internal}
     (nil))
(insn 761 760 762 4 (set (reg:DI 0 ax [orig:298 _212 ] [298])
        (sign_extend:DI (reg:SI 0 ax [1339]))) "../src/tqcalc.f":178 145 {*extendsidi2_rex64}
     (nil))
(insn 762 761 763 4 (parallel [
            (set (reg:DI 1 dx [orig:299 _213 ] [299])
                (plus:DI (reg:DI 0 ax [orig:298 _212 ] [298])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":178 218 {*adddi_1}
     (nil))
(insn 763 762 764 4 (set (reg/f:DI 0 ax [1340])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -736 [0xfffffffffffffd20])) [6 c+0 S8 A64])) "../src/tqcalc.f":178 81 {*movdi_internal}
     (nil))
(insn 764 763 765 4 (set (reg:SF 21 xmm0 [orig:300 _214 ] [300])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:299 _213 ] [299])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1340])) [1 *c_1068(D) S4 A32])) "../src/tqcalc.f":178 127 {*movsf_internal}
     (nil))
(insn 765 764 766 4 (set (reg:SF 21 xmm0 [orig:301 _215 ] [301])
        (mult:SF (reg:SF 21 xmm0 [orig:300 _214 ] [300])
            (reg:SF 22 xmm1 [orig:297 _211 ] [297]))) "../src/tqcalc.f":178 802 {*fop_sf_comm}
     (nil))
(insn 766 765 767 4 (set (reg:SF 21 xmm0 [orig:302 _216 ] [302])
        (mult:SF (reg:SF 21 xmm0 [orig:301 _215 ] [301])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -448 [0xfffffffffffffe40])) [1 w_vel+0 S4 A32]))) "../src/tqcalc.f":178 802 {*fop_sf_comm}
     (nil))
(insn 767 766 768 4 (set (reg/f:DI 0 ax [1341])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 96 [0x60])) [8 rmu+0 S8 A64])) "../src/tqcalc.f":178 81 {*movdi_internal}
     (nil))
(insn 768 767 769 4 (set (reg:SF 22 xmm1 [orig:303 _217 ] [303])
        (mem:SF (reg/f:DI 0 ax [1341]) [1 *rmu_1131(D)+0 S4 A32])) "../src/tqcalc.f":178 127 {*movsf_internal}
     (nil))
(insn 769 768 770 4 (set (reg:SF 21 xmm0 [1342])
        (div:SF (reg:SF 21 xmm0 [orig:302 _216 ] [302])
            (reg:SF 22 xmm1 [orig:303 _217 ] [303]))) "../src/tqcalc.f":178 805 {*fop_sf_1}
     (nil))
(insn 770 769 771 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -472 [0xfffffffffffffe28])) [1 re_vel+0 S4 A32])
        (reg:SF 21 xmm0 [1342])) "../src/tqcalc.f":178 127 {*movsf_internal}
     (nil))
(insn 771 770 772 4 (set (reg/f:DI 0 ax [1343])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 88 [0x58])) [8 rho+0 S8 A64])) "../src/tqcalc.f":179 81 {*movdi_internal}
     (nil))
(insn 772 771 773 4 (set (reg:SF 22 xmm1 [orig:304 _218 ] [304])
        (mem:SF (reg/f:DI 0 ax [1343]) [1 *rho_1130(D)+0 S4 A32])) "../src/tqcalc.f":179 127 {*movsf_internal}
     (nil))
(insn 773 772 774 4 (set (reg:SI 0 ax [1344])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":179 82 {*movsi_internal}
     (nil))
(insn 774 773 775 4 (set (reg:DI 0 ax [orig:305 _219 ] [305])
        (sign_extend:DI (reg:SI 0 ax [1344]))) "../src/tqcalc.f":179 145 {*extendsidi2_rex64}
     (nil))
(insn 775 774 776 4 (parallel [
            (set (reg:DI 1 dx [orig:306 _220 ] [306])
                (plus:DI (reg:DI 0 ax [orig:305 _219 ] [305])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":179 218 {*adddi_1}
     (nil))
(insn 776 775 777 4 (set (reg/f:DI 0 ax [1345])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -736 [0xfffffffffffffd20])) [6 c+0 S8 A64])) "../src/tqcalc.f":179 81 {*movdi_internal}
     (nil))
(insn 777 776 778 4 (set (reg:SF 21 xmm0 [orig:307 _221 ] [307])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:306 _220 ] [306])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1345])) [1 *c_1068(D) S4 A32])) "../src/tqcalc.f":179 127 {*movsf_internal}
     (nil))
(insn 778 777 779 4 (set (reg:SF 21 xmm0 [orig:308 _222 ] [308])
        (mult:SF (reg:SF 21 xmm0 [orig:307 _221 ] [307])
            (reg:SF 22 xmm1 [orig:304 _218 ] [304]))) "../src/tqcalc.f":179 802 {*fop_sf_comm}
     (nil))
(insn 779 778 780 4 (set (reg:SF 21 xmm0 [orig:309 _223 ] [309])
        (mult:SF (reg:SF 21 xmm0 [orig:308 _222 ] [308])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -452 [0xfffffffffffffe3c])) [1 w_omg+0 S4 A32]))) "../src/tqcalc.f":179 802 {*fop_sf_comm}
     (nil))
(insn 780 779 781 4 (set (reg/f:DI 0 ax [1346])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 96 [0x60])) [8 rmu+0 S8 A64])) "../src/tqcalc.f":179 81 {*movdi_internal}
     (nil))
(insn 781 780 782 4 (set (reg:SF 22 xmm1 [orig:310 _224 ] [310])
        (mem:SF (reg/f:DI 0 ax [1346]) [1 *rmu_1131(D)+0 S4 A32])) "../src/tqcalc.f":179 127 {*movsf_internal}
     (nil))
(insn 782 781 783 4 (set (reg:SF 21 xmm0 [1347])
        (div:SF (reg:SF 21 xmm0 [orig:309 _223 ] [309])
            (reg:SF 22 xmm1 [orig:310 _224 ] [310]))) "../src/tqcalc.f":179 805 {*fop_sf_1}
     (nil))
(insn 783 782 784 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -476 [0xfffffffffffffe24])) [1 re_omg+0 S4 A32])
        (reg:SF 21 xmm0 [1347])) "../src/tqcalc.f":179 127 {*movsf_internal}
     (nil))
(insn 784 783 785 4 (set (reg/f:DI 0 ax [1348])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 88 [0x58])) [8 rho+0 S8 A64])) "../src/tqcalc.f":180 81 {*movdi_internal}
     (nil))
(insn 785 784 786 4 (set (reg:SF 22 xmm1 [orig:311 _225 ] [311])
        (mem:SF (reg/f:DI 0 ax [1348]) [1 *rho_1130(D)+0 S4 A32])) "../src/tqcalc.f":180 127 {*movsf_internal}
     (nil))
(insn 786 785 787 4 (set (reg:SI 0 ax [1349])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":180 82 {*movsi_internal}
     (nil))
(insn 787 786 788 4 (set (reg:DI 0 ax [orig:312 _226 ] [312])
        (sign_extend:DI (reg:SI 0 ax [1349]))) "../src/tqcalc.f":180 145 {*extendsidi2_rex64}
     (nil))
(insn 788 787 789 4 (parallel [
            (set (reg:DI 1 dx [orig:313 _227 ] [313])
                (plus:DI (reg:DI 0 ax [orig:312 _226 ] [312])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":180 218 {*adddi_1}
     (nil))
(insn 789 788 790 4 (set (reg/f:DI 0 ax [1350])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -736 [0xfffffffffffffd20])) [6 c+0 S8 A64])) "../src/tqcalc.f":180 81 {*movdi_internal}
     (nil))
(insn 790 789 791 4 (set (reg:SF 21 xmm0 [orig:314 _228 ] [314])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:313 _227 ] [313])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1350])) [1 *c_1068(D) S4 A32])) "../src/tqcalc.f":180 127 {*movsf_internal}
     (nil))
(insn 791 790 792 4 (set (reg:SF 21 xmm0 [orig:315 _229 ] [315])
        (mult:SF (reg:SF 21 xmm0 [orig:314 _228 ] [314])
            (reg:SF 22 xmm1 [orig:311 _225 ] [311]))) "../src/tqcalc.f":180 802 {*fop_sf_comm}
     (nil))
(insn 792 791 793 4 (set (reg:SF 21 xmm0 [orig:316 _230 ] [316])
        (mult:SF (reg:SF 21 xmm0 [orig:315 _229 ] [315])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -456 [0xfffffffffffffe38])) [1 w_b+0 S4 A32]))) "../src/tqcalc.f":180 802 {*fop_sf_comm}
     (nil))
(insn 793 792 794 4 (set (reg/f:DI 0 ax [1351])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 96 [0x60])) [8 rmu+0 S8 A64])) "../src/tqcalc.f":180 81 {*movdi_internal}
     (nil))
(insn 794 793 795 4 (set (reg:SF 22 xmm1 [orig:317 _231 ] [317])
        (mem:SF (reg/f:DI 0 ax [1351]) [1 *rmu_1131(D)+0 S4 A32])) "../src/tqcalc.f":180 127 {*movsf_internal}
     (nil))
(insn 795 794 796 4 (set (reg:SF 21 xmm0 [1352])
        (div:SF (reg:SF 21 xmm0 [orig:316 _230 ] [316])
            (reg:SF 22 xmm1 [orig:317 _231 ] [317]))) "../src/tqcalc.f":180 805 {*fop_sf_1}
     (nil))
(insn 796 795 797 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -480 [0xfffffffffffffe20])) [1 re_b+0 S4 A32])
        (reg:SF 21 xmm0 [1352])) "../src/tqcalc.f":180 127 {*movsf_internal}
     (nil))
(insn 797 796 798 4 (set (reg/f:DI 0 ax [1353])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 88 [0x58])) [8 rho+0 S8 A64])) "../src/tqcalc.f":182 81 {*movdi_internal}
     (nil))
(insn 798 797 799 4 (set (reg:SF 22 xmm1 [orig:318 _232 ] [318])
        (mem:SF (reg/f:DI 0 ax [1353]) [1 *rho_1130(D)+0 S4 A32])) "../src/tqcalc.f":182 127 {*movsf_internal}
     (nil))
(insn 799 798 800 4 (set (reg:SI 0 ax [1354])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":182 82 {*movsi_internal}
     (nil))
(insn 800 799 801 4 (set (reg:DI 0 ax [orig:319 _233 ] [319])
        (sign_extend:DI (reg:SI 0 ax [1354]))) "../src/tqcalc.f":182 145 {*extendsidi2_rex64}
     (nil))
(insn 801 800 802 4 (parallel [
            (set (reg:DI 1 dx [orig:320 _234 ] [320])
                (plus:DI (reg:DI 0 ax [orig:319 _233 ] [319])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":182 218 {*adddi_1}
     (nil))
(insn 802 801 803 4 (set (reg/f:DI 0 ax [1355])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -736 [0xfffffffffffffd20])) [6 c+0 S8 A64])) "../src/tqcalc.f":182 81 {*movdi_internal}
     (nil))
(insn 803 802 804 4 (set (reg:SF 21 xmm0 [orig:321 _235 ] [321])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:320 _234 ] [320])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1355])) [1 *c_1068(D) S4 A32])) "../src/tqcalc.f":182 127 {*movsf_internal}
     (nil))
(insn 804 803 805 4 (set (reg:SF 21 xmm0 [orig:322 _236 ] [322])
        (mult:SF (reg:SF 21 xmm0 [orig:321 _235 ] [321])
            (reg:SF 22 xmm1 [orig:318 _232 ] [318]))) "../src/tqcalc.f":182 802 {*fop_sf_comm}
     (nil))
(insn 805 804 806 4 (set (reg:SF 21 xmm0 [orig:323 _237 ] [323])
        (mult:SF (reg:SF 21 xmm0 [orig:322 _236 ] [322])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -460 [0xfffffffffffffe34])) [1 w_c+0 S4 A32]))) "../src/tqcalc.f":182 802 {*fop_sf_comm}
     (nil))
(insn 806 805 807 4 (set (reg/f:DI 0 ax [1356])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 96 [0x60])) [8 rmu+0 S8 A64])) "../src/tqcalc.f":182 81 {*movdi_internal}
     (nil))
(insn 807 806 808 4 (set (reg:SF 22 xmm1 [orig:324 _238 ] [324])
        (mem:SF (reg/f:DI 0 ax [1356]) [1 *rmu_1131(D)+0 S4 A32])) "../src/tqcalc.f":182 127 {*movsf_internal}
     (nil))
(insn 808 807 2007 4 (set (reg:SF 21 xmm0 [orig:323 _237 ] [323])
        (div:SF (reg:SF 21 xmm0 [orig:323 _237 ] [323])
            (reg:SF 22 xmm1 [orig:324 _238 ] [324]))) "../src/tqcalc.f":182 805 {*fop_sf_1}
     (nil))
(insn 2007 808 809 4 (set (reg:SF 22 xmm1 [orig:325 _239 ] [325])
        (reg:SF 21 xmm0 [orig:323 _237 ] [323])) "../src/tqcalc.f":182 127 {*movsf_internal}
     (nil))
(insn 809 2007 810 4 (set (reg/f:DI 0 ax [1357])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 88 [0x58])) [8 rho+0 S8 A64])) "../src/tqcalc.f":182 81 {*movdi_internal}
     (nil))
(insn 810 809 811 4 (set (reg:SF 21 xmm0 [orig:326 _240 ] [326])
        (mem:SF (reg/f:DI 0 ax [1357]) [1 *rho_1130(D)+0 S4 A32])) "../src/tqcalc.f":182 127 {*movsf_internal}
     (nil))
(insn 811 810 812 4 (set (reg:SF 21 xmm0 [orig:327 _241 ] [327])
        (mult:SF (reg:SF 21 xmm0 [orig:326 _240 ] [326])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":182 802 {*fop_sf_comm}
     (nil))
(insn 812 811 813 4 (set (reg/f:DI 0 ax [1358])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 96 [0x60])) [8 rmu+0 S8 A64])) "../src/tqcalc.f":182 81 {*movdi_internal}
     (nil))
(insn 813 812 814 4 (set (reg:SF 23 xmm2 [orig:328 _242 ] [328])
        (mem:SF (reg/f:DI 0 ax [1358]) [1 *rmu_1131(D)+0 S4 A32])) "../src/tqcalc.f":182 127 {*movsf_internal}
     (nil))
(insn 814 813 815 4 (set (reg:SF 21 xmm0 [orig:329 _243 ] [329])
        (div:SF (reg:SF 21 xmm0 [orig:327 _241 ] [327])
            (reg:SF 23 xmm2 [orig:328 _242 ] [328]))) "../src/tqcalc.f":182 805 {*fop_sf_1}
     (nil))
(insn 815 814 816 4 (set (reg:SF 21 xmm0 [1359])
        (plus:SF (reg:SF 21 xmm0 [orig:329 _243 ] [329])
            (reg:SF 22 xmm1 [orig:325 _239 ] [325]))) "../src/tqcalc.f":182 802 {*fop_sf_comm}
     (nil))
(insn 816 815 817 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -484 [0xfffffffffffffe1c])) [1 re_c+0 S4 A32])
        (reg:SF 21 xmm0 [1359])) "../src/tqcalc.f":182 127 {*movsf_internal}
     (nil))
(insn 817 816 818 4 (set (reg/f:DI 0 ax [1360])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 88 [0x58])) [8 rho+0 S8 A64])) "../src/tqcalc.f":183 81 {*movdi_internal}
     (nil))
(insn 818 817 819 4 (set (reg:SF 22 xmm1 [orig:330 _244 ] [330])
        (mem:SF (reg/f:DI 0 ax [1360]) [1 *rho_1130(D)+0 S4 A32])) "../src/tqcalc.f":183 127 {*movsf_internal}
     (nil))
(insn 819 818 820 4 (set (reg:SI 0 ax [1361])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":183 82 {*movsi_internal}
     (nil))
(insn 820 819 821 4 (set (reg:DI 0 ax [orig:331 _245 ] [331])
        (sign_extend:DI (reg:SI 0 ax [1361]))) "../src/tqcalc.f":183 145 {*extendsidi2_rex64}
     (nil))
(insn 821 820 822 4 (parallel [
            (set (reg:DI 1 dx [orig:332 _246 ] [332])
                (plus:DI (reg:DI 0 ax [orig:331 _245 ] [331])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":183 218 {*adddi_1}
     (nil))
(insn 822 821 823 4 (set (reg/f:DI 0 ax [1362])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -736 [0xfffffffffffffd20])) [6 c+0 S8 A64])) "../src/tqcalc.f":183 81 {*movdi_internal}
     (nil))
(insn 823 822 824 4 (set (reg:SF 21 xmm0 [orig:333 _247 ] [333])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:332 _246 ] [332])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1362])) [1 *c_1068(D) S4 A32])) "../src/tqcalc.f":183 127 {*movsf_internal}
     (nil))
(insn 824 823 825 4 (set (reg:SF 21 xmm0 [orig:334 _248 ] [334])
        (mult:SF (reg:SF 21 xmm0 [orig:333 _247 ] [333])
            (reg:SF 22 xmm1 [orig:330 _244 ] [330]))) "../src/tqcalc.f":183 802 {*fop_sf_comm}
     (nil))
(insn 825 824 826 4 (set (reg:SF 21 xmm0 [orig:335 _249 ] [335])
        (mult:SF (reg:SF 21 xmm0 [orig:334 _248 ] [334])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -464 [0xfffffffffffffe30])) [1 w_u0a+0 S4 A32]))) "../src/tqcalc.f":183 802 {*fop_sf_comm}
     (nil))
(insn 826 825 827 4 (set (reg/f:DI 0 ax [1363])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 96 [0x60])) [8 rmu+0 S8 A64])) "../src/tqcalc.f":183 81 {*movdi_internal}
     (nil))
(insn 827 826 828 4 (set (reg:SF 22 xmm1 [orig:336 _250 ] [336])
        (mem:SF (reg/f:DI 0 ax [1363]) [1 *rmu_1131(D)+0 S4 A32])) "../src/tqcalc.f":183 127 {*movsf_internal}
     (nil))
(insn 828 827 829 4 (set (reg:SF 21 xmm0 [1364])
        (div:SF (reg:SF 21 xmm0 [orig:335 _249 ] [335])
            (reg:SF 22 xmm1 [orig:336 _250 ] [336]))) "../src/tqcalc.f":183 805 {*fop_sf_1}
     (nil))
(insn 829 828 830 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -488 [0xfffffffffffffe18])) [1 re_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1364])) "../src/tqcalc.f":183 127 {*movsf_internal}
     (nil))
(insn 830 829 831 4 (set (reg/f:DI 0 ax [1365])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 88 [0x58])) [8 rho+0 S8 A64])) "../src/tqcalc.f":184 81 {*movdi_internal}
     (nil))
(insn 831 830 832 4 (set (reg:SF 22 xmm1 [orig:337 _251 ] [337])
        (mem:SF (reg/f:DI 0 ax [1365]) [1 *rho_1130(D)+0 S4 A32])) "../src/tqcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 832 831 833 4 (set (reg:SI 0 ax [1366])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":184 82 {*movsi_internal}
     (nil))
(insn 833 832 834 4 (set (reg:DI 0 ax [orig:338 _252 ] [338])
        (sign_extend:DI (reg:SI 0 ax [1366]))) "../src/tqcalc.f":184 145 {*extendsidi2_rex64}
     (nil))
(insn 834 833 835 4 (parallel [
            (set (reg:DI 1 dx [orig:339 _253 ] [339])
                (plus:DI (reg:DI 0 ax [orig:338 _252 ] [338])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":184 218 {*adddi_1}
     (nil))
(insn 835 834 836 4 (set (reg/f:DI 0 ax [1367])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -736 [0xfffffffffffffd20])) [6 c+0 S8 A64])) "../src/tqcalc.f":184 81 {*movdi_internal}
     (nil))
(insn 836 835 837 4 (set (reg:SF 21 xmm0 [orig:340 _254 ] [340])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:339 _253 ] [339])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1367])) [1 *c_1068(D) S4 A32])) "../src/tqcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 837 836 838 4 (set (reg:SF 21 xmm0 [orig:341 _255 ] [341])
        (mult:SF (reg:SF 21 xmm0 [orig:340 _254 ] [340])
            (reg:SF 22 xmm1 [orig:337 _251 ] [337]))) "../src/tqcalc.f":184 802 {*fop_sf_comm}
     (nil))
(insn 838 837 839 4 (set (reg:SF 21 xmm0 [orig:342 _256 ] [342])
        (mult:SF (reg:SF 21 xmm0 [orig:341 _255 ] [341])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -468 [0xfffffffffffffe2c])) [1 w_u0t+0 S4 A32]))) "../src/tqcalc.f":184 802 {*fop_sf_comm}
     (nil))
(insn 839 838 840 4 (set (reg/f:DI 0 ax [1368])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 96 [0x60])) [8 rmu+0 S8 A64])) "../src/tqcalc.f":184 81 {*movdi_internal}
     (nil))
(insn 840 839 841 4 (set (reg:SF 22 xmm1 [orig:343 _257 ] [343])
        (mem:SF (reg/f:DI 0 ax [1368]) [1 *rmu_1131(D)+0 S4 A32])) "../src/tqcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 841 840 842 4 (set (reg:SF 21 xmm0 [1369])
        (div:SF (reg:SF 21 xmm0 [orig:342 _256 ] [342])
            (reg:SF 22 xmm1 [orig:343 _257 ] [343]))) "../src/tqcalc.f":184 805 {*fop_sf_1}
     (nil))
(insn 842 841 843 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -492 [0xfffffffffffffe14])) [1 re_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1369])) "../src/tqcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 843 842 844 4 (set (reg/f:DI 0 ax [1370])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 104 [0x68])) [8 vso+0 S8 A64])) "../src/tqcalc.f":187 81 {*movdi_internal}
     (nil))
(insn 844 843 845 4 (set (reg:SF 21 xmm0 [orig:1091 _1139 ] [1091])
        (mem:SF (reg/f:DI 0 ax [1370]) [1 *vso_1073(D)+0 S4 A32])) "../src/tqcalc.f":187 127 {*movsf_internal}
     (nil))
(insn 845 844 846 4 (set (reg:SF 21 xmm0 [orig:1092 _1140 ] [1092])
        (mult:SF (reg:SF 21 xmm0 [orig:1091 _1139 ] [1091])
            (reg:SF 21 xmm0 [orig:1091 _1139 ] [1091]))) "../src/tqcalc.f":187 802 {*fop_sf_comm}
     (nil))
(insn 846 845 847 4 (set (reg:SF 22 xmm1 [1372])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -416 [0xfffffffffffffe60])) [1 wsq+0 S4 A32])) "../src/tqcalc.f":187 127 {*movsf_internal}
     (nil))
(insn 847 846 2009 4 (set (reg:SF 22 xmm1 [1372])
        (div:SF (reg:SF 22 xmm1 [1372])
            (reg:SF 21 xmm0 [orig:1092 _1140 ] [1092]))) "../src/tqcalc.f":187 805 {*fop_sf_1}
     (nil))
(insn 2009 847 848 4 (set (reg:SF 21 xmm0 [1371])
        (reg:SF 22 xmm1 [1372])) "../src/tqcalc.f":187 127 {*movsf_internal}
     (nil))
(insn 848 2009 849 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [1 msq+0 S4 A32])
        (reg:SF 21 xmm0 [1371])) "../src/tqcalc.f":187 127 {*movsf_internal}
     (nil))
(insn 849 848 850 4 (set (reg/f:DI 0 ax [1373])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 104 [0x68])) [8 vso+0 S8 A64])) "../src/tqcalc.f":188 81 {*movdi_internal}
     (nil))
(insn 850 849 851 4 (set (reg:SF 21 xmm0 [orig:1093 _1142 ] [1093])
        (mem:SF (reg/f:DI 0 ax [1373]) [1 *vso_1073(D)+0 S4 A32])) "../src/tqcalc.f":188 127 {*movsf_internal}
     (nil))
(insn 851 850 852 4 (set (reg:SF 21 xmm0 [orig:1094 _1143 ] [1094])
        (mult:SF (reg:SF 21 xmm0 [orig:1093 _1142 ] [1093])
            (reg:SF 21 xmm0 [orig:1093 _1142 ] [1093]))) "../src/tqcalc.f":188 802 {*fop_sf_comm}
     (nil))
(insn 852 851 853 4 (set (reg:SF 22 xmm1 [1375])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -420 [0xfffffffffffffe5c])) [1 wsq_vel+0 S4 A32])) "../src/tqcalc.f":188 127 {*movsf_internal}
     (nil))
(insn 853 852 2011 4 (set (reg:SF 22 xmm1 [1375])
        (div:SF (reg:SF 22 xmm1 [1375])
            (reg:SF 21 xmm0 [orig:1094 _1143 ] [1094]))) "../src/tqcalc.f":188 805 {*fop_sf_1}
     (nil))
(insn 2011 853 854 4 (set (reg:SF 21 xmm0 [1374])
        (reg:SF 22 xmm1 [1375])) "../src/tqcalc.f":188 127 {*movsf_internal}
     (nil))
(insn 854 2011 855 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [1 msq_vel+0 S4 A32])
        (reg:SF 21 xmm0 [1374])) "../src/tqcalc.f":188 127 {*movsf_internal}
     (nil))
(insn 855 854 856 4 (set (reg/f:DI 0 ax [1376])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 104 [0x68])) [8 vso+0 S8 A64])) "../src/tqcalc.f":189 81 {*movdi_internal}
     (nil))
(insn 856 855 857 4 (set (reg:SF 21 xmm0 [orig:1095 _1145 ] [1095])
        (mem:SF (reg/f:DI 0 ax [1376]) [1 *vso_1073(D)+0 S4 A32])) "../src/tqcalc.f":189 127 {*movsf_internal}
     (nil))
(insn 857 856 858 4 (set (reg:SF 21 xmm0 [orig:1096 _1146 ] [1096])
        (mult:SF (reg:SF 21 xmm0 [orig:1095 _1145 ] [1095])
            (reg:SF 21 xmm0 [orig:1095 _1145 ] [1095]))) "../src/tqcalc.f":189 802 {*fop_sf_comm}
     (nil))
(insn 858 857 859 4 (set (reg:SF 22 xmm1 [1378])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -424 [0xfffffffffffffe58])) [1 wsq_omg+0 S4 A32])) "../src/tqcalc.f":189 127 {*movsf_internal}
     (nil))
(insn 859 858 2013 4 (set (reg:SF 22 xmm1 [1378])
        (div:SF (reg:SF 22 xmm1 [1378])
            (reg:SF 21 xmm0 [orig:1096 _1146 ] [1096]))) "../src/tqcalc.f":189 805 {*fop_sf_1}
     (nil))
(insn 2013 859 860 4 (set (reg:SF 21 xmm0 [1377])
        (reg:SF 22 xmm1 [1378])) "../src/tqcalc.f":189 127 {*movsf_internal}
     (nil))
(insn 860 2013 861 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [1 msq_omg+0 S4 A32])
        (reg:SF 21 xmm0 [1377])) "../src/tqcalc.f":189 127 {*movsf_internal}
     (nil))
(insn 861 860 862 4 (set (reg/f:DI 0 ax [1379])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 104 [0x68])) [8 vso+0 S8 A64])) "../src/tqcalc.f":190 81 {*movdi_internal}
     (nil))
(insn 862 861 863 4 (set (reg:SF 21 xmm0 [orig:1097 _1148 ] [1097])
        (mem:SF (reg/f:DI 0 ax [1379]) [1 *vso_1073(D)+0 S4 A32])) "../src/tqcalc.f":190 127 {*movsf_internal}
     (nil))
(insn 863 862 864 4 (set (reg:SF 21 xmm0 [orig:1098 _1149 ] [1098])
        (mult:SF (reg:SF 21 xmm0 [orig:1097 _1148 ] [1097])
            (reg:SF 21 xmm0 [orig:1097 _1148 ] [1097]))) "../src/tqcalc.f":190 802 {*fop_sf_comm}
     (nil))
(insn 864 863 865 4 (set (reg:SF 22 xmm1 [1381])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -428 [0xfffffffffffffe54])) [1 wsq_b+0 S4 A32])) "../src/tqcalc.f":190 127 {*movsf_internal}
     (nil))
(insn 865 864 2015 4 (set (reg:SF 22 xmm1 [1381])
        (div:SF (reg:SF 22 xmm1 [1381])
            (reg:SF 21 xmm0 [orig:1098 _1149 ] [1098]))) "../src/tqcalc.f":190 805 {*fop_sf_1}
     (nil))
(insn 2015 865 866 4 (set (reg:SF 21 xmm0 [1380])
        (reg:SF 22 xmm1 [1381])) "../src/tqcalc.f":190 127 {*movsf_internal}
     (nil))
(insn 866 2015 867 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [1 msq_b+0 S4 A32])
        (reg:SF 21 xmm0 [1380])) "../src/tqcalc.f":190 127 {*movsf_internal}
     (nil))
(insn 867 866 868 4 (set (reg/f:DI 0 ax [1382])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 104 [0x68])) [8 vso+0 S8 A64])) "../src/tqcalc.f":191 81 {*movdi_internal}
     (nil))
(insn 868 867 869 4 (set (reg:SF 21 xmm0 [orig:1099 _1151 ] [1099])
        (mem:SF (reg/f:DI 0 ax [1382]) [1 *vso_1073(D)+0 S4 A32])) "../src/tqcalc.f":191 127 {*movsf_internal}
     (nil))
(insn 869 868 870 4 (set (reg:SF 21 xmm0 [orig:1100 _1152 ] [1100])
        (mult:SF (reg:SF 21 xmm0 [orig:1099 _1151 ] [1099])
            (reg:SF 21 xmm0 [orig:1099 _1151 ] [1099]))) "../src/tqcalc.f":191 802 {*fop_sf_comm}
     (nil))
(insn 870 869 871 4 (set (reg:SF 22 xmm1 [1384])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -432 [0xfffffffffffffe50])) [1 wsq_c+0 S4 A32])) "../src/tqcalc.f":191 127 {*movsf_internal}
     (nil))
(insn 871 870 2017 4 (set (reg:SF 22 xmm1 [1384])
        (div:SF (reg:SF 22 xmm1 [1384])
            (reg:SF 21 xmm0 [orig:1100 _1152 ] [1100]))) "../src/tqcalc.f":191 805 {*fop_sf_1}
     (nil))
(insn 2017 871 872 4 (set (reg:SF 21 xmm0 [1383])
        (reg:SF 22 xmm1 [1384])) "../src/tqcalc.f":191 127 {*movsf_internal}
     (nil))
(insn 872 2017 873 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [1 msq_c+0 S4 A32])
        (reg:SF 21 xmm0 [1383])) "../src/tqcalc.f":191 127 {*movsf_internal}
     (nil))
(insn 873 872 874 4 (set (reg/f:DI 0 ax [1385])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 104 [0x68])) [8 vso+0 S8 A64])) "../src/tqcalc.f":192 81 {*movdi_internal}
     (nil))
(insn 874 873 875 4 (set (reg:SF 21 xmm0 [orig:1101 _1154 ] [1101])
        (mem:SF (reg/f:DI 0 ax [1385]) [1 *vso_1073(D)+0 S4 A32])) "../src/tqcalc.f":192 127 {*movsf_internal}
     (nil))
(insn 875 874 876 4 (set (reg:SF 21 xmm0 [orig:1102 _1155 ] [1102])
        (mult:SF (reg:SF 21 xmm0 [orig:1101 _1154 ] [1101])
            (reg:SF 21 xmm0 [orig:1101 _1154 ] [1101]))) "../src/tqcalc.f":192 802 {*fop_sf_comm}
     (nil))
(insn 876 875 877 4 (set (reg:SF 22 xmm1 [1387])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -436 [0xfffffffffffffe4c])) [1 wsq_u0a+0 S4 A32])) "../src/tqcalc.f":192 127 {*movsf_internal}
     (nil))
(insn 877 876 2019 4 (set (reg:SF 22 xmm1 [1387])
        (div:SF (reg:SF 22 xmm1 [1387])
            (reg:SF 21 xmm0 [orig:1102 _1155 ] [1102]))) "../src/tqcalc.f":192 805 {*fop_sf_1}
     (nil))
(insn 2019 877 878 4 (set (reg:SF 21 xmm0 [1386])
        (reg:SF 22 xmm1 [1387])) "../src/tqcalc.f":192 127 {*movsf_internal}
     (nil))
(insn 878 2019 879 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [1 msq_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1386])) "../src/tqcalc.f":192 127 {*movsf_internal}
     (nil))
(insn 879 878 880 4 (set (reg/f:DI 0 ax [1388])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 104 [0x68])) [8 vso+0 S8 A64])) "../src/tqcalc.f":193 81 {*movdi_internal}
     (nil))
(insn 880 879 881 4 (set (reg:SF 21 xmm0 [orig:1103 _1157 ] [1103])
        (mem:SF (reg/f:DI 0 ax [1388]) [1 *vso_1073(D)+0 S4 A32])) "../src/tqcalc.f":193 127 {*movsf_internal}
     (nil))
(insn 881 880 882 4 (set (reg:SF 21 xmm0 [orig:1104 _1158 ] [1104])
        (mult:SF (reg:SF 21 xmm0 [orig:1103 _1157 ] [1103])
            (reg:SF 21 xmm0 [orig:1103 _1157 ] [1103]))) "../src/tqcalc.f":193 802 {*fop_sf_comm}
     (nil))
(insn 882 881 883 4 (set (reg:SF 22 xmm1 [1390])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -440 [0xfffffffffffffe48])) [1 wsq_u0t+0 S4 A32])) "../src/tqcalc.f":193 127 {*movsf_internal}
     (nil))
(insn 883 882 2021 4 (set (reg:SF 22 xmm1 [1390])
        (div:SF (reg:SF 22 xmm1 [1390])
            (reg:SF 21 xmm0 [orig:1104 _1158 ] [1104]))) "../src/tqcalc.f":193 805 {*fop_sf_1}
     (nil))
(insn 2021 883 884 4 (set (reg:SF 21 xmm0 [1389])
        (reg:SF 22 xmm1 [1390])) "../src/tqcalc.f":193 127 {*movsf_internal}
     (nil))
(insn 884 2021 885 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -92 [0xffffffffffffffa4])) [1 msq_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1389])) "../src/tqcalc.f":193 127 {*movsf_internal}
     (nil))
(insn 885 884 886 4 (set (reg:SF 22 xmm1 [orig:344 msqmax.114_258 ] [344])
        (mem/c:SF (symbol_ref:DI ("msqmax.3686") [flags 0x1c02]  <var_decl 0x1427fda20 msqmax>) [1 msqmax+0 S4 A32])) "../src/tqcalc.f":194 127 {*movsf_internal}
     (nil))
(insn 886 885 887 4 (set (reg:SF 21 xmm0 [1391])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [1 msq+0 S4 A32])) "../src/tqcalc.f":194 127 {*movsf_internal}
     (nil))
(insn 887 886 888 4 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [1391])
            (reg:SF 22 xmm1 [orig:344 msqmax.114_258 ] [344]))) "../src/tqcalc.f":194 51 {*cmpiusf}
     (nil))
(jump_insn 888 887 892 4 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 907)
            (pc))) "../src/tqcalc.f":194 617 {*jcc_1}
     (nil)
 -> 907)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 1392 1393 1394 1395 1396 1397 1398
(note 892 888 893 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 893 892 894 5 (set (reg:SF 21 xmm0 [1392])
        (mem/c:SF (symbol_ref:DI ("msqmax.3686") [flags 0x1c02]  <var_decl 0x1427fda20 msqmax>) [1 msqmax+0 S4 A32])) "../src/tqcalc.f":195 127 {*movsf_internal}
     (nil))
(insn 894 893 895 5 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [1 msq+0 S4 A32])
        (reg:SF 21 xmm0 [1392])) "../src/tqcalc.f":195 127 {*movsf_internal}
     (nil))
(insn 895 894 896 5 (set (reg:SF 21 xmm0 [1393])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":196 127 {*movsf_internal}
     (nil))
(insn 896 895 897 5 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [1 msq_vel+0 S4 A32])
        (reg:SF 21 xmm0 [1393])) "../src/tqcalc.f":196 127 {*movsf_internal}
     (nil))
(insn 897 896 898 5 (set (reg:SF 21 xmm0 [1394])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":197 127 {*movsf_internal}
     (nil))
(insn 898 897 899 5 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [1 msq_omg+0 S4 A32])
        (reg:SF 21 xmm0 [1394])) "../src/tqcalc.f":197 127 {*movsf_internal}
     (nil))
(insn 899 898 900 5 (set (reg:SF 21 xmm0 [1395])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":198 127 {*movsf_internal}
     (nil))
(insn 900 899 901 5 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [1 msq_b+0 S4 A32])
        (reg:SF 21 xmm0 [1395])) "../src/tqcalc.f":198 127 {*movsf_internal}
     (nil))
(insn 901 900 902 5 (set (reg:SF 21 xmm0 [1396])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":199 127 {*movsf_internal}
     (nil))
(insn 902 901 903 5 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [1 msq_c+0 S4 A32])
        (reg:SF 21 xmm0 [1396])) "../src/tqcalc.f":199 127 {*movsf_internal}
     (nil))
(insn 903 902 904 5 (set (reg:SF 21 xmm0 [1397])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":200 127 {*movsf_internal}
     (nil))
(insn 904 903 905 5 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [1 msq_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1397])) "../src/tqcalc.f":200 127 {*movsf_internal}
     (nil))
(insn 905 904 906 5 (set (reg:SF 21 xmm0 [1398])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC0") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":201 127 {*movsf_internal}
     (nil))
(insn 906 905 907 5 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -92 [0xffffffffffffffa4])) [1 msq_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1398])) "../src/tqcalc.f":201 127 {*movsf_internal}
     (nil))
;;  succ:       6 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;;              4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 345 346 347 348 349 350 351 352 353 960 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418
(code_label 907 906 908 6 3 (nil) [1 uses])
(note 908 907 909 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 909 908 910 6 (set (reg:SF 21 xmm0 [1399])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":204 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 910 909 911 6 (set (reg:SF 21 xmm0 [orig:345 _259 ] [345])
        (minus:SF (reg:SF 21 xmm0 [1399])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -72 [0xffffffffffffffb8])) [1 msq+0 S4 A32]))) "../src/tqcalc.f":204 805 {*fop_sf_1}
     (nil))
(insn 911 910 912 6 (set (reg:SF 21 xmm0 [orig:346 _260 ] [346])
        (sqrt:SF (reg:SF 21 xmm0 [orig:345 _259 ] [345]))) "../src/tqcalc.f":204 836 {*sqrtsf2_sse}
     (nil))
(insn 912 911 913 6 (set (reg:SF 22 xmm1 [1401])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":204 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 913 912 2023 6 (set (reg:SF 22 xmm1 [1401])
        (div:SF (reg:SF 22 xmm1 [1401])
            (reg:SF 21 xmm0 [orig:346 _260 ] [346]))) "../src/tqcalc.f":204 805 {*fop_sf_1}
     (nil))
(insn 2023 913 914 6 (set (reg:SF 21 xmm0 [1400])
        (reg:SF 22 xmm1 [1401])) "../src/tqcalc.f":204 127 {*movsf_internal}
     (nil))
(insn 914 2023 915 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -496 [0xfffffffffffffe10])) [1 pg+0 S4 A32])
        (reg:SF 21 xmm0 [1400])) "../src/tqcalc.f":204 127 {*movsf_internal}
     (nil))
(insn 915 914 916 6 (set (reg:SF 22 xmm1 [1402])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -496 [0xfffffffffffffe10])) [1 pg+0 S4 A32])) "../src/tqcalc.f":205 127 {*movsf_internal}
     (nil))
(insn 916 915 917 6 (set (reg:SF 21 xmm0 [1403])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":205 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 917 916 918 6 (set (reg:SF 21 xmm0 [orig:347 _261 ] [347])
        (mult:SF (reg:SF 21 xmm0 [1403])
            (reg:SF 22 xmm1 [1402]))) "../src/tqcalc.f":205 802 {*fop_sf_comm}
     (nil))
(insn 918 917 919 6 (set (reg:SF 22 xmm1 [1404])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":205 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 919 918 921 6 (set (reg:SF 22 xmm1 [orig:348 _262 ] [348])
        (minus:SF (reg:SF 22 xmm1 [1404])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -72 [0xffffffffffffffb8])) [1 msq+0 S4 A32]))) "../src/tqcalc.f":205 805 {*fop_sf_1}
     (nil))
(insn 921 919 922 6 (set (reg:SF 21 xmm0 [1405])
        (div:SF (reg:SF 21 xmm0 [orig:347 _261 ] [347])
            (reg:SF 22 xmm1 [orig:349 _263 ] [349]))) "../src/tqcalc.f":205 805 {*fop_sf_1}
     (nil))
(insn 922 921 923 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -500 [0xfffffffffffffe0c])) [1 pg_msq+0 S4 A32])
        (reg:SF 21 xmm0 [1405])) "../src/tqcalc.f":205 127 {*movsf_internal}
     (nil))
(insn 923 922 924 6 (set (reg:SF 21 xmm0 [1407])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -500 [0xfffffffffffffe0c])) [1 pg_msq+0 S4 A32])) "../src/tqcalc.f":207 127 {*movsf_internal}
     (nil))
(insn 924 923 925 6 (set (reg:SF 21 xmm0 [1406])
        (mult:SF (reg:SF 21 xmm0 [1407])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -96 [0xffffffffffffffa0])) [1 msq_vel+0 S4 A32]))) "../src/tqcalc.f":207 802 {*fop_sf_comm}
     (nil))
(insn 925 924 926 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -504 [0xfffffffffffffe08])) [1 pg_vel+0 S4 A32])
        (reg:SF 21 xmm0 [1406])) "../src/tqcalc.f":207 127 {*movsf_internal}
     (nil))
(insn 926 925 927 6 (set (reg:SF 21 xmm0 [1409])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -500 [0xfffffffffffffe0c])) [1 pg_msq+0 S4 A32])) "../src/tqcalc.f":208 127 {*movsf_internal}
     (nil))
(insn 927 926 928 6 (set (reg:SF 21 xmm0 [1408])
        (mult:SF (reg:SF 21 xmm0 [1409])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -84 [0xffffffffffffffac])) [1 msq_omg+0 S4 A32]))) "../src/tqcalc.f":208 802 {*fop_sf_comm}
     (nil))
(insn 928 927 929 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -508 [0xfffffffffffffe04])) [1 pg_omg+0 S4 A32])
        (reg:SF 21 xmm0 [1408])) "../src/tqcalc.f":208 127 {*movsf_internal}
     (nil))
(insn 929 928 930 6 (set (reg:SF 21 xmm0 [1411])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -500 [0xfffffffffffffe0c])) [1 pg_msq+0 S4 A32])) "../src/tqcalc.f":209 127 {*movsf_internal}
     (nil))
(insn 930 929 931 6 (set (reg:SF 21 xmm0 [1410])
        (mult:SF (reg:SF 21 xmm0 [1411])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -76 [0xffffffffffffffb4])) [1 msq_b+0 S4 A32]))) "../src/tqcalc.f":209 802 {*fop_sf_comm}
     (nil))
(insn 931 930 932 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [1 pg_b+0 S4 A32])
        (reg:SF 21 xmm0 [1410])) "../src/tqcalc.f":209 127 {*movsf_internal}
     (nil))
(insn 932 931 933 6 (set (reg:SF 21 xmm0 [1413])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -500 [0xfffffffffffffe0c])) [1 pg_msq+0 S4 A32])) "../src/tqcalc.f":210 127 {*movsf_internal}
     (nil))
(insn 933 932 934 6 (set (reg:SF 21 xmm0 [1412])
        (mult:SF (reg:SF 21 xmm0 [1413])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -80 [0xffffffffffffffb0])) [1 msq_c+0 S4 A32]))) "../src/tqcalc.f":210 802 {*fop_sf_comm}
     (nil))
(insn 934 933 935 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -516 [0xfffffffffffffdfc])) [1 pg_c+0 S4 A32])
        (reg:SF 21 xmm0 [1412])) "../src/tqcalc.f":210 127 {*movsf_internal}
     (nil))
(insn 935 934 936 6 (set (reg:SF 21 xmm0 [1415])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -500 [0xfffffffffffffe0c])) [1 pg_msq+0 S4 A32])) "../src/tqcalc.f":211 127 {*movsf_internal}
     (nil))
(insn 936 935 937 6 (set (reg:SF 21 xmm0 [1414])
        (mult:SF (reg:SF 21 xmm0 [1415])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -88 [0xffffffffffffffa8])) [1 msq_u0a+0 S4 A32]))) "../src/tqcalc.f":211 802 {*fop_sf_comm}
     (nil))
(insn 937 936 938 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [1 pg_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1414])) "../src/tqcalc.f":211 127 {*movsf_internal}
     (nil))
(insn 938 937 939 6 (set (reg:SF 21 xmm0 [1417])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -500 [0xfffffffffffffe0c])) [1 pg_msq+0 S4 A32])) "../src/tqcalc.f":212 127 {*movsf_internal}
     (nil))
(insn 939 938 940 6 (set (reg:SF 21 xmm0 [1416])
        (mult:SF (reg:SF 21 xmm0 [1417])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -92 [0xffffffffffffffa4])) [1 msq_u0t+0 S4 A32]))) "../src/tqcalc.f":212 802 {*fop_sf_comm}
     (nil))
(insn 940 939 941 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -524 [0xfffffffffffffdf4])) [1 pg_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1416])) "../src/tqcalc.f":212 127 {*movsf_internal}
     (nil))
(insn 941 940 942 6 (set (reg:SF 21 xmm0 [orig:350 _264 ] [350])
        (sqrt:SF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -72 [0xffffffffffffffb8])) [1 msq+0 S4 A32]))) "../src/tqcalc.f":214 836 {*sqrtsf2_sse}
     (nil))
(insn 942 941 943 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -676 [0xfffffffffffffd5c])) [1 ma+0 S4 A32])
        (reg:SF 21 xmm0 [orig:350 _264 ] [350])) "../src/tqcalc.f":214 127 {*movsf_internal}
     (nil))
(insn 943 942 944 6 (set (reg:SF 21 xmm0 [orig:960 M.48_886 ] [960])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -676 [0xfffffffffffffd5c])) [1 ma+0 S4 A32])) "../src/tqcalc.f":215 127 {*movsf_internal}
     (nil))
(insn 944 943 945 6 (set (reg:SF 22 xmm1 [1418])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC5") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":215 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 9.99999993922529029077850282192230224609375e-9 [0x0.abcc77p-26])
        (nil)))
(insn 945 944 946 6 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 22 xmm1 [1418])
            (reg:SF 21 xmm0 [orig:960 M.48_886 ] [960]))) "../src/tqcalc.f":215 51 {*cmpiusf}
     (nil))
(insn 946 945 947 6 (set (reg:QI 1 dx [orig:351 _265 ] [351])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/tqcalc.f":215 613 {*setcc_qi}
     (nil))
(insn 947 946 948 6 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:960 M.48_886 ] [960])
            (reg:SF 21 xmm0 [orig:960 M.48_886 ] [960]))) "../src/tqcalc.f":215 51 {*cmpiusf}
     (nil))
(insn 948 947 949 6 (set (reg:QI 0 ax [orig:352 _266 ] [352])
        (unordered:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/tqcalc.f":215 613 {*setcc_qi}
     (nil))
(insn 949 948 950 6 (parallel [
            (set (reg:QI 0 ax [orig:353 _267 ] [353])
                (ior:QI (reg:QI 0 ax [orig:352 _266 ] [352])
                    (reg:QI 1 dx [orig:351 _265 ] [351])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":215 423 {*iorqi_1}
     (nil))
(insn 950 949 951 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:353 _267 ] [353])
            (const_int 0 [0]))) "../src/tqcalc.f":215 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 951 950 952 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 954)
            (pc))) "../src/tqcalc.f":215 617 {*jcc_1}
     (nil)
 -> 954)
;;  succ:       7 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 960 1081

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 960
(note 952 951 953 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 953 952 954 7 (set (reg:SF 21 xmm0 [orig:960 M.48_886 ] [960])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC5") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":215 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 9.99999993922529029077850282192230224609375e-9 [0x0.abcc77p-26])
        (nil)))
;;  succ:       8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 960 1081

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (RTL, MODIFIED)
;;  pred:       6
;;              7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 960 1081
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 960
;; lr  def 	 17 [flags] 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440
(code_label 954 953 955 8 5 (nil) [1 uses])
(note 955 954 956 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 956 955 957 8 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -676 [0xfffffffffffffd5c])) [1 ma+0 S4 A32])
        (reg:SF 21 xmm0 [orig:960 M.48_886 ] [960])) "../src/tqcalc.f":215 127 {*movsf_internal}
     (nil))
(insn 957 956 958 8 (set (reg:SF 22 xmm1 [orig:354 ma.115_268 ] [354])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -676 [0xfffffffffffffd5c])) [1 ma+0 S4 A32])) "../src/tqcalc.f":216 127 {*movsf_internal}
     (nil))
(insn 958 957 959 8 (set (reg:SF 21 xmm0 [1419])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":216 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 959 958 960 8 (set (reg:SF 21 xmm0 [orig:355 _269 ] [355])
        (div:SF (reg:SF 21 xmm0 [1419])
            (reg:SF 22 xmm1 [orig:354 ma.115_268 ] [354]))) "../src/tqcalc.f":216 805 {*fop_sf_1}
     (nil))
(insn 960 959 961 8 (set (reg:SF 22 xmm1 [orig:356 _270 ] [356])
        (reg:SF 21 xmm0 [orig:355 _269 ] [355])) "../src/tqcalc.f":216 127 {*movsf_internal}
     (nil))
(insn 961 960 962 8 (set (reg:SF 21 xmm0 [1421])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [1 msq_vel+0 S4 A32])) "../src/tqcalc.f":216 127 {*movsf_internal}
     (nil))
(insn 962 961 963 8 (set (reg:SF 21 xmm0 [1420])
        (mult:SF (reg:SF 21 xmm0 [1421])
            (reg:SF 22 xmm1 [orig:356 _270 ] [356]))) "../src/tqcalc.f":216 802 {*fop_sf_comm}
     (nil))
(insn 963 962 964 8 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [1 ma_vel+0 S4 A32])
        (reg:SF 21 xmm0 [1420])) "../src/tqcalc.f":216 127 {*movsf_internal}
     (nil))
(insn 964 963 965 8 (set (reg:SF 22 xmm1 [orig:357 ma.116_271 ] [357])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -676 [0xfffffffffffffd5c])) [1 ma+0 S4 A32])) "../src/tqcalc.f":217 127 {*movsf_internal}
     (nil))
(insn 965 964 966 8 (set (reg:SF 21 xmm0 [1422])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":217 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 966 965 967 8 (set (reg:SF 21 xmm0 [orig:358 _272 ] [358])
        (div:SF (reg:SF 21 xmm0 [1422])
            (reg:SF 22 xmm1 [orig:357 ma.116_271 ] [357]))) "../src/tqcalc.f":217 805 {*fop_sf_1}
     (nil))
(insn 967 966 968 8 (set (reg:SF 22 xmm1 [orig:359 _273 ] [359])
        (reg:SF 21 xmm0 [orig:358 _272 ] [358])) "../src/tqcalc.f":217 127 {*movsf_internal}
     (nil))
(insn 968 967 969 8 (set (reg:SF 21 xmm0 [1424])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [1 msq_omg+0 S4 A32])) "../src/tqcalc.f":217 127 {*movsf_internal}
     (nil))
(insn 969 968 970 8 (set (reg:SF 21 xmm0 [1423])
        (mult:SF (reg:SF 21 xmm0 [1424])
            (reg:SF 22 xmm1 [orig:359 _273 ] [359]))) "../src/tqcalc.f":217 802 {*fop_sf_comm}
     (nil))
(insn 970 969 971 8 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -532 [0xfffffffffffffdec])) [1 ma_omg+0 S4 A32])
        (reg:SF 21 xmm0 [1423])) "../src/tqcalc.f":217 127 {*movsf_internal}
     (nil))
(insn 971 970 972 8 (set (reg:SF 22 xmm1 [orig:360 ma.117_274 ] [360])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -676 [0xfffffffffffffd5c])) [1 ma+0 S4 A32])) "../src/tqcalc.f":218 127 {*movsf_internal}
     (nil))
(insn 972 971 973 8 (set (reg:SF 21 xmm0 [1425])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":218 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 973 972 974 8 (set (reg:SF 21 xmm0 [orig:361 _275 ] [361])
        (div:SF (reg:SF 21 xmm0 [1425])
            (reg:SF 22 xmm1 [orig:360 ma.117_274 ] [360]))) "../src/tqcalc.f":218 805 {*fop_sf_1}
     (nil))
(insn 974 973 975 8 (set (reg:SF 22 xmm1 [orig:362 _276 ] [362])
        (reg:SF 21 xmm0 [orig:361 _275 ] [361])) "../src/tqcalc.f":218 127 {*movsf_internal}
     (nil))
(insn 975 974 976 8 (set (reg:SF 21 xmm0 [1427])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [1 msq_b+0 S4 A32])) "../src/tqcalc.f":218 127 {*movsf_internal}
     (nil))
(insn 976 975 977 8 (set (reg:SF 21 xmm0 [1426])
        (mult:SF (reg:SF 21 xmm0 [1427])
            (reg:SF 22 xmm1 [orig:362 _276 ] [362]))) "../src/tqcalc.f":218 802 {*fop_sf_comm}
     (nil))
(insn 977 976 978 8 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [1 ma_b+0 S4 A32])
        (reg:SF 21 xmm0 [1426])) "../src/tqcalc.f":218 127 {*movsf_internal}
     (nil))
(insn 978 977 979 8 (set (reg:SF 22 xmm1 [orig:363 ma.118_277 ] [363])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -676 [0xfffffffffffffd5c])) [1 ma+0 S4 A32])) "../src/tqcalc.f":219 127 {*movsf_internal}
     (nil))
(insn 979 978 980 8 (set (reg:SF 21 xmm0 [1428])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":219 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 980 979 981 8 (set (reg:SF 21 xmm0 [orig:364 _278 ] [364])
        (div:SF (reg:SF 21 xmm0 [1428])
            (reg:SF 22 xmm1 [orig:363 ma.118_277 ] [363]))) "../src/tqcalc.f":219 805 {*fop_sf_1}
     (nil))
(insn 981 980 982 8 (set (reg:SF 22 xmm1 [orig:365 _279 ] [365])
        (reg:SF 21 xmm0 [orig:364 _278 ] [364])) "../src/tqcalc.f":219 127 {*movsf_internal}
     (nil))
(insn 982 981 983 8 (set (reg:SF 21 xmm0 [1430])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [1 msq_c+0 S4 A32])) "../src/tqcalc.f":219 127 {*movsf_internal}
     (nil))
(insn 983 982 984 8 (set (reg:SF 21 xmm0 [1429])
        (mult:SF (reg:SF 21 xmm0 [1430])
            (reg:SF 22 xmm1 [orig:365 _279 ] [365]))) "../src/tqcalc.f":219 802 {*fop_sf_comm}
     (nil))
(insn 984 983 985 8 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -540 [0xfffffffffffffde4])) [1 ma_c+0 S4 A32])
        (reg:SF 21 xmm0 [1429])) "../src/tqcalc.f":219 127 {*movsf_internal}
     (nil))
(insn 985 984 986 8 (set (reg:SF 22 xmm1 [orig:366 ma.119_280 ] [366])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -676 [0xfffffffffffffd5c])) [1 ma+0 S4 A32])) "../src/tqcalc.f":220 127 {*movsf_internal}
     (nil))
(insn 986 985 987 8 (set (reg:SF 21 xmm0 [1431])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":220 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 987 986 988 8 (set (reg:SF 21 xmm0 [orig:367 _281 ] [367])
        (div:SF (reg:SF 21 xmm0 [1431])
            (reg:SF 22 xmm1 [orig:366 ma.119_280 ] [366]))) "../src/tqcalc.f":220 805 {*fop_sf_1}
     (nil))
(insn 988 987 989 8 (set (reg:SF 22 xmm1 [orig:368 _282 ] [368])
        (reg:SF 21 xmm0 [orig:367 _281 ] [367])) "../src/tqcalc.f":220 127 {*movsf_internal}
     (nil))
(insn 989 988 990 8 (set (reg:SF 21 xmm0 [1433])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [1 msq_u0a+0 S4 A32])) "../src/tqcalc.f":220 127 {*movsf_internal}
     (nil))
(insn 990 989 991 8 (set (reg:SF 21 xmm0 [1432])
        (mult:SF (reg:SF 21 xmm0 [1433])
            (reg:SF 22 xmm1 [orig:368 _282 ] [368]))) "../src/tqcalc.f":220 802 {*fop_sf_comm}
     (nil))
(insn 991 990 992 8 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [1 ma_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1432])) "../src/tqcalc.f":220 127 {*movsf_internal}
     (nil))
(insn 992 991 993 8 (set (reg:SF 22 xmm1 [orig:369 ma.120_283 ] [369])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -676 [0xfffffffffffffd5c])) [1 ma+0 S4 A32])) "../src/tqcalc.f":221 127 {*movsf_internal}
     (nil))
(insn 993 992 994 8 (set (reg:SF 21 xmm0 [1434])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":221 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 994 993 995 8 (set (reg:SF 21 xmm0 [orig:370 _284 ] [370])
        (div:SF (reg:SF 21 xmm0 [1434])
            (reg:SF 22 xmm1 [orig:369 ma.120_283 ] [369]))) "../src/tqcalc.f":221 805 {*fop_sf_1}
     (nil))
(insn 995 994 996 8 (set (reg:SF 22 xmm1 [orig:371 _285 ] [371])
        (reg:SF 21 xmm0 [orig:370 _284 ] [370])) "../src/tqcalc.f":221 127 {*movsf_internal}
     (nil))
(insn 996 995 997 8 (set (reg:SF 21 xmm0 [1436])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -92 [0xffffffffffffffa4])) [1 msq_u0t+0 S4 A32])) "../src/tqcalc.f":221 127 {*movsf_internal}
     (nil))
(insn 997 996 998 8 (set (reg:SF 21 xmm0 [1435])
        (mult:SF (reg:SF 21 xmm0 [1436])
            (reg:SF 22 xmm1 [orig:371 _285 ] [371]))) "../src/tqcalc.f":221 802 {*fop_sf_comm}
     (nil))
(insn 998 997 999 8 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -548 [0xfffffffffffffddc])) [1 ma_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1435])) "../src/tqcalc.f":221 127 {*movsf_internal}
     (nil))
(insn 999 998 1000 8 (set (reg:SI 0 ax [1437])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":224 82 {*movsi_internal}
     (nil))
(insn 1000 999 1001 8 (set (reg:DI 0 ax [orig:372 _286 ] [372])
        (sign_extend:DI (reg:SI 0 ax [1437]))) "../src/tqcalc.f":224 145 {*extendsidi2_rex64}
     (nil))
(insn 1001 1000 1002 8 (parallel [
            (set (reg:DI 1 dx [orig:373 _287 ] [373])
                (plus:DI (reg:DI 0 ax [orig:372 _286 ] [372])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":224 218 {*adddi_1}
     (nil))
(insn 1002 1001 1003 8 (set (reg/f:DI 0 ax [1438])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":224 81 {*movdi_internal}
     (nil))
(insn 1003 1002 1004 8 (set (reg:SF 21 xmm0 [orig:374 _288 ] [374])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:373 _287 ] [373])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1438])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":224 127 {*movsf_internal}
     (nil))
(insn 1004 1003 1005 8 (set (reg:SI 0 ax [1439])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":224 82 {*movsi_internal}
     (nil))
(insn 1005 1004 1006 8 (set (reg:DI 0 ax [orig:375 _289 ] [375])
        (sign_extend:DI (reg:SI 0 ax [1439]))) "../src/tqcalc.f":224 145 {*extendsidi2_rex64}
     (nil))
(insn 1006 1005 1007 8 (parallel [
            (set (reg:DI 1 dx [orig:376 _290 ] [376])
                (plus:DI (reg:DI 0 ax [orig:375 _289 ] [375])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":224 218 {*adddi_1}
     (nil))
(insn 1007 1006 1008 8 (set (reg/f:DI 0 ax [1440])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 176 [0xb0])) [6 clcd0+0 S8 A64])) "../src/tqcalc.f":224 81 {*movdi_internal}
     (nil))
(insn 1008 1007 1009 8 (set (reg:SF 22 xmm1 [orig:377 _291 ] [377])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:376 _290 ] [376])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1440])) [1 *clcd0_1185(D) S4 A32])) "../src/tqcalc.f":224 127 {*movsf_internal}
     (nil))
(insn 1009 1008 1010 8 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:374 _288 ] [374])
            (reg:SF 22 xmm1 [orig:377 _291 ] [377]))) "../src/tqcalc.f":224 51 {*cmpiusf}
     (nil))
(jump_insn 1010 1009 1014 8 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1978)
            (pc))) "../src/tqcalc.f":224 617 {*jcc_1}
     (nil)
 -> 1978)
;;  succ:       9 (FALLTHRU)
;;              10
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463
(note 1014 1010 1015 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 1015 1014 1016 9 (set (reg:SI 0 ax [1441])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":227 82 {*movsi_internal}
     (nil))
(insn 1016 1015 1017 9 (set (reg:DI 0 ax [orig:378 _292 ] [378])
        (sign_extend:DI (reg:SI 0 ax [1441]))) "../src/tqcalc.f":227 145 {*extendsidi2_rex64}
     (nil))
(insn 1017 1016 1018 9 (parallel [
            (set (reg:DI 0 ax [orig:379 _293 ] [379])
                (plus:DI (reg:DI 0 ax [orig:378 _292 ] [378])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (nil))
(insn 1018 1017 1019 9 (parallel [
            (set (reg:DI 1 dx [1442])
                (ashift:DI (reg:DI 0 ax [orig:379 _293 ] [379])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 512 {*ashldi3_1}
     (nil))
(insn 1019 1018 1020 9 (set (reg/f:DI 0 ax [1443])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":227 81 {*movdi_internal}
     (nil))
(insn 1020 1019 1021 9 (parallel [
            (set (reg/f:DI 38 r9 [orig:380 _294 ] [380])
                (plus:DI (reg:DI 1 dx [1442])
                    (reg/f:DI 0 ax [1443])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 16 [0x10])) [6 cd+0 S8 A64])
            (reg:DI 1 dx [1442]))
        (nil)))
(insn 1021 1020 1022 9 (set (reg:SI 0 ax [1444])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":227 82 {*movsi_internal}
     (nil))
(insn 1022 1021 1023 9 (set (reg:DI 0 ax [orig:381 _295 ] [381])
        (sign_extend:DI (reg:SI 0 ax [1444]))) "../src/tqcalc.f":227 145 {*extendsidi2_rex64}
     (nil))
(insn 1023 1022 1024 9 (parallel [
            (set (reg:DI 0 ax [orig:382 _296 ] [382])
                (plus:DI (reg:DI 0 ax [orig:381 _295 ] [381])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (nil))
(insn 1024 1023 1025 9 (parallel [
            (set (reg:DI 1 dx [1445])
                (ashift:DI (reg:DI 0 ax [orig:382 _296 ] [382])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 512 {*ashldi3_1}
     (nil))
(insn 1025 1024 1026 9 (set (reg/f:DI 0 ax [1446])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 192 [0xc0])) [6 reexp+0 S8 A64])) "../src/tqcalc.f":227 81 {*movdi_internal}
     (nil))
(insn 1026 1025 1027 9 (parallel [
            (set (reg/f:DI 37 r8 [orig:383 _297 ] [383])
                (plus:DI (reg:DI 1 dx [1445])
                    (reg/f:DI 0 ax [1446])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 176 [0xb0])) [6 reexp+0 S8 A64])
            (reg:DI 1 dx [1445]))
        (nil)))
(insn 1027 1026 1028 9 (set (reg:SI 0 ax [1447])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":227 82 {*movsi_internal}
     (nil))
(insn 1028 1027 1029 9 (set (reg:DI 0 ax [orig:384 _298 ] [384])
        (sign_extend:DI (reg:SI 0 ax [1447]))) "../src/tqcalc.f":227 145 {*extendsidi2_rex64}
     (nil))
(insn 1029 1028 1030 9 (parallel [
            (set (reg:DI 0 ax [orig:385 _299 ] [385])
                (plus:DI (reg:DI 0 ax [orig:384 _298 ] [384])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (nil))
(insn 1030 1029 1031 9 (parallel [
            (set (reg:DI 1 dx [1448])
                (ashift:DI (reg:DI 0 ax [orig:385 _299 ] [385])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 512 {*ashldi3_1}
     (nil))
(insn 1031 1030 1032 9 (set (reg/f:DI 0 ax [1449])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 160 [0xa0])) [6 cd2u+0 S8 A64])) "../src/tqcalc.f":227 81 {*movdi_internal}
     (nil))
(insn 1032 1031 1033 9 (parallel [
            (set (reg/f:DI 40 r11 [orig:386 _300 ] [386])
                (plus:DI (reg:DI 1 dx [1448])
                    (reg/f:DI 0 ax [1449])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 144 [0x90])) [6 cd2u+0 S8 A64])
            (reg:DI 1 dx [1448]))
        (nil)))
(insn 1033 1032 1034 9 (set (reg:SI 0 ax [1450])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":227 82 {*movsi_internal}
     (nil))
(insn 1034 1033 1035 9 (set (reg:DI 0 ax [orig:387 _301 ] [387])
        (sign_extend:DI (reg:SI 0 ax [1450]))) "../src/tqcalc.f":227 145 {*extendsidi2_rex64}
     (nil))
(insn 1035 1034 1036 9 (parallel [
            (set (reg:DI 0 ax [orig:388 _302 ] [388])
                (plus:DI (reg:DI 0 ax [orig:387 _301 ] [387])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (nil))
(insn 1036 1035 1037 9 (parallel [
            (set (reg:DI 1 dx [1451])
                (ashift:DI (reg:DI 0 ax [orig:388 _302 ] [388])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 512 {*ashldi3_1}
     (nil))
(insn 1037 1036 1038 9 (set (reg/f:DI 0 ax [1452])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 152 [0x98])) [6 cd0+0 S8 A64])) "../src/tqcalc.f":227 81 {*movdi_internal}
     (nil))
(insn 1038 1037 1039 9 (parallel [
            (set (reg/f:DI 39 r10 [orig:389 _303 ] [389])
                (plus:DI (reg:DI 1 dx [1451])
                    (reg/f:DI 0 ax [1452])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 136 [0x88])) [6 cd0+0 S8 A64])
            (reg:DI 1 dx [1451]))
        (nil)))
(insn 1039 1038 1040 9 (set (reg:SI 0 ax [1453])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":227 82 {*movsi_internal}
     (nil))
(insn 1040 1039 1041 9 (set (reg:DI 0 ax [orig:390 _304 ] [390])
        (sign_extend:DI (reg:SI 0 ax [1453]))) "../src/tqcalc.f":227 145 {*extendsidi2_rex64}
     (nil))
(insn 1041 1040 1042 9 (parallel [
            (set (reg:DI 0 ax [orig:391 _305 ] [391])
                (plus:DI (reg:DI 0 ax [orig:390 _304 ] [390])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (nil))
(insn 1042 1041 1043 9 (parallel [
            (set (reg:DI 1 dx [1454])
                (ashift:DI (reg:DI 0 ax [orig:391 _305 ] [391])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 512 {*ashldi3_1}
     (nil))
(insn 1043 1042 1044 9 (set (reg/f:DI 0 ax [1455])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 176 [0xb0])) [6 clcd0+0 S8 A64])) "../src/tqcalc.f":227 81 {*movdi_internal}
     (nil))
(insn 1044 1043 1045 9 (parallel [
            (set (reg/f:DI 4 si [orig:392 _306 ] [392])
                (plus:DI (reg:DI 1 dx [1454])
                    (reg/f:DI 0 ax [1455])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 160 [0xa0])) [6 clcd0+0 S8 A64])
            (reg:DI 1 dx [1454]))
        (nil)))
(insn 1045 1044 1046 9 (set (reg:SI 0 ax [1456])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":227 82 {*movsi_internal}
     (nil))
(insn 1046 1045 1047 9 (set (reg:DI 0 ax [orig:393 _307 ] [393])
        (sign_extend:DI (reg:SI 0 ax [1456]))) "../src/tqcalc.f":227 145 {*extendsidi2_rex64}
     (nil))
(insn 1047 1046 1048 9 (parallel [
            (set (reg:DI 0 ax [orig:394 _308 ] [394])
                (plus:DI (reg:DI 0 ax [orig:393 _307 ] [393])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (nil))
(insn 1048 1047 1049 9 (parallel [
            (set (reg:DI 1 dx [1457])
                (ashift:DI (reg:DI 0 ax [orig:394 _308 ] [394])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 512 {*ashldi3_1}
     (nil))
(insn 1049 1048 1050 9 (set (reg/f:DI 0 ax [1458])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":227 81 {*movdi_internal}
     (nil))
(insn 1050 1049 1051 9 (parallel [
            (set (reg/f:DI 5 di [orig:395 _309 ] [395])
                (plus:DI (reg:DI 1 dx [1457])
                    (reg/f:DI 0 ax [1458])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [6 cl+0 S8 A64])
            (reg:DI 1 dx [1457]))
        (nil)))
(insn 1051 1050 1052 9 (parallel [
            (set (reg:DI 1 dx [1459])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -676 [0xfffffffffffffd5c])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (nil))
(insn 1052 1051 1053 9 (parallel [
            (set (reg:DI 0 ax [1460])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -680 [0xfffffffffffffd58])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (nil))
(insn 1053 1052 1054 9 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 1054 1053 1055 9 (parallel [
            (set (reg:DI 2 cx [1461])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -612 [0xfffffffffffffd9c])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (nil))
(insn 1055 1054 1056 9 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 2 cx [1461])) "../src/tqcalc.f":227 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 1056 1055 1057 9 (parallel [
            (set (reg:DI 2 cx [1462])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -616 [0xfffffffffffffd98])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (nil))
(insn 1057 1056 1058 9 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 2 cx [1462])) "../src/tqcalc.f":227 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 24 [0x18])
        (nil)))
(insn 1058 1057 1059 9 (parallel [
            (set (reg:DI 2 cx [1463])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -608 [0xfffffffffffffda0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (nil))
(insn 1059 1058 1060 9 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 2 cx [1463])) "../src/tqcalc.f":227 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 32 [0x20])
        (nil)))
(insn 1060 1059 1061 9 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg/f:DI 38 r9 [orig:380 _294 ] [380])) "../src/tqcalc.f":227 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 40 [0x28])
        (nil)))
(insn 1061 1060 1062 9 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 144 [0x90])) [6 mcrit+0 S8 A64])) "../src/tqcalc.f":227 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 48 [0x30])
        (nil)))
(insn 1062 1061 1063 9 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg/f:DI 37 r8 [orig:383 _297 ] [383])) "../src/tqcalc.f":227 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 56 [0x38])
        (nil)))
(insn 1063 1062 1064 9 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 184 [0xb8])) [6 reref+0 S8 A64])) "../src/tqcalc.f":227 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 64 [0x40])
        (nil)))
(insn 1064 1063 1065 9 (set (reg:DI 38 r9)
        (reg/f:DI 40 r11 [orig:386 _300 ] [386])) "../src/tqcalc.f":227 81 {*movdi_internal}
     (nil))
(insn 1065 1064 1066 9 (set (reg:DI 37 r8)
        (reg/f:DI 39 r10 [orig:389 _303 ] [389])) "../src/tqcalc.f":227 81 {*movdi_internal}
     (nil))
(insn 1066 1065 1068 9 (set (reg:DI 2 cx)
        (reg/f:DI 4 si [orig:392 _306 ] [392])) "../src/tqcalc.f":227 81 {*movdi_internal}
     (nil))
(insn 1068 1066 1070 9 (set (reg:DI 4 si)
        (reg:DI 0 ax [1460])) "../src/tqcalc.f":227 81 {*movdi_internal}
     (nil))
(insn 1070 1068 1071 9 (set (reg:QI 0 ax)
        (const_int 0 [0])) "../src/tqcalc.f":227 84 {*movqi_internal}
     (nil))
(call_insn 1071 1070 1072 9 (call (mem:QI (symbol_ref:DI ("cdfun_") [flags 0x41]  <function_decl 0x1427e4c00 cdfun>) [0 cdfun S1 A8])
        (const_int 64 [0x40])) "../src/tqcalc.f":227 655 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 1072 1071 1979 9 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":227 218 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(jump_insn 1979 1072 1980 9 (set (pc)
        (label_ref 1135)) 649 {jump}
     (nil)
 -> 1135)
;;  succ:       11 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081

(barrier 1980 1979 1978)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (RTL, MODIFIED)
;;  pred:       8
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486
(code_label 1978 1980 1076 10 14 (nil) [1 uses])
(note 1076 1978 1077 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 1077 1076 1078 10 (set (reg:SI 0 ax [1464])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":231 82 {*movsi_internal}
     (nil))
(insn 1078 1077 1079 10 (set (reg:DI 0 ax [orig:396 _310 ] [396])
        (sign_extend:DI (reg:SI 0 ax [1464]))) "../src/tqcalc.f":231 145 {*extendsidi2_rex64}
     (nil))
(insn 1079 1078 1080 10 (parallel [
            (set (reg:DI 0 ax [orig:397 _311 ] [397])
                (plus:DI (reg:DI 0 ax [orig:396 _310 ] [396])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (nil))
(insn 1080 1079 1081 10 (parallel [
            (set (reg:DI 1 dx [1465])
                (ashift:DI (reg:DI 0 ax [orig:397 _311 ] [397])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 512 {*ashldi3_1}
     (nil))
(insn 1081 1080 1082 10 (set (reg/f:DI 0 ax [1466])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":231 81 {*movdi_internal}
     (nil))
(insn 1082 1081 1083 10 (parallel [
            (set (reg/f:DI 38 r9 [orig:398 _312 ] [398])
                (plus:DI (reg:DI 1 dx [1465])
                    (reg/f:DI 0 ax [1466])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 16 [0x10])) [6 cd+0 S8 A64])
            (reg:DI 1 dx [1465]))
        (nil)))
(insn 1083 1082 1084 10 (set (reg:SI 0 ax [1467])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":231 82 {*movsi_internal}
     (nil))
(insn 1084 1083 1085 10 (set (reg:DI 0 ax [orig:399 _313 ] [399])
        (sign_extend:DI (reg:SI 0 ax [1467]))) "../src/tqcalc.f":231 145 {*extendsidi2_rex64}
     (nil))
(insn 1085 1084 1086 10 (parallel [
            (set (reg:DI 0 ax [orig:400 _314 ] [400])
                (plus:DI (reg:DI 0 ax [orig:399 _313 ] [399])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (nil))
(insn 1086 1085 1087 10 (parallel [
            (set (reg:DI 1 dx [1468])
                (ashift:DI (reg:DI 0 ax [orig:400 _314 ] [400])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 512 {*ashldi3_1}
     (nil))
(insn 1087 1086 1088 10 (set (reg/f:DI 0 ax [1469])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 192 [0xc0])) [6 reexp+0 S8 A64])) "../src/tqcalc.f":231 81 {*movdi_internal}
     (nil))
(insn 1088 1087 1089 10 (parallel [
            (set (reg/f:DI 37 r8 [orig:401 _315 ] [401])
                (plus:DI (reg:DI 1 dx [1468])
                    (reg/f:DI 0 ax [1469])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 176 [0xb0])) [6 reexp+0 S8 A64])
            (reg:DI 1 dx [1468]))
        (nil)))
(insn 1089 1088 1090 10 (set (reg:SI 0 ax [1470])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":231 82 {*movsi_internal}
     (nil))
(insn 1090 1089 1091 10 (set (reg:DI 0 ax [orig:402 _316 ] [402])
        (sign_extend:DI (reg:SI 0 ax [1470]))) "../src/tqcalc.f":231 145 {*extendsidi2_rex64}
     (nil))
(insn 1091 1090 1092 10 (parallel [
            (set (reg:DI 0 ax [orig:403 _317 ] [403])
                (plus:DI (reg:DI 0 ax [orig:402 _316 ] [402])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (nil))
(insn 1092 1091 1093 10 (parallel [
            (set (reg:DI 1 dx [1471])
                (ashift:DI (reg:DI 0 ax [orig:403 _317 ] [403])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 512 {*ashldi3_1}
     (nil))
(insn 1093 1092 1094 10 (set (reg/f:DI 0 ax [1472])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 168 [0xa8])) [6 cd2l+0 S8 A64])) "../src/tqcalc.f":231 81 {*movdi_internal}
     (nil))
(insn 1094 1093 1095 10 (parallel [
            (set (reg/f:DI 40 r11 [orig:404 _318 ] [404])
                (plus:DI (reg:DI 1 dx [1471])
                    (reg/f:DI 0 ax [1472])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 152 [0x98])) [6 cd2l+0 S8 A64])
            (reg:DI 1 dx [1471]))
        (nil)))
(insn 1095 1094 1096 10 (set (reg:SI 0 ax [1473])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":231 82 {*movsi_internal}
     (nil))
(insn 1096 1095 1097 10 (set (reg:DI 0 ax [orig:405 _319 ] [405])
        (sign_extend:DI (reg:SI 0 ax [1473]))) "../src/tqcalc.f":231 145 {*extendsidi2_rex64}
     (nil))
(insn 1097 1096 1098 10 (parallel [
            (set (reg:DI 0 ax [orig:406 _320 ] [406])
                (plus:DI (reg:DI 0 ax [orig:405 _319 ] [405])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (nil))
(insn 1098 1097 1099 10 (parallel [
            (set (reg:DI 1 dx [1474])
                (ashift:DI (reg:DI 0 ax [orig:406 _320 ] [406])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 512 {*ashldi3_1}
     (nil))
(insn 1099 1098 1100 10 (set (reg/f:DI 0 ax [1475])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 152 [0x98])) [6 cd0+0 S8 A64])) "../src/tqcalc.f":231 81 {*movdi_internal}
     (nil))
(insn 1100 1099 1101 10 (parallel [
            (set (reg/f:DI 39 r10 [orig:407 _321 ] [407])
                (plus:DI (reg:DI 1 dx [1474])
                    (reg/f:DI 0 ax [1475])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 136 [0x88])) [6 cd0+0 S8 A64])
            (reg:DI 1 dx [1474]))
        (nil)))
(insn 1101 1100 1102 10 (set (reg:SI 0 ax [1476])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":231 82 {*movsi_internal}
     (nil))
(insn 1102 1101 1103 10 (set (reg:DI 0 ax [orig:408 _322 ] [408])
        (sign_extend:DI (reg:SI 0 ax [1476]))) "../src/tqcalc.f":231 145 {*extendsidi2_rex64}
     (nil))
(insn 1103 1102 1104 10 (parallel [
            (set (reg:DI 0 ax [orig:409 _323 ] [409])
                (plus:DI (reg:DI 0 ax [orig:408 _322 ] [408])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (nil))
(insn 1104 1103 1105 10 (parallel [
            (set (reg:DI 1 dx [1477])
                (ashift:DI (reg:DI 0 ax [orig:409 _323 ] [409])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 512 {*ashldi3_1}
     (nil))
(insn 1105 1104 1106 10 (set (reg/f:DI 0 ax [1478])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 176 [0xb0])) [6 clcd0+0 S8 A64])) "../src/tqcalc.f":231 81 {*movdi_internal}
     (nil))
(insn 1106 1105 1107 10 (parallel [
            (set (reg/f:DI 4 si [orig:410 _324 ] [410])
                (plus:DI (reg:DI 1 dx [1477])
                    (reg/f:DI 0 ax [1478])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 160 [0xa0])) [6 clcd0+0 S8 A64])
            (reg:DI 1 dx [1477]))
        (nil)))
(insn 1107 1106 1108 10 (set (reg:SI 0 ax [1479])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":231 82 {*movsi_internal}
     (nil))
(insn 1108 1107 1109 10 (set (reg:DI 0 ax [orig:411 _325 ] [411])
        (sign_extend:DI (reg:SI 0 ax [1479]))) "../src/tqcalc.f":231 145 {*extendsidi2_rex64}
     (nil))
(insn 1109 1108 1110 10 (parallel [
            (set (reg:DI 0 ax [orig:412 _326 ] [412])
                (plus:DI (reg:DI 0 ax [orig:411 _325 ] [411])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (nil))
(insn 1110 1109 1111 10 (parallel [
            (set (reg:DI 1 dx [1480])
                (ashift:DI (reg:DI 0 ax [orig:412 _326 ] [412])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 512 {*ashldi3_1}
     (nil))
(insn 1111 1110 1112 10 (set (reg/f:DI 0 ax [1481])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":231 81 {*movdi_internal}
     (nil))
(insn 1112 1111 1113 10 (parallel [
            (set (reg/f:DI 5 di [orig:413 _327 ] [413])
                (plus:DI (reg:DI 1 dx [1480])
                    (reg/f:DI 0 ax [1481])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 8 [0x8])) [6 cl+0 S8 A64])
            (reg:DI 1 dx [1480]))
        (nil)))
(insn 1113 1112 1114 10 (parallel [
            (set (reg:DI 1 dx [1482])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -676 [0xfffffffffffffd5c])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (nil))
(insn 1114 1113 1115 10 (parallel [
            (set (reg:DI 0 ax [1483])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -680 [0xfffffffffffffd58])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (nil))
(insn 1115 1114 1116 10 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 1116 1115 1117 10 (parallel [
            (set (reg:DI 2 cx [1484])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -612 [0xfffffffffffffd9c])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (nil))
(insn 1117 1116 1118 10 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 2 cx [1484])) "../src/tqcalc.f":231 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 1118 1117 1119 10 (parallel [
            (set (reg:DI 2 cx [1485])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -616 [0xfffffffffffffd98])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (nil))
(insn 1119 1118 1120 10 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 2 cx [1485])) "../src/tqcalc.f":231 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 24 [0x18])
        (nil)))
(insn 1120 1119 1121 10 (parallel [
            (set (reg:DI 2 cx [1486])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -608 [0xfffffffffffffda0])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (nil))
(insn 1121 1120 1122 10 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 2 cx [1486])) "../src/tqcalc.f":231 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 32 [0x20])
        (nil)))
(insn 1122 1121 1123 10 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg/f:DI 38 r9 [orig:398 _312 ] [398])) "../src/tqcalc.f":231 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 40 [0x28])
        (nil)))
(insn 1123 1122 1124 10 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 144 [0x90])) [6 mcrit+0 S8 A64])) "../src/tqcalc.f":231 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 48 [0x30])
        (nil)))
(insn 1124 1123 1125 10 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg/f:DI 37 r8 [orig:401 _315 ] [401])) "../src/tqcalc.f":231 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 56 [0x38])
        (nil)))
(insn 1125 1124 1126 10 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 184 [0xb8])) [6 reref+0 S8 A64])) "../src/tqcalc.f":231 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 64 [0x40])
        (nil)))
(insn 1126 1125 1127 10 (set (reg:DI 38 r9)
        (reg/f:DI 40 r11 [orig:404 _318 ] [404])) "../src/tqcalc.f":231 81 {*movdi_internal}
     (nil))
(insn 1127 1126 1128 10 (set (reg:DI 37 r8)
        (reg/f:DI 39 r10 [orig:407 _321 ] [407])) "../src/tqcalc.f":231 81 {*movdi_internal}
     (nil))
(insn 1128 1127 1130 10 (set (reg:DI 2 cx)
        (reg/f:DI 4 si [orig:410 _324 ] [410])) "../src/tqcalc.f":231 81 {*movdi_internal}
     (nil))
(insn 1130 1128 1132 10 (set (reg:DI 4 si)
        (reg:DI 0 ax [1483])) "../src/tqcalc.f":231 81 {*movdi_internal}
     (nil))
(insn 1132 1130 1133 10 (set (reg:QI 0 ax)
        (const_int 0 [0])) "../src/tqcalc.f":231 84 {*movqi_internal}
     (nil))
(call_insn 1133 1132 1134 10 (call (mem:QI (symbol_ref:DI ("cdfun_") [flags 0x41]  <function_decl 0x1427e4c00 cdfun>) [0 cdfun S1 A8])
        (const_int 64 [0x40])) "../src/tqcalc.f":231 655 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 1134 1133 1135 10 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":231 218 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
;;  succ:       11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;;              9 [100.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 1487 1488 1489 1490 1491 1492 1493 1494
(code_label 1135 1134 1136 11 8 (nil) [1 uses])
(note 1136 1135 1137 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 1137 1136 1138 11 (set (reg:SF 22 xmm1 [orig:414 cd_cl.121_328 ] [414])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -608 [0xfffffffffffffda0])) [1 cd_cl+0 S4 A128])) "../src/tqcalc.f":233 127 {*movsf_internal}
     (nil))
(insn 1138 1137 1139 11 (set (reg:SF 21 xmm0 [orig:415 cl_vel.122_329 ] [415])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -632 [0xfffffffffffffd88])) [1 cl_vel+0 S4 A64])) "../src/tqcalc.f":233 127 {*movsf_internal}
     (nil))
(insn 1139 1138 1140 11 (set (reg:SF 22 xmm1 [orig:416 _330 ] [416])
        (mult:SF (reg:SF 22 xmm1 [orig:414 cd_cl.121_328 ] [414])
            (reg:SF 21 xmm0 [orig:415 cl_vel.122_329 ] [415]))) "../src/tqcalc.f":233 802 {*fop_sf_comm}
     (nil))
(insn 1140 1139 1141 11 (set (reg:SF 21 xmm0 [orig:417 cd_re.123_331 ] [417])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -616 [0xfffffffffffffd98])) [1 cd_re+0 S4 A64])) "../src/tqcalc.f":233 127 {*movsf_internal}
     (nil))
(insn 1141 1140 1142 11 (set (reg:SF 21 xmm0 [orig:418 _332 ] [418])
        (mult:SF (reg:SF 21 xmm0 [orig:417 cd_re.123_331 ] [417])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -472 [0xfffffffffffffe28])) [1 re_vel+0 S4 A32]))) "../src/tqcalc.f":233 802 {*fop_sf_comm}
     (nil))
(insn 1142 1141 1143 11 (set (reg:SF 22 xmm1 [orig:419 _333 ] [419])
        (plus:SF (reg:SF 22 xmm1 [orig:416 _330 ] [416])
            (reg:SF 21 xmm0 [orig:418 _332 ] [418]))) "../src/tqcalc.f":233 802 {*fop_sf_comm}
     (nil))
(insn 1143 1142 1144 11 (set (reg:SF 21 xmm0 [orig:420 cd_ma.124_334 ] [420])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -612 [0xfffffffffffffd9c])) [1 cd_ma+0 S4 A32])) "../src/tqcalc.f":233 127 {*movsf_internal}
     (nil))
(insn 1144 1143 1145 11 (set (reg:SF 21 xmm0 [orig:421 _335 ] [421])
        (mult:SF (reg:SF 21 xmm0 [orig:420 cd_ma.124_334 ] [420])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -528 [0xfffffffffffffdf0])) [1 ma_vel+0 S4 A32]))) "../src/tqcalc.f":233 802 {*fop_sf_comm}
     (nil))
(insn 1145 1144 1146 11 (set (reg:SF 21 xmm0 [1487])
        (plus:SF (reg:SF 21 xmm0 [orig:421 _335 ] [421])
            (reg:SF 22 xmm1 [orig:419 _333 ] [419]))) "../src/tqcalc.f":233 802 {*fop_sf_comm}
     (nil))
(insn 1146 1145 1147 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [1 cd_vel+0 S4 A32])
        (reg:SF 21 xmm0 [1487])) "../src/tqcalc.f":233 127 {*movsf_internal}
     (nil))
(insn 1147 1146 1148 11 (set (reg:SF 22 xmm1 [orig:422 cd_cl.125_336 ] [422])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -608 [0xfffffffffffffda0])) [1 cd_cl+0 S4 A128])) "../src/tqcalc.f":234 127 {*movsf_internal}
     (nil))
(insn 1148 1147 1149 11 (set (reg:SF 21 xmm0 [orig:423 cl_omg.126_337 ] [423])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -628 [0xfffffffffffffd8c])) [1 cl_omg+0 S4 A32])) "../src/tqcalc.f":234 127 {*movsf_internal}
     (nil))
(insn 1149 1148 1150 11 (set (reg:SF 22 xmm1 [orig:424 _338 ] [424])
        (mult:SF (reg:SF 22 xmm1 [orig:422 cd_cl.125_336 ] [422])
            (reg:SF 21 xmm0 [orig:423 cl_omg.126_337 ] [423]))) "../src/tqcalc.f":234 802 {*fop_sf_comm}
     (nil))
(insn 1150 1149 1151 11 (set (reg:SF 21 xmm0 [orig:425 cd_re.127_339 ] [425])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -616 [0xfffffffffffffd98])) [1 cd_re+0 S4 A64])) "../src/tqcalc.f":234 127 {*movsf_internal}
     (nil))
(insn 1151 1150 1152 11 (set (reg:SF 21 xmm0 [orig:426 _340 ] [426])
        (mult:SF (reg:SF 21 xmm0 [orig:425 cd_re.127_339 ] [425])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -476 [0xfffffffffffffe24])) [1 re_omg+0 S4 A32]))) "../src/tqcalc.f":234 802 {*fop_sf_comm}
     (nil))
(insn 1152 1151 1153 11 (set (reg:SF 22 xmm1 [orig:427 _341 ] [427])
        (plus:SF (reg:SF 22 xmm1 [orig:424 _338 ] [424])
            (reg:SF 21 xmm0 [orig:426 _340 ] [426]))) "../src/tqcalc.f":234 802 {*fop_sf_comm}
     (nil))
(insn 1153 1152 1154 11 (set (reg:SF 21 xmm0 [orig:428 cd_ma.128_342 ] [428])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -612 [0xfffffffffffffd9c])) [1 cd_ma+0 S4 A32])) "../src/tqcalc.f":234 127 {*movsf_internal}
     (nil))
(insn 1154 1153 1155 11 (set (reg:SF 21 xmm0 [orig:429 _343 ] [429])
        (mult:SF (reg:SF 21 xmm0 [orig:428 cd_ma.128_342 ] [428])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -532 [0xfffffffffffffdec])) [1 ma_omg+0 S4 A32]))) "../src/tqcalc.f":234 802 {*fop_sf_comm}
     (nil))
(insn 1155 1154 1156 11 (set (reg:SF 21 xmm0 [1488])
        (plus:SF (reg:SF 21 xmm0 [orig:429 _343 ] [429])
            (reg:SF 22 xmm1 [orig:427 _341 ] [427]))) "../src/tqcalc.f":234 802 {*fop_sf_comm}
     (nil))
(insn 1156 1155 1157 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [1 cd_omg+0 S4 A32])
        (reg:SF 21 xmm0 [1488])) "../src/tqcalc.f":234 127 {*movsf_internal}
     (nil))
(insn 1157 1156 1158 11 (set (reg:SF 22 xmm1 [orig:430 cd_cl.129_344 ] [430])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -608 [0xfffffffffffffda0])) [1 cd_cl+0 S4 A128])) "../src/tqcalc.f":235 127 {*movsf_internal}
     (nil))
(insn 1158 1157 1159 11 (set (reg:SF 21 xmm0 [orig:431 cl_b.130_345 ] [431])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -620 [0xfffffffffffffd94])) [1 cl_b+0 S4 A32])) "../src/tqcalc.f":235 127 {*movsf_internal}
     (nil))
(insn 1159 1158 1160 11 (set (reg:SF 22 xmm1 [orig:432 _346 ] [432])
        (mult:SF (reg:SF 22 xmm1 [orig:430 cd_cl.129_344 ] [430])
            (reg:SF 21 xmm0 [orig:431 cl_b.130_345 ] [431]))) "../src/tqcalc.f":235 802 {*fop_sf_comm}
     (nil))
(insn 1160 1159 1161 11 (set (reg:SF 21 xmm0 [orig:433 cd_re.131_347 ] [433])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -616 [0xfffffffffffffd98])) [1 cd_re+0 S4 A64])) "../src/tqcalc.f":235 127 {*movsf_internal}
     (nil))
(insn 1161 1160 1162 11 (set (reg:SF 21 xmm0 [orig:434 _348 ] [434])
        (mult:SF (reg:SF 21 xmm0 [orig:433 cd_re.131_347 ] [433])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -480 [0xfffffffffffffe20])) [1 re_b+0 S4 A32]))) "../src/tqcalc.f":235 802 {*fop_sf_comm}
     (nil))
(insn 1162 1161 1163 11 (set (reg:SF 22 xmm1 [orig:435 _349 ] [435])
        (plus:SF (reg:SF 22 xmm1 [orig:432 _346 ] [432])
            (reg:SF 21 xmm0 [orig:434 _348 ] [434]))) "../src/tqcalc.f":235 802 {*fop_sf_comm}
     (nil))
(insn 1163 1162 1164 11 (set (reg:SF 21 xmm0 [orig:436 cd_ma.132_350 ] [436])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -612 [0xfffffffffffffd9c])) [1 cd_ma+0 S4 A32])) "../src/tqcalc.f":235 127 {*movsf_internal}
     (nil))
(insn 1164 1163 1165 11 (set (reg:SF 21 xmm0 [orig:437 _351 ] [437])
        (mult:SF (reg:SF 21 xmm0 [orig:436 cd_ma.132_350 ] [436])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -536 [0xfffffffffffffde8])) [1 ma_b+0 S4 A32]))) "../src/tqcalc.f":235 802 {*fop_sf_comm}
     (nil))
(insn 1165 1164 1166 11 (set (reg:SF 21 xmm0 [1489])
        (plus:SF (reg:SF 21 xmm0 [orig:437 _351 ] [437])
            (reg:SF 22 xmm1 [orig:435 _349 ] [435]))) "../src/tqcalc.f":235 802 {*fop_sf_comm}
     (nil))
(insn 1166 1165 1167 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 cd_b+0 S4 A32])
        (reg:SF 21 xmm0 [1489])) "../src/tqcalc.f":235 127 {*movsf_internal}
     (nil))
(insn 1167 1166 1168 11 (set (reg:SF 22 xmm1 [orig:438 cd_cl.133_352 ] [438])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -608 [0xfffffffffffffda0])) [1 cd_cl+0 S4 A128])) "../src/tqcalc.f":236 127 {*movsf_internal}
     (nil))
(insn 1168 1167 1169 11 (set (reg:SF 21 xmm0 [orig:439 cl_c.134_353 ] [439])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -624 [0xfffffffffffffd90])) [1 cl_c+0 S4 A128])) "../src/tqcalc.f":236 127 {*movsf_internal}
     (nil))
(insn 1169 1168 1170 11 (set (reg:SF 22 xmm1 [orig:440 _354 ] [440])
        (mult:SF (reg:SF 22 xmm1 [orig:438 cd_cl.133_352 ] [438])
            (reg:SF 21 xmm0 [orig:439 cl_c.134_353 ] [439]))) "../src/tqcalc.f":236 802 {*fop_sf_comm}
     (nil))
(insn 1170 1169 1171 11 (set (reg:SF 21 xmm0 [orig:441 cd_re.135_355 ] [441])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -616 [0xfffffffffffffd98])) [1 cd_re+0 S4 A64])) "../src/tqcalc.f":236 127 {*movsf_internal}
     (nil))
(insn 1171 1170 1172 11 (set (reg:SF 21 xmm0 [orig:442 _356 ] [442])
        (mult:SF (reg:SF 21 xmm0 [orig:441 cd_re.135_355 ] [441])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -484 [0xfffffffffffffe1c])) [1 re_c+0 S4 A32]))) "../src/tqcalc.f":236 802 {*fop_sf_comm}
     (nil))
(insn 1172 1171 1173 11 (set (reg:SF 22 xmm1 [orig:443 _357 ] [443])
        (plus:SF (reg:SF 22 xmm1 [orig:440 _354 ] [440])
            (reg:SF 21 xmm0 [orig:442 _356 ] [442]))) "../src/tqcalc.f":236 802 {*fop_sf_comm}
     (nil))
(insn 1173 1172 1174 11 (set (reg:SF 21 xmm0 [orig:444 cd_ma.136_358 ] [444])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -612 [0xfffffffffffffd9c])) [1 cd_ma+0 S4 A32])) "../src/tqcalc.f":236 127 {*movsf_internal}
     (nil))
(insn 1174 1173 1175 11 (set (reg:SF 21 xmm0 [orig:445 _359 ] [445])
        (mult:SF (reg:SF 21 xmm0 [orig:444 cd_ma.136_358 ] [444])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -540 [0xfffffffffffffde4])) [1 ma_c+0 S4 A32]))) "../src/tqcalc.f":236 802 {*fop_sf_comm}
     (nil))
(insn 1175 1174 1176 11 (set (reg:SF 21 xmm0 [1490])
        (plus:SF (reg:SF 21 xmm0 [orig:445 _359 ] [445])
            (reg:SF 22 xmm1 [orig:443 _357 ] [443]))) "../src/tqcalc.f":236 802 {*fop_sf_comm}
     (nil))
(insn 1176 1175 1177 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [1 cd_c+0 S4 A32])
        (reg:SF 21 xmm0 [1490])) "../src/tqcalc.f":236 127 {*movsf_internal}
     (nil))
(insn 1177 1176 2024 11 (set (reg:SF 21 xmm0 [orig:446 cd_cl.137_360 ] [446])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -608 [0xfffffffffffffda0])) [1 cd_cl+0 S4 A128])) "../src/tqcalc.f":237 127 {*movsf_internal}
     (nil))
(insn 2024 1177 1178 11 (set (reg:SF 22 xmm1 [orig:446 cd_cl.137_360 ] [446])
        (reg:SF 21 xmm0 [orig:446 cd_cl.137_360 ] [446])) "../src/tqcalc.f":237 127 {*movsf_internal}
     (nil))
(insn 1178 2024 1179 11 (set (reg:SF 22 xmm1 [orig:446 cd_cl.137_360 ] [446])
        (mult:SF (reg:SF 22 xmm1 [orig:446 cd_cl.137_360 ] [446])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -324 [0xfffffffffffffebc])) [1 cl_u0a+0 S4 A32]))) "../src/tqcalc.f":237 802 {*fop_sf_comm}
     (nil))
(insn 1179 1178 1180 11 (set (reg:SF 21 xmm0 [orig:448 cd_re.138_362 ] [448])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -616 [0xfffffffffffffd98])) [1 cd_re+0 S4 A64])) "../src/tqcalc.f":237 127 {*movsf_internal}
     (nil))
(insn 1180 1179 1181 11 (set (reg:SF 21 xmm0 [orig:449 _363 ] [449])
        (mult:SF (reg:SF 21 xmm0 [orig:448 cd_re.138_362 ] [448])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -488 [0xfffffffffffffe18])) [1 re_u0a+0 S4 A32]))) "../src/tqcalc.f":237 802 {*fop_sf_comm}
     (nil))
(insn 1181 1180 1182 11 (set (reg:SF 22 xmm1 [orig:450 _364 ] [450])
        (plus:SF (reg:SF 22 xmm1 [orig:447 _361 ] [447])
            (reg:SF 21 xmm0 [orig:449 _363 ] [449]))) "../src/tqcalc.f":237 802 {*fop_sf_comm}
     (nil))
(insn 1182 1181 1183 11 (set (reg:SF 21 xmm0 [orig:451 cd_ma.139_365 ] [451])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -612 [0xfffffffffffffd9c])) [1 cd_ma+0 S4 A32])) "../src/tqcalc.f":237 127 {*movsf_internal}
     (nil))
(insn 1183 1182 1184 11 (set (reg:SF 21 xmm0 [orig:452 _366 ] [452])
        (mult:SF (reg:SF 21 xmm0 [orig:451 cd_ma.139_365 ] [451])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -544 [0xfffffffffffffde0])) [1 ma_u0a+0 S4 A32]))) "../src/tqcalc.f":237 802 {*fop_sf_comm}
     (nil))
(insn 1184 1183 1185 11 (set (reg:SF 21 xmm0 [1491])
        (plus:SF (reg:SF 21 xmm0 [orig:452 _366 ] [452])
            (reg:SF 22 xmm1 [orig:450 _364 ] [450]))) "../src/tqcalc.f":237 802 {*fop_sf_comm}
     (nil))
(insn 1185 1184 1186 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [1 cd_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1491])) "../src/tqcalc.f":237 127 {*movsf_internal}
     (nil))
(insn 1186 1185 2026 11 (set (reg:SF 21 xmm0 [orig:453 cd_cl.140_367 ] [453])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -608 [0xfffffffffffffda0])) [1 cd_cl+0 S4 A128])) "../src/tqcalc.f":238 127 {*movsf_internal}
     (nil))
(insn 2026 1186 1187 11 (set (reg:SF 22 xmm1 [orig:453 cd_cl.140_367 ] [453])
        (reg:SF 21 xmm0 [orig:453 cd_cl.140_367 ] [453])) "../src/tqcalc.f":238 127 {*movsf_internal}
     (nil))
(insn 1187 2026 1188 11 (set (reg:SF 22 xmm1 [orig:453 cd_cl.140_367 ] [453])
        (mult:SF (reg:SF 22 xmm1 [orig:453 cd_cl.140_367 ] [453])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -328 [0xfffffffffffffeb8])) [1 cl_u0t+0 S4 A32]))) "../src/tqcalc.f":238 802 {*fop_sf_comm}
     (nil))
(insn 1188 1187 1189 11 (set (reg:SF 21 xmm0 [orig:455 cd_re.141_369 ] [455])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -616 [0xfffffffffffffd98])) [1 cd_re+0 S4 A64])) "../src/tqcalc.f":238 127 {*movsf_internal}
     (nil))
(insn 1189 1188 1190 11 (set (reg:SF 21 xmm0 [orig:456 _370 ] [456])
        (mult:SF (reg:SF 21 xmm0 [orig:455 cd_re.141_369 ] [455])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -492 [0xfffffffffffffe14])) [1 re_u0t+0 S4 A32]))) "../src/tqcalc.f":238 802 {*fop_sf_comm}
     (nil))
(insn 1190 1189 1191 11 (set (reg:SF 22 xmm1 [orig:457 _371 ] [457])
        (plus:SF (reg:SF 22 xmm1 [orig:454 _368 ] [454])
            (reg:SF 21 xmm0 [orig:456 _370 ] [456]))) "../src/tqcalc.f":238 802 {*fop_sf_comm}
     (nil))
(insn 1191 1190 1192 11 (set (reg:SF 21 xmm0 [orig:458 cd_ma.142_372 ] [458])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -612 [0xfffffffffffffd9c])) [1 cd_ma+0 S4 A32])) "../src/tqcalc.f":238 127 {*movsf_internal}
     (nil))
(insn 1192 1191 1193 11 (set (reg:SF 21 xmm0 [orig:459 _373 ] [459])
        (mult:SF (reg:SF 21 xmm0 [orig:458 cd_ma.142_372 ] [458])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -548 [0xfffffffffffffddc])) [1 ma_u0t+0 S4 A32]))) "../src/tqcalc.f":238 802 {*fop_sf_comm}
     (nil))
(insn 1193 1192 1194 11 (set (reg:SF 21 xmm0 [1492])
        (plus:SF (reg:SF 21 xmm0 [orig:459 _373 ] [459])
            (reg:SF 22 xmm1 [orig:457 _371 ] [457]))) "../src/tqcalc.f":238 802 {*fop_sf_comm}
     (nil))
(insn 1194 1193 1195 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -556 [0xfffffffffffffdd4])) [1 cd_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1492])) "../src/tqcalc.f":238 127 {*movsf_internal}
     (nil))
(insn 1195 1194 1196 11 (set (reg:SI 0 ax [1493])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":240 82 {*movsi_internal}
     (nil))
(insn 1196 1195 1197 11 (set (reg:DI 0 ax [orig:460 _374 ] [460])
        (sign_extend:DI (reg:SI 0 ax [1493]))) "../src/tqcalc.f":240 145 {*extendsidi2_rex64}
     (nil))
(insn 1197 1196 1198 11 (parallel [
            (set (reg:DI 1 dx [orig:461 _375 ] [461])
                (plus:DI (reg:DI 0 ax [orig:460 _374 ] [460])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":240 218 {*adddi_1}
     (nil))
(insn 1198 1197 1199 11 (set (reg/f:DI 0 ax [1494])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 40 [0x28])) [7 stall+0 S8 A64])) "../src/tqcalc.f":240 81 {*movdi_internal}
     (nil))
(insn 1199 1198 1200 11 (set (reg:SI 0 ax [orig:462 _376 ] [462])
        (mem:SI (plus:DI (mult:DI (reg:DI 1 dx [orig:461 _375 ] [461])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1494])) [4 *stall_1058(D) S4 A32])) "../src/tqcalc.f":240 82 {*movsi_internal}
     (nil))
(insn 1200 1199 1201 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:462 _376 ] [462])
            (const_int 0 [0]))) "../src/tqcalc.f":240 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1201 1200 1202 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1297)
            (pc))) "../src/tqcalc.f":240 617 {*jcc_1}
     (nil)
 -> 1297)
;;  succ:       12 (FALLTHRU)
;;              13
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520
(note 1202 1201 1203 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 1203 1202 1204 12 (set (reg:SI 0 ax [1495])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":243 82 {*movsi_internal}
     (nil))
(insn 1204 1203 1205 12 (set (reg:DI 0 ax [orig:463 _377 ] [463])
        (sign_extend:DI (reg:SI 0 ax [1495]))) "../src/tqcalc.f":243 145 {*extendsidi2_rex64}
     (nil))
(insn 1205 1204 1206 12 (parallel [
            (set (reg:DI 0 ax [orig:464 _378 ] [464])
                (plus:DI (reg:DI 0 ax [orig:463 _377 ] [463])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 218 {*adddi_1}
     (nil))
(insn 1206 1205 1207 12 (parallel [
            (set (reg:DI 1 dx [1496])
                (ashift:DI (reg:DI 0 ax [orig:464 _378 ] [464])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 512 {*ashldi3_1}
     (nil))
(insn 1207 1206 1208 12 (set (reg/f:DI 0 ax [1497])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 120 [0x78])) [6 dclda+0 S8 A64])) "../src/tqcalc.f":243 81 {*movdi_internal}
     (nil))
(insn 1208 1207 1209 12 (parallel [
            (set (reg/f:DI 38 r9 [orig:465 _379 ] [465])
                (plus:DI (reg:DI 1 dx [1496])
                    (reg/f:DI 0 ax [1497])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 104 [0x68])) [6 dclda+0 S8 A64])
            (reg:DI 1 dx [1496]))
        (nil)))
(insn 1209 1208 1210 12 (set (reg:SI 0 ax [1498])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":243 82 {*movsi_internal}
     (nil))
(insn 1210 1209 1211 12 (set (reg:DI 0 ax [orig:466 _380 ] [466])
        (sign_extend:DI (reg:SI 0 ax [1498]))) "../src/tqcalc.f":243 145 {*extendsidi2_rex64}
     (nil))
(insn 1211 1210 1212 12 (parallel [
            (set (reg:DI 0 ax [orig:467 _381 ] [467])
                (plus:DI (reg:DI 0 ax [orig:466 _380 ] [466])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 218 {*adddi_1}
     (nil))
(insn 1212 1211 1213 12 (parallel [
            (set (reg:DI 1 dx [1499])
                (ashift:DI (reg:DI 0 ax [orig:467 _381 ] [467])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 512 {*ashldi3_1}
     (nil))
(insn 1213 1212 1214 12 (set (reg/f:DI 0 ax [1500])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 112 [0x70])) [6 cl0+0 S8 A64])) "../src/tqcalc.f":243 81 {*movdi_internal}
     (nil))
(insn 1214 1213 1215 12 (parallel [
            (set (reg/f:DI 37 r8 [orig:468 _382 ] [468])
                (plus:DI (reg:DI 1 dx [1499])
                    (reg/f:DI 0 ax [1500])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 96 [0x60])) [6 cl0+0 S8 A64])
            (reg:DI 1 dx [1499]))
        (nil)))
(insn 1215 1214 1216 12 (set (reg:SI 0 ax [1501])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":243 82 {*movsi_internal}
     (nil))
(insn 1216 1215 1217 12 (set (reg:DI 0 ax [orig:469 _383 ] [469])
        (sign_extend:DI (reg:SI 0 ax [1501]))) "../src/tqcalc.f":243 145 {*extendsidi2_rex64}
     (nil))
(insn 1217 1216 1218 12 (parallel [
            (set (reg:DI 0 ax [orig:470 _384 ] [470])
                (plus:DI (reg:DI 0 ax [orig:469 _383 ] [469])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 218 {*adddi_1}
     (nil))
(insn 1218 1217 1219 12 (parallel [
            (set (reg:DI 1 dx [1502])
                (ashift:DI (reg:DI 0 ax [orig:470 _384 ] [470])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 512 {*ashldi3_1}
     (nil))
(insn 1219 1218 1220 12 (set (reg/f:DI 0 ax [1503])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 176 [0xb0])) [6 clcd0+0 S8 A64])) "../src/tqcalc.f":243 81 {*movdi_internal}
     (nil))
(insn 1220 1219 1221 12 (parallel [
            (set (reg/f:DI 5 di [orig:471 _385 ] [471])
                (plus:DI (reg:DI 1 dx [1502])
                    (reg/f:DI 0 ax [1503])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 16 argp)
                    (const_int 160 [0xa0])) [6 clcd0+0 S8 A64])
            (reg:DI 1 dx [1502]))
        (nil)))
(insn 1221 1220 1222 12 (parallel [
            (set (reg:DI 1 dx [1504])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -720 [0xfffffffffffffd30])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 218 {*adddi_1}
     (nil))
(insn 1222 1221 1223 12 (parallel [
            (set (reg:DI 4 si [1505])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -716 [0xfffffffffffffd34])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 218 {*adddi_1}
     (nil))
(insn 1223 1222 1224 12 (parallel [
            (set (reg:DI 0 ax [1506])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -604 [0xfffffffffffffda4])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 218 {*adddi_1}
     (nil))
(insn 1224 1223 1225 12 (parallel [
            (set (reg:DI 2 cx [1507])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -648 [0xfffffffffffffd78])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 218 {*adddi_1}
     (nil))
(insn 1225 1224 1226 12 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 2 cx [1507])) "../src/tqcalc.f":243 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 1226 1225 1227 12 (parallel [
            (set (reg:DI 2 cx [1508])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -644 [0xfffffffffffffd7c])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 218 {*adddi_1}
     (nil))
(insn 1227 1226 1228 12 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 2 cx [1508])) "../src/tqcalc.f":243 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 1228 1227 1229 12 (parallel [
            (set (reg:DI 2 cx [1509])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -640 [0xfffffffffffffd80])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 218 {*adddi_1}
     (nil))
(insn 1229 1228 1230 12 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 2 cx [1509])) "../src/tqcalc.f":243 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 24 [0x18])
        (nil)))
(insn 1230 1229 1231 12 (parallel [
            (set (reg:DI 2 cx [1510])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -636 [0xfffffffffffffd84])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 218 {*adddi_1}
     (nil))
(insn 1231 1230 1234 12 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [6  S8 A64])
        (reg:DI 2 cx [1510])) "../src/tqcalc.f":243 57 {*pushdi2_rex64}
     (expr_list:REG_ARGS_SIZE (const_int 32 [0x20])
        (nil)))
(insn 1234 1231 1237 12 (set (reg:DI 2 cx)
        (reg/f:DI 5 di [orig:471 _385 ] [471])) "../src/tqcalc.f":243 81 {*movdi_internal}
     (nil))
(insn 1237 1234 1238 12 (set (reg:DI 5 di)
        (reg:DI 0 ax [1506])) "../src/tqcalc.f":243 81 {*movdi_internal}
     (nil))
(insn 1238 1237 1239 12 (set (reg:QI 0 ax)
        (const_int 0 [0])) "../src/tqcalc.f":243 84 {*movqi_internal}
     (nil))
(call_insn 1239 1238 1240 12 (call (mem:QI (symbol_ref:DI ("dcdfun_") [flags 0x41]  <function_decl 0x1427e4d00 dcdfun>) [0 dcdfun S1 A8])
        (const_int 32 [0x20])) "../src/tqcalc.f":243 655 {*call}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:DI (use (reg:DI 37 r8))
                            (expr_list:DI (use (reg:DI 38 r9))
                                (nil)))))))))
(insn 1240 1239 1241 12 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":243 218 {*adddi_1}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 1241 1240 1242 12 (set (reg:SI 0 ax [1511])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":245 82 {*movsi_internal}
     (nil))
(insn 1242 1241 1243 12 (set (reg:DI 0 ax [orig:472 _386 ] [472])
        (sign_extend:DI (reg:SI 0 ax [1511]))) "../src/tqcalc.f":245 145 {*extendsidi2_rex64}
     (nil))
(insn 1243 1242 1244 12 (parallel [
            (set (reg:DI 1 dx [orig:473 _387 ] [473])
                (plus:DI (reg:DI 0 ax [orig:472 _386 ] [472])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":245 218 {*adddi_1}
     (nil))
(insn 1244 1243 1245 12 (set (reg/f:DI 0 ax [1512])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":245 81 {*movdi_internal}
     (nil))
(insn 1245 1244 1246 12 (set (reg:SF 22 xmm1 [orig:474 _388 ] [474])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:473 _387 ] [473])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1512])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":245 127 {*movsf_internal}
     (nil))
(insn 1246 1245 1247 12 (set (reg:SF 21 xmm0 [orig:475 dcd.143_389 ] [475])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -636 [0xfffffffffffffd84])) [1 dcd+0 S4 A32])) "../src/tqcalc.f":245 127 {*movsf_internal}
     (nil))
(insn 1247 1246 1248 12 (set (reg:SI 0 ax [1513])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":245 82 {*movsi_internal}
     (nil))
(insn 1248 1247 1249 12 (set (reg:DI 0 ax [orig:476 _390 ] [476])
        (sign_extend:DI (reg:SI 0 ax [1513]))) "../src/tqcalc.f":245 145 {*extendsidi2_rex64}
     (nil))
(insn 1249 1248 1250 12 (parallel [
            (set (reg:DI 1 dx [orig:477 _391 ] [477])
                (plus:DI (reg:DI 0 ax [orig:476 _390 ] [476])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":245 218 {*adddi_1}
     (nil))
(insn 1250 1249 1251 12 (set (reg:SF 21 xmm0 [orig:478 _392 ] [478])
        (plus:SF (reg:SF 21 xmm0 [orig:475 dcd.143_389 ] [475])
            (reg:SF 22 xmm1 [orig:474 _388 ] [474]))) "../src/tqcalc.f":245 802 {*fop_sf_comm}
     (nil))
(insn 1251 1250 1252 12 (set (reg/f:DI 0 ax [1514])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":245 81 {*movdi_internal}
     (nil))
(insn 1252 1251 1253 12 (set (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:477 _391 ] [477])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1514])) [1 *cd_1186(D) S4 A32])
        (reg:SF 21 xmm0 [orig:478 _392 ] [478])) "../src/tqcalc.f":245 127 {*movsf_internal}
     (nil))
(insn 1253 1252 1254 12 (set (reg:SF 21 xmm0 [orig:479 dcd_wa.144_393 ] [479])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -644 [0xfffffffffffffd7c])) [1 dcd_wa+0 S4 A32])) "../src/tqcalc.f":246 127 {*movsf_internal}
     (nil))
(insn 1254 1253 2028 12 (set (reg:SF 21 xmm0 [orig:480 _394 ] [480])
        (mult:SF (reg:SF 21 xmm0 [orig:479 dcd_wa.144_393 ] [479])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -368 [0xfffffffffffffe90])) [1 wa_vel+0 S4 A32]))) "../src/tqcalc.f":246 802 {*fop_sf_comm}
     (nil))
(insn 2028 1254 1255 12 (set (reg:SF 22 xmm1 [orig:480 _394 ] [480])
        (reg:SF 21 xmm0 [orig:480 _394 ] [480])) "../src/tqcalc.f":246 127 {*movsf_internal}
     (nil))
(insn 1255 2028 1256 12 (set (reg:SF 22 xmm1 [orig:480 _394 ] [480])
        (plus:SF (reg:SF 22 xmm1 [orig:480 _394 ] [480])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -64 [0xffffffffffffffc0])) [1 cd_vel+0 S4 A32]))) "../src/tqcalc.f":246 802 {*fop_sf_comm}
     (nil))
(insn 1256 1255 1257 12 (set (reg:SF 21 xmm0 [orig:482 dcd_wt.145_396 ] [482])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -648 [0xfffffffffffffd78])) [1 dcd_wt+0 S4 A64])) "../src/tqcalc.f":246 127 {*movsf_internal}
     (nil))
(insn 1257 1256 1258 12 (set (reg:SF 21 xmm0 [orig:483 _397 ] [483])
        (mult:SF (reg:SF 21 xmm0 [orig:482 dcd_wt.145_396 ] [482])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -392 [0xfffffffffffffe78])) [1 wt_vel+0 S4 A32]))) "../src/tqcalc.f":246 802 {*fop_sf_comm}
     (nil))
(insn 1258 1257 1259 12 (set (reg:SF 21 xmm0 [1515])
        (plus:SF (reg:SF 21 xmm0 [orig:483 _397 ] [483])
            (reg:SF 22 xmm1 [orig:481 _395 ] [481]))) "../src/tqcalc.f":246 802 {*fop_sf_comm}
     (nil))
(insn 1259 1258 1260 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [1 cd_vel+0 S4 A32])
        (reg:SF 21 xmm0 [1515])) "../src/tqcalc.f":246 127 {*movsf_internal}
     (nil))
(insn 1260 1259 1261 12 (set (reg:SF 21 xmm0 [orig:484 dcd_wa.146_398 ] [484])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -644 [0xfffffffffffffd7c])) [1 dcd_wa+0 S4 A32])) "../src/tqcalc.f":247 127 {*movsf_internal}
     (nil))
(insn 1261 1260 2030 12 (set (reg:SF 21 xmm0 [orig:485 _399 ] [485])
        (mult:SF (reg:SF 21 xmm0 [orig:484 dcd_wa.146_398 ] [484])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -372 [0xfffffffffffffe8c])) [1 wa_omg+0 S4 A32]))) "../src/tqcalc.f":247 802 {*fop_sf_comm}
     (nil))
(insn 2030 1261 1262 12 (set (reg:SF 22 xmm1 [orig:485 _399 ] [485])
        (reg:SF 21 xmm0 [orig:485 _399 ] [485])) "../src/tqcalc.f":247 127 {*movsf_internal}
     (nil))
(insn 1262 2030 1263 12 (set (reg:SF 22 xmm1 [orig:485 _399 ] [485])
        (plus:SF (reg:SF 22 xmm1 [orig:485 _399 ] [485])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -60 [0xffffffffffffffc4])) [1 cd_omg+0 S4 A32]))) "../src/tqcalc.f":247 802 {*fop_sf_comm}
     (nil))
(insn 1263 1262 1264 12 (set (reg:SF 21 xmm0 [orig:487 dcd_wt.147_401 ] [487])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -648 [0xfffffffffffffd78])) [1 dcd_wt+0 S4 A64])) "../src/tqcalc.f":247 127 {*movsf_internal}
     (nil))
(insn 1264 1263 1265 12 (set (reg:SF 21 xmm0 [orig:488 _402 ] [488])
        (mult:SF (reg:SF 21 xmm0 [orig:487 dcd_wt.147_401 ] [487])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -396 [0xfffffffffffffe74])) [1 wt_omg+0 S4 A32]))) "../src/tqcalc.f":247 802 {*fop_sf_comm}
     (nil))
(insn 1265 1264 1266 12 (set (reg:SF 21 xmm0 [1516])
        (plus:SF (reg:SF 21 xmm0 [orig:488 _402 ] [488])
            (reg:SF 22 xmm1 [orig:486 _400 ] [486]))) "../src/tqcalc.f":247 802 {*fop_sf_comm}
     (nil))
(insn 1266 1265 1267 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [1 cd_omg+0 S4 A32])
        (reg:SF 21 xmm0 [1516])) "../src/tqcalc.f":247 127 {*movsf_internal}
     (nil))
(insn 1267 1266 1268 12 (set (reg:SF 21 xmm0 [orig:489 dcd_wa.148_403 ] [489])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -644 [0xfffffffffffffd7c])) [1 dcd_wa+0 S4 A32])) "../src/tqcalc.f":248 127 {*movsf_internal}
     (nil))
(insn 1268 1267 2032 12 (set (reg:SF 21 xmm0 [orig:490 _404 ] [490])
        (mult:SF (reg:SF 21 xmm0 [orig:489 dcd_wa.148_403 ] [489])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -376 [0xfffffffffffffe88])) [1 wa_b+0 S4 A32]))) "../src/tqcalc.f":248 802 {*fop_sf_comm}
     (nil))
(insn 2032 1268 1269 12 (set (reg:SF 22 xmm1 [orig:490 _404 ] [490])
        (reg:SF 21 xmm0 [orig:490 _404 ] [490])) "../src/tqcalc.f":248 127 {*movsf_internal}
     (nil))
(insn 1269 2032 1270 12 (set (reg:SF 22 xmm1 [orig:490 _404 ] [490])
        (plus:SF (reg:SF 22 xmm1 [orig:490 _404 ] [490])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -52 [0xffffffffffffffcc])) [1 cd_b+0 S4 A32]))) "../src/tqcalc.f":248 802 {*fop_sf_comm}
     (nil))
(insn 1270 1269 1271 12 (set (reg:SF 21 xmm0 [orig:492 dcd_wt.149_406 ] [492])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -648 [0xfffffffffffffd78])) [1 dcd_wt+0 S4 A64])) "../src/tqcalc.f":248 127 {*movsf_internal}
     (nil))
(insn 1271 1270 1272 12 (set (reg:SF 21 xmm0 [orig:493 _407 ] [493])
        (mult:SF (reg:SF 21 xmm0 [orig:492 dcd_wt.149_406 ] [492])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -400 [0xfffffffffffffe70])) [1 wt_b+0 S4 A32]))) "../src/tqcalc.f":248 802 {*fop_sf_comm}
     (nil))
(insn 1272 1271 1273 12 (set (reg:SF 21 xmm0 [orig:494 _408 ] [494])
        (plus:SF (reg:SF 21 xmm0 [orig:493 _407 ] [493])
            (reg:SF 22 xmm1 [orig:491 _405 ] [491]))) "../src/tqcalc.f":248 802 {*fop_sf_comm}
     (nil))
(insn 1273 1272 1274 12 (set (reg:SF 22 xmm1 [orig:495 dcd_b.150_409 ] [495])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -640 [0xfffffffffffffd80])) [1 dcd_b+0 S4 A128])) "../src/tqcalc.f":248 127 {*movsf_internal}
     (nil))
(insn 1274 1273 1275 12 (set (reg:SF 21 xmm0 [1517])
        (plus:SF (reg:SF 21 xmm0 [orig:494 _408 ] [494])
            (reg:SF 22 xmm1 [orig:495 dcd_b.150_409 ] [495]))) "../src/tqcalc.f":248 802 {*fop_sf_comm}
     (nil))
(insn 1275 1274 1276 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 cd_b+0 S4 A32])
        (reg:SF 21 xmm0 [1517])) "../src/tqcalc.f":248 127 {*movsf_internal}
     (nil))
(insn 1276 1275 1277 12 (set (reg:SF 21 xmm0 [orig:496 dcd_wa.151_410 ] [496])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -644 [0xfffffffffffffd7c])) [1 dcd_wa+0 S4 A32])) "../src/tqcalc.f":249 127 {*movsf_internal}
     (nil))
(insn 1277 1276 2034 12 (set (reg:SF 21 xmm0 [orig:497 _411 ] [497])
        (mult:SF (reg:SF 21 xmm0 [orig:496 dcd_wa.151_410 ] [496])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -380 [0xfffffffffffffe84])) [1 wa_c+0 S4 A32]))) "../src/tqcalc.f":249 802 {*fop_sf_comm}
     (nil))
(insn 2034 1277 1278 12 (set (reg:SF 22 xmm1 [orig:497 _411 ] [497])
        (reg:SF 21 xmm0 [orig:497 _411 ] [497])) "../src/tqcalc.f":249 127 {*movsf_internal}
     (nil))
(insn 1278 2034 1279 12 (set (reg:SF 22 xmm1 [orig:497 _411 ] [497])
        (plus:SF (reg:SF 22 xmm1 [orig:497 _411 ] [497])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -56 [0xffffffffffffffc8])) [1 cd_c+0 S4 A32]))) "../src/tqcalc.f":249 802 {*fop_sf_comm}
     (nil))
(insn 1279 1278 1280 12 (set (reg:SF 21 xmm0 [orig:499 dcd_wt.152_413 ] [499])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -648 [0xfffffffffffffd78])) [1 dcd_wt+0 S4 A64])) "../src/tqcalc.f":249 127 {*movsf_internal}
     (nil))
(insn 1280 1279 1281 12 (set (reg:SF 21 xmm0 [orig:500 _414 ] [500])
        (mult:SF (reg:SF 21 xmm0 [orig:499 dcd_wt.152_413 ] [499])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -404 [0xfffffffffffffe6c])) [1 wt_c+0 S4 A32]))) "../src/tqcalc.f":249 802 {*fop_sf_comm}
     (nil))
(insn 1281 1280 1282 12 (set (reg:SF 21 xmm0 [1518])
        (plus:SF (reg:SF 21 xmm0 [orig:500 _414 ] [500])
            (reg:SF 22 xmm1 [orig:498 _412 ] [498]))) "../src/tqcalc.f":249 802 {*fop_sf_comm}
     (nil))
(insn 1282 1281 1283 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [1 cd_c+0 S4 A32])
        (reg:SF 21 xmm0 [1518])) "../src/tqcalc.f":249 127 {*movsf_internal}
     (nil))
(insn 1283 1282 1284 12 (set (reg:SF 21 xmm0 [orig:501 dcd_wa.153_415 ] [501])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -644 [0xfffffffffffffd7c])) [1 dcd_wa+0 S4 A32])) "../src/tqcalc.f":250 127 {*movsf_internal}
     (nil))
(insn 1284 1283 2036 12 (set (reg:SF 21 xmm0 [orig:502 _416 ] [502])
        (mult:SF (reg:SF 21 xmm0 [orig:501 dcd_wa.153_415 ] [501])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -384 [0xfffffffffffffe80])) [1 wa_u0a+0 S4 A32]))) "../src/tqcalc.f":250 802 {*fop_sf_comm}
     (nil))
(insn 2036 1284 1285 12 (set (reg:SF 22 xmm1 [orig:502 _416 ] [502])
        (reg:SF 21 xmm0 [orig:502 _416 ] [502])) "../src/tqcalc.f":250 127 {*movsf_internal}
     (nil))
(insn 1285 2036 1286 12 (set (reg:SF 22 xmm1 [orig:502 _416 ] [502])
        (plus:SF (reg:SF 22 xmm1 [orig:502 _416 ] [502])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -552 [0xfffffffffffffdd8])) [1 cd_u0a+0 S4 A32]))) "../src/tqcalc.f":250 802 {*fop_sf_comm}
     (nil))
(insn 1286 1285 1287 12 (set (reg:SF 21 xmm0 [orig:504 dcd_wt.154_418 ] [504])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -648 [0xfffffffffffffd78])) [1 dcd_wt+0 S4 A64])) "../src/tqcalc.f":250 127 {*movsf_internal}
     (nil))
(insn 1287 1286 1288 12 (set (reg:SF 21 xmm0 [orig:505 _419 ] [505])
        (mult:SF (reg:SF 21 xmm0 [orig:504 dcd_wt.154_418 ] [504])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -408 [0xfffffffffffffe68])) [1 wt_u0a+0 S4 A32]))) "../src/tqcalc.f":250 802 {*fop_sf_comm}
     (nil))
(insn 1288 1287 1289 12 (set (reg:SF 21 xmm0 [1519])
        (plus:SF (reg:SF 21 xmm0 [orig:505 _419 ] [505])
            (reg:SF 22 xmm1 [orig:503 _417 ] [503]))) "../src/tqcalc.f":250 802 {*fop_sf_comm}
     (nil))
(insn 1289 1288 1290 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [1 cd_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [1519])) "../src/tqcalc.f":250 127 {*movsf_internal}
     (nil))
(insn 1290 1289 1291 12 (set (reg:SF 21 xmm0 [orig:506 dcd_wa.155_420 ] [506])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -644 [0xfffffffffffffd7c])) [1 dcd_wa+0 S4 A32])) "../src/tqcalc.f":251 127 {*movsf_internal}
     (nil))
(insn 1291 1290 2038 12 (set (reg:SF 21 xmm0 [orig:507 _421 ] [507])
        (mult:SF (reg:SF 21 xmm0 [orig:506 dcd_wa.155_420 ] [506])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -388 [0xfffffffffffffe7c])) [1 wa_u0t+0 S4 A32]))) "../src/tqcalc.f":251 802 {*fop_sf_comm}
     (nil))
(insn 2038 1291 1292 12 (set (reg:SF 22 xmm1 [orig:507 _421 ] [507])
        (reg:SF 21 xmm0 [orig:507 _421 ] [507])) "../src/tqcalc.f":251 127 {*movsf_internal}
     (nil))
(insn 1292 2038 1293 12 (set (reg:SF 22 xmm1 [orig:507 _421 ] [507])
        (plus:SF (reg:SF 22 xmm1 [orig:507 _421 ] [507])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -556 [0xfffffffffffffdd4])) [1 cd_u0t+0 S4 A32]))) "../src/tqcalc.f":251 802 {*fop_sf_comm}
     (nil))
(insn 1293 1292 1294 12 (set (reg:SF 21 xmm0 [orig:509 dcd_wt.156_423 ] [509])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -648 [0xfffffffffffffd78])) [1 dcd_wt+0 S4 A64])) "../src/tqcalc.f":251 127 {*movsf_internal}
     (nil))
(insn 1294 1293 1295 12 (set (reg:SF 21 xmm0 [orig:510 _424 ] [510])
        (mult:SF (reg:SF 21 xmm0 [orig:509 dcd_wt.156_423 ] [509])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -412 [0xfffffffffffffe64])) [1 wt_u0t+0 S4 A32]))) "../src/tqcalc.f":251 802 {*fop_sf_comm}
     (nil))
(insn 1295 1294 1296 12 (set (reg:SF 21 xmm0 [1520])
        (plus:SF (reg:SF 21 xmm0 [orig:510 _424 ] [510])
            (reg:SF 22 xmm1 [orig:508 _422 ] [508]))) "../src/tqcalc.f":251 802 {*fop_sf_comm}
     (nil))
(insn 1296 1295 1297 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -556 [0xfffffffffffffdd4])) [1 cd_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [1520])) "../src/tqcalc.f":251 127 {*movsf_internal}
     (nil))
;;  succ:       13 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 15, flags: (RTL, MODIFIED)
;;  pred:       11
;;              12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709
(code_label 1297 1296 1298 13 9 (nil) [1 uses])
(note 1298 1297 1299 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 1299 1298 1300 13 (set (reg/f:DI 0 ax [1521])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 88 [0x58])) [8 rho+0 S8 A64])) "../src/tqcalc.f":256 81 {*movdi_internal}
     (nil))
(insn 1300 1299 1301 13 (set (reg:SF 22 xmm1 [orig:511 _425 ] [511])
        (mem:SF (reg/f:DI 0 ax [1521]) [1 *rho_1130(D)+0 S4 A32])) "../src/tqcalc.f":256 127 {*movsf_internal}
     (nil))
(insn 1301 1300 1302 13 (set (reg:SF 21 xmm0 [1522])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":256 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 1302 1301 1303 13 (set (reg:SF 21 xmm0 [orig:512 _426 ] [512])
        (mult:SF (reg:SF 21 xmm0 [1522])
            (reg:SF 22 xmm1 [orig:511 _425 ] [511]))) "../src/tqcalc.f":256 802 {*fop_sf_comm}
     (nil))
(insn 1303 1302 1304 13 (set (reg:SI 0 ax [1523])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":256 82 {*movsi_internal}
     (nil))
(insn 1304 1303 1305 13 (set (reg:DI 0 ax [orig:513 _427 ] [513])
        (sign_extend:DI (reg:SI 0 ax [1523]))) "../src/tqcalc.f":256 145 {*extendsidi2_rex64}
     (nil))
(insn 1305 1304 1306 13 (parallel [
            (set (reg:DI 1 dx [orig:514 _428 ] [514])
                (plus:DI (reg:DI 0 ax [orig:513 _427 ] [513])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":256 218 {*adddi_1}
     (nil))
(insn 1306 1305 1307 13 (set (reg/f:DI 0 ax [1524])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -736 [0xfffffffffffffd20])) [6 c+0 S8 A64])) "../src/tqcalc.f":256 81 {*movdi_internal}
     (nil))
(insn 1307 1306 1308 13 (set (reg:SF 22 xmm1 [orig:515 _429 ] [515])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:514 _428 ] [514])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1524])) [1 *c_1068(D) S4 A32])) "../src/tqcalc.f":256 127 {*movsf_internal}
     (nil))
(insn 1308 1307 1309 13 (set (reg:SF 21 xmm0 [1525])
        (mult:SF (reg:SF 21 xmm0 [orig:512 _426 ] [512])
            (reg:SF 22 xmm1 [orig:515 _429 ] [515]))) "../src/tqcalc.f":256 802 {*fop_sf_comm}
     (nil))
(insn 1309 1308 1310 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])
        (reg:SF 21 xmm0 [1525])) "../src/tqcalc.f":256 127 {*movsf_internal}
     (nil))
(insn 1310 1309 2040 13 (set (reg:SF 21 xmm0 [1526])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":257 127 {*movsf_internal}
     (nil))
(insn 2040 1310 1311 13 (set (reg:SF 22 xmm1 [1526])
        (reg:SF 21 xmm0 [1526])) "../src/tqcalc.f":257 127 {*movsf_internal}
     (nil))
(insn 1311 2040 1312 13 (set (reg:SF 22 xmm1 [1526])
        (mult:SF (reg:SF 22 xmm1 [1526])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":257 802 {*fop_sf_comm}
     (nil))
(insn 1312 1311 1313 13 (set (reg:SI 0 ax [1527])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":257 82 {*movsi_internal}
     (nil))
(insn 1313 1312 1314 13 (set (reg:DI 0 ax [orig:517 _431 ] [517])
        (sign_extend:DI (reg:SI 0 ax [1527]))) "../src/tqcalc.f":257 145 {*extendsidi2_rex64}
     (nil))
(insn 1314 1313 1315 13 (parallel [
            (set (reg:DI 1 dx [orig:518 _432 ] [518])
                (plus:DI (reg:DI 0 ax [orig:517 _431 ] [517])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":257 218 {*adddi_1}
     (nil))
(insn 1315 1314 1316 13 (set (reg/f:DI 0 ax [1528])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":257 81 {*movdi_internal}
     (nil))
(insn 1316 1315 1317 13 (set (reg:SF 23 xmm2 [orig:519 _433 ] [519])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:518 _432 ] [518])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1528])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":257 127 {*movsf_internal}
     (nil))
(insn 1317 1316 1318 13 (set (reg:SF 21 xmm0 [orig:520 wt.157_434 ] [520])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":257 127 {*movsf_internal}
     (nil))
(insn 1318 1317 1319 13 (set (reg:SF 21 xmm0 [orig:521 _435 ] [521])
        (mult:SF (reg:SF 21 xmm0 [orig:520 wt.157_434 ] [520])
            (reg:SF 23 xmm2 [orig:519 _433 ] [519]))) "../src/tqcalc.f":257 802 {*fop_sf_comm}
     (nil))
(insn 1319 1318 1320 13 (set (reg:SI 0 ax [1529])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":257 82 {*movsi_internal}
     (nil))
(insn 1320 1319 1321 13 (set (reg:DI 0 ax [orig:522 _436 ] [522])
        (sign_extend:DI (reg:SI 0 ax [1529]))) "../src/tqcalc.f":257 145 {*extendsidi2_rex64}
     (nil))
(insn 1321 1320 1322 13 (parallel [
            (set (reg:DI 1 dx [orig:523 _437 ] [523])
                (plus:DI (reg:DI 0 ax [orig:522 _436 ] [522])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":257 218 {*adddi_1}
     (nil))
(insn 1322 1321 1323 13 (set (reg/f:DI 0 ax [1530])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":257 81 {*movdi_internal}
     (nil))
(insn 1323 1322 1324 13 (set (reg:SF 24 xmm3 [orig:524 _438 ] [524])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:523 _437 ] [523])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1530])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":257 127 {*movsf_internal}
     (nil))
(insn 1324 1323 1325 13 (set (reg:SF 23 xmm2 [orig:525 wa.158_439 ] [525])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":257 127 {*movsf_internal}
     (nil))
(insn 1325 1324 1326 13 (set (reg:SF 23 xmm2 [orig:526 _440 ] [526])
        (mult:SF (reg:SF 23 xmm2 [orig:525 wa.158_439 ] [525])
            (reg:SF 24 xmm3 [orig:524 _438 ] [524]))) "../src/tqcalc.f":257 802 {*fop_sf_comm}
     (nil))
(insn 1326 1325 1328 13 (set (reg:SF 21 xmm0 [orig:527 _441 ] [527])
        (minus:SF (reg:SF 21 xmm0 [orig:521 _435 ] [521])
            (reg:SF 23 xmm2 [orig:526 _440 ] [526]))) "../src/tqcalc.f":257 805 {*fop_sf_1}
     (nil))
(insn 1328 1326 1329 13 (set (reg:SF 21 xmm0 [1531])
        (mult:SF (reg:SF 21 xmm0 [orig:528 _442 ] [528])
            (reg:SF 22 xmm1 [orig:516 _430 ] [516]))) "../src/tqcalc.f":257 802 {*fop_sf_comm}
     (nil))
(insn 1329 1328 1330 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -564 [0xfffffffffffffdcc])) [1 fa+0 S4 A32])
        (reg:SF 21 xmm0 [1531])) "../src/tqcalc.f":257 127 {*movsf_internal}
     (nil))
(insn 1330 1329 2042 13 (set (reg:SF 21 xmm0 [1532])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":260 127 {*movsf_internal}
     (nil))
(insn 2042 1330 1331 13 (set (reg:SF 22 xmm1 [1532])
        (reg:SF 21 xmm0 [1532])) "../src/tqcalc.f":260 127 {*movsf_internal}
     (nil))
(insn 1331 2042 1332 13 (set (reg:SF 22 xmm1 [1532])
        (mult:SF (reg:SF 22 xmm1 [1532])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -448 [0xfffffffffffffe40])) [1 w_vel+0 S4 A32]))) "../src/tqcalc.f":260 802 {*fop_sf_comm}
     (nil))
(insn 1332 1331 1333 13 (set (reg:SI 0 ax [1533])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":260 82 {*movsi_internal}
     (nil))
(insn 1333 1332 1334 13 (set (reg:DI 0 ax [orig:530 _444 ] [530])
        (sign_extend:DI (reg:SI 0 ax [1533]))) "../src/tqcalc.f":260 145 {*extendsidi2_rex64}
     (nil))
(insn 1334 1333 1335 13 (parallel [
            (set (reg:DI 1 dx [orig:531 _445 ] [531])
                (plus:DI (reg:DI 0 ax [orig:530 _444 ] [530])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":260 218 {*adddi_1}
     (nil))
(insn 1335 1334 1336 13 (set (reg/f:DI 0 ax [1534])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":260 81 {*movdi_internal}
     (nil))
(insn 1336 1335 1337 13 (set (reg:SF 23 xmm2 [orig:532 _446 ] [532])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:531 _445 ] [531])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1534])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":260 127 {*movsf_internal}
     (nil))
(insn 1337 1336 1338 13 (set (reg:SF 21 xmm0 [orig:533 wt.159_447 ] [533])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":260 127 {*movsf_internal}
     (nil))
(insn 1338 1337 1339 13 (set (reg:SF 21 xmm0 [orig:534 _448 ] [534])
        (mult:SF (reg:SF 21 xmm0 [orig:533 wt.159_447 ] [533])
            (reg:SF 23 xmm2 [orig:532 _446 ] [532]))) "../src/tqcalc.f":260 802 {*fop_sf_comm}
     (nil))
(insn 1339 1338 1340 13 (set (reg:SI 0 ax [1535])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":260 82 {*movsi_internal}
     (nil))
(insn 1340 1339 1341 13 (set (reg:DI 0 ax [orig:535 _449 ] [535])
        (sign_extend:DI (reg:SI 0 ax [1535]))) "../src/tqcalc.f":260 145 {*extendsidi2_rex64}
     (nil))
(insn 1341 1340 1342 13 (parallel [
            (set (reg:DI 1 dx [orig:536 _450 ] [536])
                (plus:DI (reg:DI 0 ax [orig:535 _449 ] [535])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":260 218 {*adddi_1}
     (nil))
(insn 1342 1341 1343 13 (set (reg/f:DI 0 ax [1536])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":260 81 {*movdi_internal}
     (nil))
(insn 1343 1342 1344 13 (set (reg:SF 24 xmm3 [orig:537 _451 ] [537])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:536 _450 ] [536])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1536])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":260 127 {*movsf_internal}
     (nil))
(insn 1344 1343 1345 13 (set (reg:SF 23 xmm2 [orig:538 wa.160_452 ] [538])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":260 127 {*movsf_internal}
     (nil))
(insn 1345 1344 1346 13 (set (reg:SF 23 xmm2 [orig:539 _453 ] [539])
        (mult:SF (reg:SF 23 xmm2 [orig:538 wa.160_452 ] [538])
            (reg:SF 24 xmm3 [orig:537 _451 ] [537]))) "../src/tqcalc.f":260 802 {*fop_sf_comm}
     (nil))
(insn 1346 1345 1348 13 (set (reg:SF 21 xmm0 [orig:540 _454 ] [540])
        (minus:SF (reg:SF 21 xmm0 [orig:534 _448 ] [534])
            (reg:SF 23 xmm2 [orig:539 _453 ] [539]))) "../src/tqcalc.f":260 805 {*fop_sf_1}
     (nil))
(insn 1348 1346 1349 13 (set (reg:SF 22 xmm1 [orig:542 _456 ] [542])
        (mult:SF (reg:SF 22 xmm1 [orig:529 _443 ] [529])
            (reg:SF 21 xmm0 [orig:541 _455 ] [541]))) "../src/tqcalc.f":260 802 {*fop_sf_comm}
     (nil))
(insn 1349 1348 2044 13 (set (reg:SF 21 xmm0 [1537])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":260 127 {*movsf_internal}
     (nil))
(insn 2044 1349 1350 13 (set (reg:SF 23 xmm2 [1537])
        (reg:SF 21 xmm0 [1537])) "../src/tqcalc.f":260 127 {*movsf_internal}
     (nil))
(insn 1350 2044 1351 13 (set (reg:SF 23 xmm2 [1537])
        (mult:SF (reg:SF 23 xmm2 [1537])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":260 802 {*fop_sf_comm}
     (nil))
(insn 1351 1350 1352 13 (set (reg:SF 24 xmm3 [orig:544 cl_vel.161_458 ] [544])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -632 [0xfffffffffffffd88])) [1 cl_vel+0 S4 A64])) "../src/tqcalc.f":260 127 {*movsf_internal}
     (nil))
(insn 1352 1351 1353 13 (set (reg:SF 21 xmm0 [orig:545 wt.162_459 ] [545])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":260 127 {*movsf_internal}
     (nil))
(insn 1353 1352 1354 13 (set (reg:SF 21 xmm0 [orig:546 _460 ] [546])
        (mult:SF (reg:SF 21 xmm0 [orig:545 wt.162_459 ] [545])
            (reg:SF 24 xmm3 [orig:544 cl_vel.161_458 ] [544]))) "../src/tqcalc.f":260 802 {*fop_sf_comm}
     (nil))
(insn 1354 1353 1355 13 (set (reg:SF 24 xmm3 [orig:547 wa.163_461 ] [547])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":260 127 {*movsf_internal}
     (nil))
(insn 1355 1354 1356 13 (set (reg:SF 24 xmm3 [orig:548 _462 ] [548])
        (mult:SF (reg:SF 24 xmm3 [orig:547 wa.163_461 ] [547])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -64 [0xffffffffffffffc0])) [1 cd_vel+0 S4 A32]))) "../src/tqcalc.f":260 802 {*fop_sf_comm}
     (nil))
(insn 1356 1355 2047 13 (set (reg:SF 21 xmm0 [orig:546 _460 ] [546])
        (minus:SF (reg:SF 21 xmm0 [orig:546 _460 ] [546])
            (reg:SF 24 xmm3 [orig:548 _462 ] [548]))) "../src/tqcalc.f":260 805 {*fop_sf_1}
     (nil))
(insn 2047 1356 1357 13 (set (reg:SF 24 xmm3 [orig:549 _463 ] [549])
        (reg:SF 21 xmm0 [orig:546 _460 ] [546])) "../src/tqcalc.f":260 127 {*movsf_internal}
     (nil))
(insn 1357 2047 1358 13 (set (reg:SI 0 ax [1538])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":260 82 {*movsi_internal}
     (nil))
(insn 1358 1357 1359 13 (set (reg:DI 0 ax [orig:550 _464 ] [550])
        (sign_extend:DI (reg:SI 0 ax [1538]))) "../src/tqcalc.f":260 145 {*extendsidi2_rex64}
     (nil))
(insn 1359 1358 1360 13 (parallel [
            (set (reg:DI 1 dx [orig:551 _465 ] [551])
                (plus:DI (reg:DI 0 ax [orig:550 _464 ] [550])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":260 218 {*adddi_1}
     (nil))
(insn 1360 1359 1361 13 (set (reg/f:DI 0 ax [1539])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":260 81 {*movdi_internal}
     (nil))
(insn 1361 1360 1362 13 (set (reg:SF 21 xmm0 [orig:552 _466 ] [552])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:551 _465 ] [551])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1539])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":260 127 {*movsf_internal}
     (nil))
(insn 1362 1361 1363 13 (set (reg:SF 21 xmm0 [orig:553 _467 ] [553])
        (mult:SF (reg:SF 21 xmm0 [orig:552 _466 ] [552])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -392 [0xfffffffffffffe78])) [1 wt_vel+0 S4 A32]))) "../src/tqcalc.f":260 802 {*fop_sf_comm}
     (nil))
(insn 1363 1362 1364 13 (set (reg:SF 21 xmm0 [orig:554 _468 ] [554])
        (plus:SF (reg:SF 21 xmm0 [orig:553 _467 ] [553])
            (reg:SF 24 xmm3 [orig:549 _463 ] [549]))) "../src/tqcalc.f":260 802 {*fop_sf_comm}
     (nil))
(insn 1364 1363 1365 13 (set (reg:SI 0 ax [1540])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":260 82 {*movsi_internal}
     (nil))
(insn 1365 1364 1366 13 (set (reg:DI 0 ax [orig:555 _469 ] [555])
        (sign_extend:DI (reg:SI 0 ax [1540]))) "../src/tqcalc.f":260 145 {*extendsidi2_rex64}
     (nil))
(insn 1366 1365 1367 13 (parallel [
            (set (reg:DI 1 dx [orig:556 _470 ] [556])
                (plus:DI (reg:DI 0 ax [orig:555 _469 ] [555])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":260 218 {*adddi_1}
     (nil))
(insn 1367 1366 1368 13 (set (reg/f:DI 0 ax [1541])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":260 81 {*movdi_internal}
     (nil))
(insn 1368 1367 1369 13 (set (reg:SF 24 xmm3 [orig:557 _471 ] [557])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:556 _470 ] [556])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1541])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":260 127 {*movsf_internal}
     (nil))
(insn 1369 1368 1370 13 (set (reg:SF 24 xmm3 [orig:558 _472 ] [558])
        (mult:SF (reg:SF 24 xmm3 [orig:557 _471 ] [557])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -368 [0xfffffffffffffe90])) [1 wa_vel+0 S4 A32]))) "../src/tqcalc.f":260 802 {*fop_sf_comm}
     (nil))
(insn 1370 1369 1372 13 (set (reg:SF 21 xmm0 [orig:559 _473 ] [559])
        (minus:SF (reg:SF 21 xmm0 [orig:554 _468 ] [554])
            (reg:SF 24 xmm3 [orig:558 _472 ] [558]))) "../src/tqcalc.f":260 805 {*fop_sf_1}
     (nil))
(insn 1372 1370 1373 13 (set (reg:SF 21 xmm0 [orig:561 _475 ] [561])
        (mult:SF (reg:SF 21 xmm0 [orig:560 _474 ] [560])
            (reg:SF 23 xmm2 [orig:543 _457 ] [543]))) "../src/tqcalc.f":260 802 {*fop_sf_comm}
     (nil))
(insn 1373 1372 1374 13 (set (reg:SF 21 xmm0 [1542])
        (plus:SF (reg:SF 21 xmm0 [orig:561 _475 ] [561])
            (reg:SF 22 xmm1 [orig:542 _456 ] [542]))) "../src/tqcalc.f":260 802 {*fop_sf_comm}
     (nil))
(insn 1374 1373 1375 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -568 [0xfffffffffffffdc8])) [1 fa_vel+0 S4 A32])
        (reg:SF 21 xmm0 [1542])) "../src/tqcalc.f":260 127 {*movsf_internal}
     (nil))
(insn 1375 1374 2048 13 (set (reg:SF 21 xmm0 [1543])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":263 127 {*movsf_internal}
     (nil))
(insn 2048 1375 1376 13 (set (reg:SF 22 xmm1 [1543])
        (reg:SF 21 xmm0 [1543])) "../src/tqcalc.f":263 127 {*movsf_internal}
     (nil))
(insn 1376 2048 1377 13 (set (reg:SF 22 xmm1 [1543])
        (mult:SF (reg:SF 22 xmm1 [1543])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -452 [0xfffffffffffffe3c])) [1 w_omg+0 S4 A32]))) "../src/tqcalc.f":263 802 {*fop_sf_comm}
     (nil))
(insn 1377 1376 1378 13 (set (reg:SI 0 ax [1544])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":263 82 {*movsi_internal}
     (nil))
(insn 1378 1377 1379 13 (set (reg:DI 0 ax [orig:563 _477 ] [563])
        (sign_extend:DI (reg:SI 0 ax [1544]))) "../src/tqcalc.f":263 145 {*extendsidi2_rex64}
     (nil))
(insn 1379 1378 1380 13 (parallel [
            (set (reg:DI 1 dx [orig:564 _478 ] [564])
                (plus:DI (reg:DI 0 ax [orig:563 _477 ] [563])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":263 218 {*adddi_1}
     (nil))
(insn 1380 1379 1381 13 (set (reg/f:DI 0 ax [1545])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":263 81 {*movdi_internal}
     (nil))
(insn 1381 1380 1382 13 (set (reg:SF 23 xmm2 [orig:565 _479 ] [565])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:564 _478 ] [564])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1545])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":263 127 {*movsf_internal}
     (nil))
(insn 1382 1381 1383 13 (set (reg:SF 21 xmm0 [orig:566 wt.164_480 ] [566])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":263 127 {*movsf_internal}
     (nil))
(insn 1383 1382 1384 13 (set (reg:SF 21 xmm0 [orig:567 _481 ] [567])
        (mult:SF (reg:SF 21 xmm0 [orig:566 wt.164_480 ] [566])
            (reg:SF 23 xmm2 [orig:565 _479 ] [565]))) "../src/tqcalc.f":263 802 {*fop_sf_comm}
     (nil))
(insn 1384 1383 1385 13 (set (reg:SI 0 ax [1546])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":263 82 {*movsi_internal}
     (nil))
(insn 1385 1384 1386 13 (set (reg:DI 0 ax [orig:568 _482 ] [568])
        (sign_extend:DI (reg:SI 0 ax [1546]))) "../src/tqcalc.f":263 145 {*extendsidi2_rex64}
     (nil))
(insn 1386 1385 1387 13 (parallel [
            (set (reg:DI 1 dx [orig:569 _483 ] [569])
                (plus:DI (reg:DI 0 ax [orig:568 _482 ] [568])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":263 218 {*adddi_1}
     (nil))
(insn 1387 1386 1388 13 (set (reg/f:DI 0 ax [1547])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":263 81 {*movdi_internal}
     (nil))
(insn 1388 1387 1389 13 (set (reg:SF 24 xmm3 [orig:570 _484 ] [570])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:569 _483 ] [569])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1547])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":263 127 {*movsf_internal}
     (nil))
(insn 1389 1388 1390 13 (set (reg:SF 23 xmm2 [orig:571 wa.165_485 ] [571])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":263 127 {*movsf_internal}
     (nil))
(insn 1390 1389 1391 13 (set (reg:SF 23 xmm2 [orig:572 _486 ] [572])
        (mult:SF (reg:SF 23 xmm2 [orig:571 wa.165_485 ] [571])
            (reg:SF 24 xmm3 [orig:570 _484 ] [570]))) "../src/tqcalc.f":263 802 {*fop_sf_comm}
     (nil))
(insn 1391 1390 1393 13 (set (reg:SF 21 xmm0 [orig:573 _487 ] [573])
        (minus:SF (reg:SF 21 xmm0 [orig:567 _481 ] [567])
            (reg:SF 23 xmm2 [orig:572 _486 ] [572]))) "../src/tqcalc.f":263 805 {*fop_sf_1}
     (nil))
(insn 1393 1391 1394 13 (set (reg:SF 22 xmm1 [orig:575 _489 ] [575])
        (mult:SF (reg:SF 22 xmm1 [orig:562 _476 ] [562])
            (reg:SF 21 xmm0 [orig:574 _488 ] [574]))) "../src/tqcalc.f":263 802 {*fop_sf_comm}
     (nil))
(insn 1394 1393 2050 13 (set (reg:SF 21 xmm0 [1548])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":263 127 {*movsf_internal}
     (nil))
(insn 2050 1394 1395 13 (set (reg:SF 23 xmm2 [1548])
        (reg:SF 21 xmm0 [1548])) "../src/tqcalc.f":263 127 {*movsf_internal}
     (nil))
(insn 1395 2050 1396 13 (set (reg:SF 23 xmm2 [1548])
        (mult:SF (reg:SF 23 xmm2 [1548])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":263 802 {*fop_sf_comm}
     (nil))
(insn 1396 1395 1397 13 (set (reg:SF 24 xmm3 [orig:577 cl_omg.166_491 ] [577])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -628 [0xfffffffffffffd8c])) [1 cl_omg+0 S4 A32])) "../src/tqcalc.f":263 127 {*movsf_internal}
     (nil))
(insn 1397 1396 1398 13 (set (reg:SF 21 xmm0 [orig:578 wt.167_492 ] [578])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":263 127 {*movsf_internal}
     (nil))
(insn 1398 1397 1399 13 (set (reg:SF 21 xmm0 [orig:579 _493 ] [579])
        (mult:SF (reg:SF 21 xmm0 [orig:578 wt.167_492 ] [578])
            (reg:SF 24 xmm3 [orig:577 cl_omg.166_491 ] [577]))) "../src/tqcalc.f":263 802 {*fop_sf_comm}
     (nil))
(insn 1399 1398 1400 13 (set (reg:SF 24 xmm3 [orig:580 wa.168_494 ] [580])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":263 127 {*movsf_internal}
     (nil))
(insn 1400 1399 1401 13 (set (reg:SF 24 xmm3 [orig:581 _495 ] [581])
        (mult:SF (reg:SF 24 xmm3 [orig:580 wa.168_494 ] [580])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -60 [0xffffffffffffffc4])) [1 cd_omg+0 S4 A32]))) "../src/tqcalc.f":263 802 {*fop_sf_comm}
     (nil))
(insn 1401 1400 2053 13 (set (reg:SF 21 xmm0 [orig:579 _493 ] [579])
        (minus:SF (reg:SF 21 xmm0 [orig:579 _493 ] [579])
            (reg:SF 24 xmm3 [orig:581 _495 ] [581]))) "../src/tqcalc.f":263 805 {*fop_sf_1}
     (nil))
(insn 2053 1401 1402 13 (set (reg:SF 24 xmm3 [orig:582 _496 ] [582])
        (reg:SF 21 xmm0 [orig:579 _493 ] [579])) "../src/tqcalc.f":263 127 {*movsf_internal}
     (nil))
(insn 1402 2053 1403 13 (set (reg:SI 0 ax [1549])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":263 82 {*movsi_internal}
     (nil))
(insn 1403 1402 1404 13 (set (reg:DI 0 ax [orig:583 _497 ] [583])
        (sign_extend:DI (reg:SI 0 ax [1549]))) "../src/tqcalc.f":263 145 {*extendsidi2_rex64}
     (nil))
(insn 1404 1403 1405 13 (parallel [
            (set (reg:DI 1 dx [orig:584 _498 ] [584])
                (plus:DI (reg:DI 0 ax [orig:583 _497 ] [583])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":263 218 {*adddi_1}
     (nil))
(insn 1405 1404 1406 13 (set (reg/f:DI 0 ax [1550])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":263 81 {*movdi_internal}
     (nil))
(insn 1406 1405 1407 13 (set (reg:SF 21 xmm0 [orig:585 _499 ] [585])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:584 _498 ] [584])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1550])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":263 127 {*movsf_internal}
     (nil))
(insn 1407 1406 1408 13 (set (reg:SF 21 xmm0 [orig:586 _500 ] [586])
        (mult:SF (reg:SF 21 xmm0 [orig:585 _499 ] [585])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -396 [0xfffffffffffffe74])) [1 wt_omg+0 S4 A32]))) "../src/tqcalc.f":263 802 {*fop_sf_comm}
     (nil))
(insn 1408 1407 1409 13 (set (reg:SF 21 xmm0 [orig:587 _501 ] [587])
        (plus:SF (reg:SF 21 xmm0 [orig:586 _500 ] [586])
            (reg:SF 24 xmm3 [orig:582 _496 ] [582]))) "../src/tqcalc.f":263 802 {*fop_sf_comm}
     (nil))
(insn 1409 1408 1410 13 (set (reg:SI 0 ax [1551])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":263 82 {*movsi_internal}
     (nil))
(insn 1410 1409 1411 13 (set (reg:DI 0 ax [orig:588 _502 ] [588])
        (sign_extend:DI (reg:SI 0 ax [1551]))) "../src/tqcalc.f":263 145 {*extendsidi2_rex64}
     (nil))
(insn 1411 1410 1412 13 (parallel [
            (set (reg:DI 1 dx [orig:589 _503 ] [589])
                (plus:DI (reg:DI 0 ax [orig:588 _502 ] [588])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":263 218 {*adddi_1}
     (nil))
(insn 1412 1411 1413 13 (set (reg/f:DI 0 ax [1552])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":263 81 {*movdi_internal}
     (nil))
(insn 1413 1412 1414 13 (set (reg:SF 24 xmm3 [orig:590 _504 ] [590])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:589 _503 ] [589])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1552])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":263 127 {*movsf_internal}
     (nil))
(insn 1414 1413 1415 13 (set (reg:SF 24 xmm3 [orig:591 _505 ] [591])
        (mult:SF (reg:SF 24 xmm3 [orig:590 _504 ] [590])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -372 [0xfffffffffffffe8c])) [1 wa_omg+0 S4 A32]))) "../src/tqcalc.f":263 802 {*fop_sf_comm}
     (nil))
(insn 1415 1414 1417 13 (set (reg:SF 21 xmm0 [orig:592 _506 ] [592])
        (minus:SF (reg:SF 21 xmm0 [orig:587 _501 ] [587])
            (reg:SF 24 xmm3 [orig:591 _505 ] [591]))) "../src/tqcalc.f":263 805 {*fop_sf_1}
     (nil))
(insn 1417 1415 1418 13 (set (reg:SF 21 xmm0 [orig:594 _508 ] [594])
        (mult:SF (reg:SF 21 xmm0 [orig:593 _507 ] [593])
            (reg:SF 23 xmm2 [orig:576 _490 ] [576]))) "../src/tqcalc.f":263 802 {*fop_sf_comm}
     (nil))
(insn 1418 1417 1419 13 (set (reg:SF 21 xmm0 [1553])
        (plus:SF (reg:SF 21 xmm0 [orig:594 _508 ] [594])
            (reg:SF 22 xmm1 [orig:575 _489 ] [575]))) "../src/tqcalc.f":263 802 {*fop_sf_comm}
     (nil))
(insn 1419 1418 1420 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -572 [0xfffffffffffffdc4])) [1 fa_omg+0 S4 A32])
        (reg:SF 21 xmm0 [1553])) "../src/tqcalc.f":263 127 {*movsf_internal}
     (nil))
(insn 1420 1419 2054 13 (set (reg:SF 21 xmm0 [1554])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":266 127 {*movsf_internal}
     (nil))
(insn 2054 1420 1421 13 (set (reg:SF 22 xmm1 [1554])
        (reg:SF 21 xmm0 [1554])) "../src/tqcalc.f":266 127 {*movsf_internal}
     (nil))
(insn 1421 2054 1422 13 (set (reg:SF 22 xmm1 [1554])
        (mult:SF (reg:SF 22 xmm1 [1554])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -456 [0xfffffffffffffe38])) [1 w_b+0 S4 A32]))) "../src/tqcalc.f":266 802 {*fop_sf_comm}
     (nil))
(insn 1422 1421 1423 13 (set (reg:SI 0 ax [1555])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":266 82 {*movsi_internal}
     (nil))
(insn 1423 1422 1424 13 (set (reg:DI 0 ax [orig:596 _510 ] [596])
        (sign_extend:DI (reg:SI 0 ax [1555]))) "../src/tqcalc.f":266 145 {*extendsidi2_rex64}
     (nil))
(insn 1424 1423 1425 13 (parallel [
            (set (reg:DI 1 dx [orig:597 _511 ] [597])
                (plus:DI (reg:DI 0 ax [orig:596 _510 ] [596])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":266 218 {*adddi_1}
     (nil))
(insn 1425 1424 1426 13 (set (reg/f:DI 0 ax [1556])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":266 81 {*movdi_internal}
     (nil))
(insn 1426 1425 1427 13 (set (reg:SF 23 xmm2 [orig:598 _512 ] [598])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:597 _511 ] [597])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1556])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":266 127 {*movsf_internal}
     (nil))
(insn 1427 1426 1428 13 (set (reg:SF 21 xmm0 [orig:599 wt.169_513 ] [599])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":266 127 {*movsf_internal}
     (nil))
(insn 1428 1427 1429 13 (set (reg:SF 21 xmm0 [orig:600 _514 ] [600])
        (mult:SF (reg:SF 21 xmm0 [orig:599 wt.169_513 ] [599])
            (reg:SF 23 xmm2 [orig:598 _512 ] [598]))) "../src/tqcalc.f":266 802 {*fop_sf_comm}
     (nil))
(insn 1429 1428 1430 13 (set (reg:SI 0 ax [1557])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":266 82 {*movsi_internal}
     (nil))
(insn 1430 1429 1431 13 (set (reg:DI 0 ax [orig:601 _515 ] [601])
        (sign_extend:DI (reg:SI 0 ax [1557]))) "../src/tqcalc.f":266 145 {*extendsidi2_rex64}
     (nil))
(insn 1431 1430 1432 13 (parallel [
            (set (reg:DI 1 dx [orig:602 _516 ] [602])
                (plus:DI (reg:DI 0 ax [orig:601 _515 ] [601])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":266 218 {*adddi_1}
     (nil))
(insn 1432 1431 1433 13 (set (reg/f:DI 0 ax [1558])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":266 81 {*movdi_internal}
     (nil))
(insn 1433 1432 1434 13 (set (reg:SF 24 xmm3 [orig:603 _517 ] [603])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:602 _516 ] [602])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1558])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":266 127 {*movsf_internal}
     (nil))
(insn 1434 1433 1435 13 (set (reg:SF 23 xmm2 [orig:604 wa.170_518 ] [604])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":266 127 {*movsf_internal}
     (nil))
(insn 1435 1434 1436 13 (set (reg:SF 23 xmm2 [orig:605 _519 ] [605])
        (mult:SF (reg:SF 23 xmm2 [orig:604 wa.170_518 ] [604])
            (reg:SF 24 xmm3 [orig:603 _517 ] [603]))) "../src/tqcalc.f":266 802 {*fop_sf_comm}
     (nil))
(insn 1436 1435 1438 13 (set (reg:SF 21 xmm0 [orig:606 _520 ] [606])
        (minus:SF (reg:SF 21 xmm0 [orig:600 _514 ] [600])
            (reg:SF 23 xmm2 [orig:605 _519 ] [605]))) "../src/tqcalc.f":266 805 {*fop_sf_1}
     (nil))
(insn 1438 1436 1439 13 (set (reg:SF 22 xmm1 [orig:608 _522 ] [608])
        (mult:SF (reg:SF 22 xmm1 [orig:595 _509 ] [595])
            (reg:SF 21 xmm0 [orig:607 _521 ] [607]))) "../src/tqcalc.f":266 802 {*fop_sf_comm}
     (nil))
(insn 1439 1438 2056 13 (set (reg:SF 21 xmm0 [1559])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":266 127 {*movsf_internal}
     (nil))
(insn 2056 1439 1440 13 (set (reg:SF 23 xmm2 [1559])
        (reg:SF 21 xmm0 [1559])) "../src/tqcalc.f":266 127 {*movsf_internal}
     (nil))
(insn 1440 2056 1441 13 (set (reg:SF 23 xmm2 [1559])
        (mult:SF (reg:SF 23 xmm2 [1559])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":266 802 {*fop_sf_comm}
     (nil))
(insn 1441 1440 1442 13 (set (reg:SF 24 xmm3 [orig:610 cl_b.171_524 ] [610])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -620 [0xfffffffffffffd94])) [1 cl_b+0 S4 A32])) "../src/tqcalc.f":266 127 {*movsf_internal}
     (nil))
(insn 1442 1441 1443 13 (set (reg:SF 21 xmm0 [orig:611 wt.172_525 ] [611])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":266 127 {*movsf_internal}
     (nil))
(insn 1443 1442 1444 13 (set (reg:SF 21 xmm0 [orig:612 _526 ] [612])
        (mult:SF (reg:SF 21 xmm0 [orig:611 wt.172_525 ] [611])
            (reg:SF 24 xmm3 [orig:610 cl_b.171_524 ] [610]))) "../src/tqcalc.f":266 802 {*fop_sf_comm}
     (nil))
(insn 1444 1443 1445 13 (set (reg:SF 24 xmm3 [orig:613 wa.173_527 ] [613])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":266 127 {*movsf_internal}
     (nil))
(insn 1445 1444 1446 13 (set (reg:SF 24 xmm3 [orig:614 _528 ] [614])
        (mult:SF (reg:SF 24 xmm3 [orig:613 wa.173_527 ] [613])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -52 [0xffffffffffffffcc])) [1 cd_b+0 S4 A32]))) "../src/tqcalc.f":266 802 {*fop_sf_comm}
     (nil))
(insn 1446 1445 2059 13 (set (reg:SF 21 xmm0 [orig:612 _526 ] [612])
        (minus:SF (reg:SF 21 xmm0 [orig:612 _526 ] [612])
            (reg:SF 24 xmm3 [orig:614 _528 ] [614]))) "../src/tqcalc.f":266 805 {*fop_sf_1}
     (nil))
(insn 2059 1446 1447 13 (set (reg:SF 24 xmm3 [orig:615 _529 ] [615])
        (reg:SF 21 xmm0 [orig:612 _526 ] [612])) "../src/tqcalc.f":266 127 {*movsf_internal}
     (nil))
(insn 1447 2059 1448 13 (set (reg:SI 0 ax [1560])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":266 82 {*movsi_internal}
     (nil))
(insn 1448 1447 1449 13 (set (reg:DI 0 ax [orig:616 _530 ] [616])
        (sign_extend:DI (reg:SI 0 ax [1560]))) "../src/tqcalc.f":266 145 {*extendsidi2_rex64}
     (nil))
(insn 1449 1448 1450 13 (parallel [
            (set (reg:DI 1 dx [orig:617 _531 ] [617])
                (plus:DI (reg:DI 0 ax [orig:616 _530 ] [616])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":266 218 {*adddi_1}
     (nil))
(insn 1450 1449 1451 13 (set (reg/f:DI 0 ax [1561])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":266 81 {*movdi_internal}
     (nil))
(insn 1451 1450 1452 13 (set (reg:SF 21 xmm0 [orig:618 _532 ] [618])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:617 _531 ] [617])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1561])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":266 127 {*movsf_internal}
     (nil))
(insn 1452 1451 1453 13 (set (reg:SF 21 xmm0 [orig:619 _533 ] [619])
        (mult:SF (reg:SF 21 xmm0 [orig:618 _532 ] [618])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -400 [0xfffffffffffffe70])) [1 wt_b+0 S4 A32]))) "../src/tqcalc.f":266 802 {*fop_sf_comm}
     (nil))
(insn 1453 1452 1454 13 (set (reg:SF 21 xmm0 [orig:620 _534 ] [620])
        (plus:SF (reg:SF 21 xmm0 [orig:619 _533 ] [619])
            (reg:SF 24 xmm3 [orig:615 _529 ] [615]))) "../src/tqcalc.f":266 802 {*fop_sf_comm}
     (nil))
(insn 1454 1453 1455 13 (set (reg:SI 0 ax [1562])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":266 82 {*movsi_internal}
     (nil))
(insn 1455 1454 1456 13 (set (reg:DI 0 ax [orig:621 _535 ] [621])
        (sign_extend:DI (reg:SI 0 ax [1562]))) "../src/tqcalc.f":266 145 {*extendsidi2_rex64}
     (nil))
(insn 1456 1455 1457 13 (parallel [
            (set (reg:DI 1 dx [orig:622 _536 ] [622])
                (plus:DI (reg:DI 0 ax [orig:621 _535 ] [621])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":266 218 {*adddi_1}
     (nil))
(insn 1457 1456 1458 13 (set (reg/f:DI 0 ax [1563])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":266 81 {*movdi_internal}
     (nil))
(insn 1458 1457 1459 13 (set (reg:SF 24 xmm3 [orig:623 _537 ] [623])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:622 _536 ] [622])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1563])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":266 127 {*movsf_internal}
     (nil))
(insn 1459 1458 1460 13 (set (reg:SF 24 xmm3 [orig:624 _538 ] [624])
        (mult:SF (reg:SF 24 xmm3 [orig:623 _537 ] [623])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -376 [0xfffffffffffffe88])) [1 wa_b+0 S4 A32]))) "../src/tqcalc.f":266 802 {*fop_sf_comm}
     (nil))
(insn 1460 1459 1462 13 (set (reg:SF 21 xmm0 [orig:625 _539 ] [625])
        (minus:SF (reg:SF 21 xmm0 [orig:620 _534 ] [620])
            (reg:SF 24 xmm3 [orig:624 _538 ] [624]))) "../src/tqcalc.f":266 805 {*fop_sf_1}
     (nil))
(insn 1462 1460 1463 13 (set (reg:SF 21 xmm0 [orig:627 _541 ] [627])
        (mult:SF (reg:SF 21 xmm0 [orig:626 _540 ] [626])
            (reg:SF 23 xmm2 [orig:609 _523 ] [609]))) "../src/tqcalc.f":266 802 {*fop_sf_comm}
     (nil))
(insn 1463 1462 1464 13 (set (reg:SF 21 xmm0 [1564])
        (plus:SF (reg:SF 21 xmm0 [orig:627 _541 ] [627])
            (reg:SF 22 xmm1 [orig:608 _522 ] [608]))) "../src/tqcalc.f":266 802 {*fop_sf_comm}
     (nil))
(insn 1464 1463 1465 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -576 [0xfffffffffffffdc0])) [1 fa_b+0 S4 A32])
        (reg:SF 21 xmm0 [1564])) "../src/tqcalc.f":266 127 {*movsf_internal}
     (nil))
(insn 1465 1464 2060 13 (set (reg:SF 21 xmm0 [1565])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 2060 1465 1466 13 (set (reg:SF 22 xmm1 [1565])
        (reg:SF 21 xmm0 [1565])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1466 2060 1467 13 (set (reg:SF 22 xmm1 [1565])
        (mult:SF (reg:SF 22 xmm1 [1565])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -460 [0xfffffffffffffe34])) [1 w_c+0 S4 A32]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1467 1466 1468 13 (set (reg:SI 0 ax [1566])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":270 82 {*movsi_internal}
     (nil))
(insn 1468 1467 1469 13 (set (reg:DI 0 ax [orig:629 _543 ] [629])
        (sign_extend:DI (reg:SI 0 ax [1566]))) "../src/tqcalc.f":270 145 {*extendsidi2_rex64}
     (nil))
(insn 1469 1468 1470 13 (parallel [
            (set (reg:DI 1 dx [orig:630 _544 ] [630])
                (plus:DI (reg:DI 0 ax [orig:629 _543 ] [629])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":270 218 {*adddi_1}
     (nil))
(insn 1470 1469 1471 13 (set (reg/f:DI 0 ax [1567])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":270 81 {*movdi_internal}
     (nil))
(insn 1471 1470 1472 13 (set (reg:SF 23 xmm2 [orig:631 _545 ] [631])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:630 _544 ] [630])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1567])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1472 1471 1473 13 (set (reg:SF 21 xmm0 [orig:632 wt.174_546 ] [632])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1473 1472 1474 13 (set (reg:SF 21 xmm0 [orig:633 _547 ] [633])
        (mult:SF (reg:SF 21 xmm0 [orig:632 wt.174_546 ] [632])
            (reg:SF 23 xmm2 [orig:631 _545 ] [631]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1474 1473 1475 13 (set (reg:SI 0 ax [1568])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":270 82 {*movsi_internal}
     (nil))
(insn 1475 1474 1476 13 (set (reg:DI 0 ax [orig:634 _548 ] [634])
        (sign_extend:DI (reg:SI 0 ax [1568]))) "../src/tqcalc.f":270 145 {*extendsidi2_rex64}
     (nil))
(insn 1476 1475 1477 13 (parallel [
            (set (reg:DI 1 dx [orig:635 _549 ] [635])
                (plus:DI (reg:DI 0 ax [orig:634 _548 ] [634])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":270 218 {*adddi_1}
     (nil))
(insn 1477 1476 1478 13 (set (reg/f:DI 0 ax [1569])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":270 81 {*movdi_internal}
     (nil))
(insn 1478 1477 1479 13 (set (reg:SF 24 xmm3 [orig:636 _550 ] [636])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:635 _549 ] [635])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1569])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1479 1478 1480 13 (set (reg:SF 23 xmm2 [orig:637 wa.175_551 ] [637])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1480 1479 1481 13 (set (reg:SF 23 xmm2 [orig:638 _552 ] [638])
        (mult:SF (reg:SF 23 xmm2 [orig:637 wa.175_551 ] [637])
            (reg:SF 24 xmm3 [orig:636 _550 ] [636]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1481 1480 1483 13 (set (reg:SF 21 xmm0 [orig:639 _553 ] [639])
        (minus:SF (reg:SF 21 xmm0 [orig:633 _547 ] [633])
            (reg:SF 23 xmm2 [orig:638 _552 ] [638]))) "../src/tqcalc.f":270 805 {*fop_sf_1}
     (nil))
(insn 1483 1481 1484 13 (set (reg:SF 22 xmm1 [orig:641 _555 ] [641])
        (mult:SF (reg:SF 22 xmm1 [orig:628 _542 ] [628])
            (reg:SF 21 xmm0 [orig:640 _554 ] [640]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1484 1483 2062 13 (set (reg:SF 21 xmm0 [1570])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 2062 1484 1485 13 (set (reg:SF 23 xmm2 [1570])
        (reg:SF 21 xmm0 [1570])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1485 2062 1486 13 (set (reg:SF 23 xmm2 [1570])
        (mult:SF (reg:SF 23 xmm2 [1570])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1486 1485 1487 13 (set (reg:SF 24 xmm3 [orig:643 cl_c.176_557 ] [643])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -624 [0xfffffffffffffd90])) [1 cl_c+0 S4 A128])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1487 1486 1488 13 (set (reg:SF 21 xmm0 [orig:644 wt.177_558 ] [644])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1488 1487 1489 13 (set (reg:SF 21 xmm0 [orig:645 _559 ] [645])
        (mult:SF (reg:SF 21 xmm0 [orig:644 wt.177_558 ] [644])
            (reg:SF 24 xmm3 [orig:643 cl_c.176_557 ] [643]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1489 1488 1490 13 (set (reg:SF 24 xmm3 [orig:646 wa.178_560 ] [646])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1490 1489 1491 13 (set (reg:SF 24 xmm3 [orig:647 _561 ] [647])
        (mult:SF (reg:SF 24 xmm3 [orig:646 wa.178_560 ] [646])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -56 [0xffffffffffffffc8])) [1 cd_c+0 S4 A32]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1491 1490 2065 13 (set (reg:SF 21 xmm0 [orig:645 _559 ] [645])
        (minus:SF (reg:SF 21 xmm0 [orig:645 _559 ] [645])
            (reg:SF 24 xmm3 [orig:647 _561 ] [647]))) "../src/tqcalc.f":270 805 {*fop_sf_1}
     (nil))
(insn 2065 1491 1492 13 (set (reg:SF 24 xmm3 [orig:648 _562 ] [648])
        (reg:SF 21 xmm0 [orig:645 _559 ] [645])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1492 2065 1493 13 (set (reg:SI 0 ax [1571])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":270 82 {*movsi_internal}
     (nil))
(insn 1493 1492 1494 13 (set (reg:DI 0 ax [orig:649 _563 ] [649])
        (sign_extend:DI (reg:SI 0 ax [1571]))) "../src/tqcalc.f":270 145 {*extendsidi2_rex64}
     (nil))
(insn 1494 1493 1495 13 (parallel [
            (set (reg:DI 1 dx [orig:650 _564 ] [650])
                (plus:DI (reg:DI 0 ax [orig:649 _563 ] [649])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":270 218 {*adddi_1}
     (nil))
(insn 1495 1494 1496 13 (set (reg/f:DI 0 ax [1572])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":270 81 {*movdi_internal}
     (nil))
(insn 1496 1495 1497 13 (set (reg:SF 21 xmm0 [orig:651 _565 ] [651])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:650 _564 ] [650])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1572])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1497 1496 1498 13 (set (reg:SF 21 xmm0 [orig:652 _566 ] [652])
        (mult:SF (reg:SF 21 xmm0 [orig:651 _565 ] [651])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -404 [0xfffffffffffffe6c])) [1 wt_c+0 S4 A32]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1498 1497 1499 13 (set (reg:SF 21 xmm0 [orig:653 _567 ] [653])
        (plus:SF (reg:SF 21 xmm0 [orig:652 _566 ] [652])
            (reg:SF 24 xmm3 [orig:648 _562 ] [648]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1499 1498 1500 13 (set (reg:SI 0 ax [1573])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":270 82 {*movsi_internal}
     (nil))
(insn 1500 1499 1501 13 (set (reg:DI 0 ax [orig:654 _568 ] [654])
        (sign_extend:DI (reg:SI 0 ax [1573]))) "../src/tqcalc.f":270 145 {*extendsidi2_rex64}
     (nil))
(insn 1501 1500 1502 13 (parallel [
            (set (reg:DI 1 dx [orig:655 _569 ] [655])
                (plus:DI (reg:DI 0 ax [orig:654 _568 ] [654])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":270 218 {*adddi_1}
     (nil))
(insn 1502 1501 1503 13 (set (reg/f:DI 0 ax [1574])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":270 81 {*movdi_internal}
     (nil))
(insn 1503 1502 1504 13 (set (reg:SF 24 xmm3 [orig:656 _570 ] [656])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:655 _569 ] [655])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1574])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1504 1503 1505 13 (set (reg:SF 24 xmm3 [orig:657 _571 ] [657])
        (mult:SF (reg:SF 24 xmm3 [orig:656 _570 ] [656])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -380 [0xfffffffffffffe84])) [1 wa_c+0 S4 A32]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1505 1504 1507 13 (set (reg:SF 21 xmm0 [orig:658 _572 ] [658])
        (minus:SF (reg:SF 21 xmm0 [orig:653 _567 ] [653])
            (reg:SF 24 xmm3 [orig:657 _571 ] [657]))) "../src/tqcalc.f":270 805 {*fop_sf_1}
     (nil))
(insn 1507 1505 1508 13 (set (reg:SF 21 xmm0 [orig:660 _574 ] [660])
        (mult:SF (reg:SF 21 xmm0 [orig:659 _573 ] [659])
            (reg:SF 23 xmm2 [orig:642 _556 ] [642]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1508 1507 1509 13 (set (reg:SF 22 xmm1 [orig:661 _575 ] [661])
        (plus:SF (reg:SF 22 xmm1 [orig:641 _555 ] [641])
            (reg:SF 21 xmm0 [orig:660 _574 ] [660]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1509 1508 1510 13 (set (reg/f:DI 0 ax [1575])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 88 [0x58])) [8 rho+0 S8 A64])) "../src/tqcalc.f":270 81 {*movdi_internal}
     (nil))
(insn 1510 1509 1511 13 (set (reg:SF 23 xmm2 [orig:662 _576 ] [662])
        (mem:SF (reg/f:DI 0 ax [1575]) [1 *rho_1130(D)+0 S4 A32])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1511 1510 1512 13 (set (reg:SF 21 xmm0 [1576])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 1512 1511 2066 13 (set (reg:SF 21 xmm0 [orig:663 _577 ] [663])
        (mult:SF (reg:SF 21 xmm0 [1576])
            (reg:SF 23 xmm2 [orig:662 _576 ] [662]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 2066 1512 1513 13 (set (reg:SF 23 xmm2 [orig:663 _577 ] [663])
        (reg:SF 21 xmm0 [orig:663 _577 ] [663])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1513 2066 1514 13 (set (reg:SF 23 xmm2 [orig:663 _577 ] [663])
        (mult:SF (reg:SF 23 xmm2 [orig:663 _577 ] [663])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1514 1513 1515 13 (set (reg:SI 0 ax [1577])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":270 82 {*movsi_internal}
     (nil))
(insn 1515 1514 1516 13 (set (reg:DI 0 ax [orig:665 _579 ] [665])
        (sign_extend:DI (reg:SI 0 ax [1577]))) "../src/tqcalc.f":270 145 {*extendsidi2_rex64}
     (nil))
(insn 1516 1515 1517 13 (parallel [
            (set (reg:DI 1 dx [orig:666 _580 ] [666])
                (plus:DI (reg:DI 0 ax [orig:665 _579 ] [665])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":270 218 {*adddi_1}
     (nil))
(insn 1517 1516 1518 13 (set (reg/f:DI 0 ax [1578])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":270 81 {*movdi_internal}
     (nil))
(insn 1518 1517 1519 13 (set (reg:SF 24 xmm3 [orig:667 _581 ] [667])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:666 _580 ] [666])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1578])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1519 1518 1520 13 (set (reg:SF 21 xmm0 [orig:668 wt.179_582 ] [668])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1520 1519 1521 13 (set (reg:SF 21 xmm0 [orig:669 _583 ] [669])
        (mult:SF (reg:SF 21 xmm0 [orig:668 wt.179_582 ] [668])
            (reg:SF 24 xmm3 [orig:667 _581 ] [667]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1521 1520 1522 13 (set (reg:SI 0 ax [1579])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":270 82 {*movsi_internal}
     (nil))
(insn 1522 1521 1523 13 (set (reg:DI 0 ax [orig:670 _584 ] [670])
        (sign_extend:DI (reg:SI 0 ax [1579]))) "../src/tqcalc.f":270 145 {*extendsidi2_rex64}
     (nil))
(insn 1523 1522 1524 13 (parallel [
            (set (reg:DI 1 dx [orig:671 _585 ] [671])
                (plus:DI (reg:DI 0 ax [orig:670 _584 ] [670])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":270 218 {*adddi_1}
     (nil))
(insn 1524 1523 1525 13 (set (reg/f:DI 0 ax [1580])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":270 81 {*movdi_internal}
     (nil))
(insn 1525 1524 1526 13 (set (reg:SF 25 xmm4 [orig:672 _586 ] [672])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:671 _585 ] [671])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1580])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1526 1525 1527 13 (set (reg:SF 24 xmm3 [orig:673 wa.180_587 ] [673])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1527 1526 1528 13 (set (reg:SF 24 xmm3 [orig:674 _588 ] [674])
        (mult:SF (reg:SF 24 xmm3 [orig:673 wa.180_587 ] [673])
            (reg:SF 25 xmm4 [orig:672 _586 ] [672]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1528 1527 1530 13 (set (reg:SF 21 xmm0 [orig:675 _589 ] [675])
        (minus:SF (reg:SF 21 xmm0 [orig:669 _583 ] [669])
            (reg:SF 24 xmm3 [orig:674 _588 ] [674]))) "../src/tqcalc.f":270 805 {*fop_sf_1}
     (nil))
(insn 1530 1528 1531 13 (set (reg:SF 21 xmm0 [orig:677 _591 ] [677])
        (mult:SF (reg:SF 21 xmm0 [orig:676 _590 ] [676])
            (reg:SF 23 xmm2 [orig:664 _578 ] [664]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1531 1530 1532 13 (set (reg:SF 21 xmm0 [1581])
        (plus:SF (reg:SF 21 xmm0 [orig:677 _591 ] [677])
            (reg:SF 22 xmm1 [orig:661 _575 ] [661]))) "../src/tqcalc.f":270 802 {*fop_sf_comm}
     (nil))
(insn 1532 1531 1533 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -580 [0xfffffffffffffdbc])) [1 fa_c+0 S4 A32])
        (reg:SF 21 xmm0 [1581])) "../src/tqcalc.f":270 127 {*movsf_internal}
     (nil))
(insn 1533 1532 1534 13 (set (reg:SF 21 xmm0 [1582])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":272 127 {*movsf_internal}
     (nil))
(insn 1534 1533 1535 13 (set (reg:SF 21 xmm0 [orig:678 _592 ] [678])
        (mult:SF (reg:SF 21 xmm0 [1582])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":272 802 {*fop_sf_comm}
     (nil))
(insn 1535 1534 1536 13 (set (reg:SI 0 ax [1583])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":272 82 {*movsi_internal}
     (nil))
(insn 1536 1535 1537 13 (set (reg:DI 0 ax [orig:679 _593 ] [679])
        (sign_extend:DI (reg:SI 0 ax [1583]))) "../src/tqcalc.f":272 145 {*extendsidi2_rex64}
     (nil))
(insn 1537 1536 1538 13 (parallel [
            (set (reg:DI 1 dx [orig:680 _594 ] [680])
                (plus:DI (reg:DI 0 ax [orig:679 _593 ] [679])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":272 218 {*adddi_1}
     (nil))
(insn 1538 1537 1539 13 (set (reg/f:DI 0 ax [1584])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":272 81 {*movdi_internal}
     (nil))
(insn 1539 1538 1540 13 (set (reg:SF 23 xmm2 [orig:681 _595 ] [681])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:680 _594 ] [680])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1584])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":272 127 {*movsf_internal}
     (nil))
(insn 1540 1539 1541 13 (set (reg:SF 22 xmm1 [orig:682 wa.181_596 ] [682])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":272 127 {*movsf_internal}
     (nil))
(insn 1541 1540 1542 13 (set (reg:SF 23 xmm2 [orig:683 _597 ] [683])
        (mult:SF (reg:SF 23 xmm2 [orig:681 _595 ] [681])
            (reg:SF 22 xmm1 [orig:682 wa.181_596 ] [682]))) "../src/tqcalc.f":272 802 {*fop_sf_comm}
     (nil))
(insn 1542 1541 1543 13 (set (reg:SI 0 ax [1585])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":272 82 {*movsi_internal}
     (nil))
(insn 1543 1542 1544 13 (set (reg:DI 0 ax [orig:684 _598 ] [684])
        (sign_extend:DI (reg:SI 0 ax [1585]))) "../src/tqcalc.f":272 145 {*extendsidi2_rex64}
     (nil))
(insn 1544 1543 1545 13 (parallel [
            (set (reg:DI 1 dx [orig:685 _599 ] [685])
                (plus:DI (reg:DI 0 ax [orig:684 _598 ] [684])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":272 218 {*adddi_1}
     (nil))
(insn 1545 1544 1546 13 (set (reg/f:DI 0 ax [1586])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":272 81 {*movdi_internal}
     (nil))
(insn 1546 1545 1547 13 (set (reg:SF 24 xmm3 [orig:686 _600 ] [686])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:685 _599 ] [685])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1586])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":272 127 {*movsf_internal}
     (nil))
(insn 1547 1546 1548 13 (set (reg:SF 22 xmm1 [orig:687 wt.182_601 ] [687])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":272 127 {*movsf_internal}
     (nil))
(insn 1548 1547 1549 13 (set (reg:SF 22 xmm1 [orig:688 _602 ] [688])
        (mult:SF (reg:SF 22 xmm1 [orig:687 wt.182_601 ] [687])
            (reg:SF 24 xmm3 [orig:686 _600 ] [686]))) "../src/tqcalc.f":272 802 {*fop_sf_comm}
     (nil))
(insn 1549 1548 1551 13 (set (reg:SF 22 xmm1 [orig:689 _603 ] [689])
        (plus:SF (reg:SF 22 xmm1 [orig:688 _602 ] [688])
            (reg:SF 23 xmm2 [orig:683 _597 ] [683]))) "../src/tqcalc.f":272 802 {*fop_sf_comm}
     (nil))
(insn 1551 1549 1552 13 (set (reg:SF 21 xmm0 [1587])
        (mult:SF (reg:SF 21 xmm0 [orig:678 _592 ] [678])
            (reg:SF 22 xmm1 [orig:690 _604 ] [690]))) "../src/tqcalc.f":272 802 {*fop_sf_comm}
     (nil))
(insn 1552 1551 1553 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -584 [0xfffffffffffffdb8])) [1 ft+0 S4 A32])
        (reg:SF 21 xmm0 [1587])) "../src/tqcalc.f":272 127 {*movsf_internal}
     (nil))
(insn 1553 1552 1554 13 (set (reg:SF 21 xmm0 [1588])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":275 127 {*movsf_internal}
     (nil))
(insn 1554 1553 1555 13 (set (reg:SF 21 xmm0 [orig:691 _605 ] [691])
        (mult:SF (reg:SF 21 xmm0 [1588])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -448 [0xfffffffffffffe40])) [1 w_vel+0 S4 A32]))) "../src/tqcalc.f":275 802 {*fop_sf_comm}
     (nil))
(insn 1555 1554 1556 13 (set (reg:SI 0 ax [1589])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 1556 1555 1557 13 (set (reg:DI 0 ax [orig:692 _606 ] [692])
        (sign_extend:DI (reg:SI 0 ax [1589]))) "../src/tqcalc.f":275 145 {*extendsidi2_rex64}
     (nil))
(insn 1557 1556 1558 13 (parallel [
            (set (reg:DI 1 dx [orig:693 _607 ] [693])
                (plus:DI (reg:DI 0 ax [orig:692 _606 ] [692])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":275 218 {*adddi_1}
     (nil))
(insn 1558 1557 1559 13 (set (reg/f:DI 0 ax [1590])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 1559 1558 1560 13 (set (reg:SF 23 xmm2 [orig:694 _608 ] [694])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:693 _607 ] [693])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1590])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":275 127 {*movsf_internal}
     (nil))
(insn 1560 1559 1561 13 (set (reg:SF 22 xmm1 [orig:695 wa.183_609 ] [695])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":275 127 {*movsf_internal}
     (nil))
(insn 1561 1560 1562 13 (set (reg:SF 23 xmm2 [orig:696 _610 ] [696])
        (mult:SF (reg:SF 23 xmm2 [orig:694 _608 ] [694])
            (reg:SF 22 xmm1 [orig:695 wa.183_609 ] [695]))) "../src/tqcalc.f":275 802 {*fop_sf_comm}
     (nil))
(insn 1562 1561 1563 13 (set (reg:SI 0 ax [1591])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 1563 1562 1564 13 (set (reg:DI 0 ax [orig:697 _611 ] [697])
        (sign_extend:DI (reg:SI 0 ax [1591]))) "../src/tqcalc.f":275 145 {*extendsidi2_rex64}
     (nil))
(insn 1564 1563 1565 13 (parallel [
            (set (reg:DI 1 dx [orig:698 _612 ] [698])
                (plus:DI (reg:DI 0 ax [orig:697 _611 ] [697])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":275 218 {*adddi_1}
     (nil))
(insn 1565 1564 1566 13 (set (reg/f:DI 0 ax [1592])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 1566 1565 1567 13 (set (reg:SF 24 xmm3 [orig:699 _613 ] [699])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:698 _612 ] [698])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1592])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":275 127 {*movsf_internal}
     (nil))
(insn 1567 1566 1568 13 (set (reg:SF 22 xmm1 [orig:700 wt.184_614 ] [700])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":275 127 {*movsf_internal}
     (nil))
(insn 1568 1567 1569 13 (set (reg:SF 22 xmm1 [orig:701 _615 ] [701])
        (mult:SF (reg:SF 22 xmm1 [orig:700 wt.184_614 ] [700])
            (reg:SF 24 xmm3 [orig:699 _613 ] [699]))) "../src/tqcalc.f":275 802 {*fop_sf_comm}
     (nil))
(insn 1569 1568 1571 13 (set (reg:SF 22 xmm1 [orig:702 _616 ] [702])
        (plus:SF (reg:SF 22 xmm1 [orig:701 _615 ] [701])
            (reg:SF 23 xmm2 [orig:696 _610 ] [696]))) "../src/tqcalc.f":275 802 {*fop_sf_comm}
     (nil))
(insn 1571 1569 1572 13 (set (reg:SF 22 xmm1 [orig:704 _618 ] [704])
        (mult:SF (reg:SF 22 xmm1 [orig:703 _617 ] [703])
            (reg:SF 21 xmm0 [orig:691 _605 ] [691]))) "../src/tqcalc.f":275 802 {*fop_sf_comm}
     (nil))
(insn 1572 1571 1573 13 (set (reg:SF 21 xmm0 [1593])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":275 127 {*movsf_internal}
     (nil))
(insn 1573 1572 1574 13 (set (reg:SF 21 xmm0 [orig:705 _619 ] [705])
        (mult:SF (reg:SF 21 xmm0 [1593])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":275 802 {*fop_sf_comm}
     (nil))
(insn 1574 1573 1575 13 (set (reg:SF 24 xmm3 [orig:706 cl_vel.185_620 ] [706])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -632 [0xfffffffffffffd88])) [1 cl_vel+0 S4 A64])) "../src/tqcalc.f":275 127 {*movsf_internal}
     (nil))
(insn 1575 1574 1576 13 (set (reg:SF 23 xmm2 [orig:707 wa.186_621 ] [707])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":275 127 {*movsf_internal}
     (nil))
(insn 1576 1575 1577 13 (set (reg:SF 24 xmm3 [orig:708 _622 ] [708])
        (mult:SF (reg:SF 24 xmm3 [orig:706 cl_vel.185_620 ] [706])
            (reg:SF 23 xmm2 [orig:707 wa.186_621 ] [707]))) "../src/tqcalc.f":275 802 {*fop_sf_comm}
     (nil))
(insn 1577 1576 1578 13 (set (reg:SF 23 xmm2 [orig:709 wt.187_623 ] [709])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":275 127 {*movsf_internal}
     (nil))
(insn 1578 1577 1579 13 (set (reg:SF 23 xmm2 [orig:710 _624 ] [710])
        (mult:SF (reg:SF 23 xmm2 [orig:709 wt.187_623 ] [709])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -64 [0xffffffffffffffc0])) [1 cd_vel+0 S4 A32]))) "../src/tqcalc.f":275 802 {*fop_sf_comm}
     (nil))
(insn 1579 1578 1580 13 (set (reg:SF 24 xmm3 [orig:711 _625 ] [711])
        (plus:SF (reg:SF 24 xmm3 [orig:708 _622 ] [708])
            (reg:SF 23 xmm2 [orig:710 _624 ] [710]))) "../src/tqcalc.f":275 802 {*fop_sf_comm}
     (nil))
(insn 1580 1579 1581 13 (set (reg:SI 0 ax [1594])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 1581 1580 1582 13 (set (reg:DI 0 ax [orig:712 _626 ] [712])
        (sign_extend:DI (reg:SI 0 ax [1594]))) "../src/tqcalc.f":275 145 {*extendsidi2_rex64}
     (nil))
(insn 1582 1581 1583 13 (parallel [
            (set (reg:DI 1 dx [orig:713 _627 ] [713])
                (plus:DI (reg:DI 0 ax [orig:712 _626 ] [712])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":275 218 {*adddi_1}
     (nil))
(insn 1583 1582 1584 13 (set (reg/f:DI 0 ax [1595])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 1584 1583 1585 13 (set (reg:SF 23 xmm2 [orig:714 _628 ] [714])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:713 _627 ] [713])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1595])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":275 127 {*movsf_internal}
     (nil))
(insn 1585 1584 1586 13 (set (reg:SF 23 xmm2 [orig:715 _629 ] [715])
        (mult:SF (reg:SF 23 xmm2 [orig:714 _628 ] [714])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -368 [0xfffffffffffffe90])) [1 wa_vel+0 S4 A32]))) "../src/tqcalc.f":275 802 {*fop_sf_comm}
     (nil))
(insn 1586 1585 1587 13 (set (reg:SF 24 xmm3 [orig:716 _630 ] [716])
        (plus:SF (reg:SF 24 xmm3 [orig:711 _625 ] [711])
            (reg:SF 23 xmm2 [orig:715 _629 ] [715]))) "../src/tqcalc.f":275 802 {*fop_sf_comm}
     (nil))
(insn 1587 1586 1588 13 (set (reg:SI 0 ax [1596])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 1588 1587 1589 13 (set (reg:DI 0 ax [orig:717 _631 ] [717])
        (sign_extend:DI (reg:SI 0 ax [1596]))) "../src/tqcalc.f":275 145 {*extendsidi2_rex64}
     (nil))
(insn 1589 1588 1590 13 (parallel [
            (set (reg:DI 1 dx [orig:718 _632 ] [718])
                (plus:DI (reg:DI 0 ax [orig:717 _631 ] [717])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":275 218 {*adddi_1}
     (nil))
(insn 1590 1589 1591 13 (set (reg/f:DI 0 ax [1597])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 1591 1590 1592 13 (set (reg:SF 23 xmm2 [orig:719 _633 ] [719])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:718 _632 ] [718])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1597])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":275 127 {*movsf_internal}
     (nil))
(insn 1592 1591 1593 13 (set (reg:SF 23 xmm2 [orig:720 _634 ] [720])
        (mult:SF (reg:SF 23 xmm2 [orig:719 _633 ] [719])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -392 [0xfffffffffffffe78])) [1 wt_vel+0 S4 A32]))) "../src/tqcalc.f":275 802 {*fop_sf_comm}
     (nil))
(insn 1593 1592 1595 13 (set (reg:SF 23 xmm2 [orig:721 _635 ] [721])
        (plus:SF (reg:SF 23 xmm2 [orig:720 _634 ] [720])
            (reg:SF 24 xmm3 [orig:716 _630 ] [716]))) "../src/tqcalc.f":275 802 {*fop_sf_comm}
     (nil))
(insn 1595 1593 1596 13 (set (reg:SF 21 xmm0 [orig:723 _637 ] [723])
        (mult:SF (reg:SF 21 xmm0 [orig:705 _619 ] [705])
            (reg:SF 23 xmm2 [orig:722 _636 ] [722]))) "../src/tqcalc.f":275 802 {*fop_sf_comm}
     (nil))
(insn 1596 1595 1597 13 (set (reg:SF 21 xmm0 [1598])
        (plus:SF (reg:SF 21 xmm0 [orig:723 _637 ] [723])
            (reg:SF 22 xmm1 [orig:704 _618 ] [704]))) "../src/tqcalc.f":275 802 {*fop_sf_comm}
     (nil))
(insn 1597 1596 1598 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -588 [0xfffffffffffffdb4])) [1 ft_vel+0 S4 A32])
        (reg:SF 21 xmm0 [1598])) "../src/tqcalc.f":275 127 {*movsf_internal}
     (nil))
(insn 1598 1597 1599 13 (set (reg:SF 21 xmm0 [1599])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":278 127 {*movsf_internal}
     (nil))
(insn 1599 1598 1600 13 (set (reg:SF 21 xmm0 [orig:724 _638 ] [724])
        (mult:SF (reg:SF 21 xmm0 [1599])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -452 [0xfffffffffffffe3c])) [1 w_omg+0 S4 A32]))) "../src/tqcalc.f":278 802 {*fop_sf_comm}
     (nil))
(insn 1600 1599 1601 13 (set (reg:SI 0 ax [1600])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":278 82 {*movsi_internal}
     (nil))
(insn 1601 1600 1602 13 (set (reg:DI 0 ax [orig:725 _639 ] [725])
        (sign_extend:DI (reg:SI 0 ax [1600]))) "../src/tqcalc.f":278 145 {*extendsidi2_rex64}
     (nil))
(insn 1602 1601 1603 13 (parallel [
            (set (reg:DI 1 dx [orig:726 _640 ] [726])
                (plus:DI (reg:DI 0 ax [orig:725 _639 ] [725])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":278 218 {*adddi_1}
     (nil))
(insn 1603 1602 1604 13 (set (reg/f:DI 0 ax [1601])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":278 81 {*movdi_internal}
     (nil))
(insn 1604 1603 1605 13 (set (reg:SF 23 xmm2 [orig:727 _641 ] [727])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:726 _640 ] [726])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1601])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":278 127 {*movsf_internal}
     (nil))
(insn 1605 1604 1606 13 (set (reg:SF 22 xmm1 [orig:728 wa.188_642 ] [728])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":278 127 {*movsf_internal}
     (nil))
(insn 1606 1605 1607 13 (set (reg:SF 23 xmm2 [orig:729 _643 ] [729])
        (mult:SF (reg:SF 23 xmm2 [orig:727 _641 ] [727])
            (reg:SF 22 xmm1 [orig:728 wa.188_642 ] [728]))) "../src/tqcalc.f":278 802 {*fop_sf_comm}
     (nil))
(insn 1607 1606 1608 13 (set (reg:SI 0 ax [1602])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":278 82 {*movsi_internal}
     (nil))
(insn 1608 1607 1609 13 (set (reg:DI 0 ax [orig:730 _644 ] [730])
        (sign_extend:DI (reg:SI 0 ax [1602]))) "../src/tqcalc.f":278 145 {*extendsidi2_rex64}
     (nil))
(insn 1609 1608 1610 13 (parallel [
            (set (reg:DI 1 dx [orig:731 _645 ] [731])
                (plus:DI (reg:DI 0 ax [orig:730 _644 ] [730])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":278 218 {*adddi_1}
     (nil))
(insn 1610 1609 1611 13 (set (reg/f:DI 0 ax [1603])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":278 81 {*movdi_internal}
     (nil))
(insn 1611 1610 1612 13 (set (reg:SF 24 xmm3 [orig:732 _646 ] [732])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:731 _645 ] [731])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1603])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":278 127 {*movsf_internal}
     (nil))
(insn 1612 1611 1613 13 (set (reg:SF 22 xmm1 [orig:733 wt.189_647 ] [733])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":278 127 {*movsf_internal}
     (nil))
(insn 1613 1612 1614 13 (set (reg:SF 22 xmm1 [orig:734 _648 ] [734])
        (mult:SF (reg:SF 22 xmm1 [orig:733 wt.189_647 ] [733])
            (reg:SF 24 xmm3 [orig:732 _646 ] [732]))) "../src/tqcalc.f":278 802 {*fop_sf_comm}
     (nil))
(insn 1614 1613 1616 13 (set (reg:SF 22 xmm1 [orig:735 _649 ] [735])
        (plus:SF (reg:SF 22 xmm1 [orig:734 _648 ] [734])
            (reg:SF 23 xmm2 [orig:729 _643 ] [729]))) "../src/tqcalc.f":278 802 {*fop_sf_comm}
     (nil))
(insn 1616 1614 1617 13 (set (reg:SF 22 xmm1 [orig:737 _651 ] [737])
        (mult:SF (reg:SF 22 xmm1 [orig:736 _650 ] [736])
            (reg:SF 21 xmm0 [orig:724 _638 ] [724]))) "../src/tqcalc.f":278 802 {*fop_sf_comm}
     (nil))
(insn 1617 1616 1618 13 (set (reg:SF 21 xmm0 [1604])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":278 127 {*movsf_internal}
     (nil))
(insn 1618 1617 1619 13 (set (reg:SF 21 xmm0 [orig:738 _652 ] [738])
        (mult:SF (reg:SF 21 xmm0 [1604])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":278 802 {*fop_sf_comm}
     (nil))
(insn 1619 1618 1620 13 (set (reg:SF 24 xmm3 [orig:739 cl_omg.190_653 ] [739])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -628 [0xfffffffffffffd8c])) [1 cl_omg+0 S4 A32])) "../src/tqcalc.f":278 127 {*movsf_internal}
     (nil))
(insn 1620 1619 1621 13 (set (reg:SF 23 xmm2 [orig:740 wa.191_654 ] [740])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":278 127 {*movsf_internal}
     (nil))
(insn 1621 1620 1622 13 (set (reg:SF 24 xmm3 [orig:741 _655 ] [741])
        (mult:SF (reg:SF 24 xmm3 [orig:739 cl_omg.190_653 ] [739])
            (reg:SF 23 xmm2 [orig:740 wa.191_654 ] [740]))) "../src/tqcalc.f":278 802 {*fop_sf_comm}
     (nil))
(insn 1622 1621 1623 13 (set (reg:SF 23 xmm2 [orig:742 wt.192_656 ] [742])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":278 127 {*movsf_internal}
     (nil))
(insn 1623 1622 1624 13 (set (reg:SF 23 xmm2 [orig:743 _657 ] [743])
        (mult:SF (reg:SF 23 xmm2 [orig:742 wt.192_656 ] [742])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -60 [0xffffffffffffffc4])) [1 cd_omg+0 S4 A32]))) "../src/tqcalc.f":278 802 {*fop_sf_comm}
     (nil))
(insn 1624 1623 1625 13 (set (reg:SF 24 xmm3 [orig:744 _658 ] [744])
        (plus:SF (reg:SF 24 xmm3 [orig:741 _655 ] [741])
            (reg:SF 23 xmm2 [orig:743 _657 ] [743]))) "../src/tqcalc.f":278 802 {*fop_sf_comm}
     (nil))
(insn 1625 1624 1626 13 (set (reg:SI 0 ax [1605])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":278 82 {*movsi_internal}
     (nil))
(insn 1626 1625 1627 13 (set (reg:DI 0 ax [orig:745 _659 ] [745])
        (sign_extend:DI (reg:SI 0 ax [1605]))) "../src/tqcalc.f":278 145 {*extendsidi2_rex64}
     (nil))
(insn 1627 1626 1628 13 (parallel [
            (set (reg:DI 1 dx [orig:746 _660 ] [746])
                (plus:DI (reg:DI 0 ax [orig:745 _659 ] [745])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":278 218 {*adddi_1}
     (nil))
(insn 1628 1627 1629 13 (set (reg/f:DI 0 ax [1606])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":278 81 {*movdi_internal}
     (nil))
(insn 1629 1628 1630 13 (set (reg:SF 23 xmm2 [orig:747 _661 ] [747])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:746 _660 ] [746])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1606])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":278 127 {*movsf_internal}
     (nil))
(insn 1630 1629 1631 13 (set (reg:SF 23 xmm2 [orig:748 _662 ] [748])
        (mult:SF (reg:SF 23 xmm2 [orig:747 _661 ] [747])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -372 [0xfffffffffffffe8c])) [1 wa_omg+0 S4 A32]))) "../src/tqcalc.f":278 802 {*fop_sf_comm}
     (nil))
(insn 1631 1630 1632 13 (set (reg:SF 24 xmm3 [orig:749 _663 ] [749])
        (plus:SF (reg:SF 24 xmm3 [orig:744 _658 ] [744])
            (reg:SF 23 xmm2 [orig:748 _662 ] [748]))) "../src/tqcalc.f":278 802 {*fop_sf_comm}
     (nil))
(insn 1632 1631 1633 13 (set (reg:SI 0 ax [1607])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":278 82 {*movsi_internal}
     (nil))
(insn 1633 1632 1634 13 (set (reg:DI 0 ax [orig:750 _664 ] [750])
        (sign_extend:DI (reg:SI 0 ax [1607]))) "../src/tqcalc.f":278 145 {*extendsidi2_rex64}
     (nil))
(insn 1634 1633 1635 13 (parallel [
            (set (reg:DI 1 dx [orig:751 _665 ] [751])
                (plus:DI (reg:DI 0 ax [orig:750 _664 ] [750])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":278 218 {*adddi_1}
     (nil))
(insn 1635 1634 1636 13 (set (reg/f:DI 0 ax [1608])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":278 81 {*movdi_internal}
     (nil))
(insn 1636 1635 1637 13 (set (reg:SF 23 xmm2 [orig:752 _666 ] [752])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:751 _665 ] [751])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1608])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":278 127 {*movsf_internal}
     (nil))
(insn 1637 1636 1638 13 (set (reg:SF 23 xmm2 [orig:753 _667 ] [753])
        (mult:SF (reg:SF 23 xmm2 [orig:752 _666 ] [752])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -396 [0xfffffffffffffe74])) [1 wt_omg+0 S4 A32]))) "../src/tqcalc.f":278 802 {*fop_sf_comm}
     (nil))
(insn 1638 1637 1640 13 (set (reg:SF 23 xmm2 [orig:754 _668 ] [754])
        (plus:SF (reg:SF 23 xmm2 [orig:753 _667 ] [753])
            (reg:SF 24 xmm3 [orig:749 _663 ] [749]))) "../src/tqcalc.f":278 802 {*fop_sf_comm}
     (nil))
(insn 1640 1638 1641 13 (set (reg:SF 21 xmm0 [orig:756 _670 ] [756])
        (mult:SF (reg:SF 21 xmm0 [orig:738 _652 ] [738])
            (reg:SF 23 xmm2 [orig:755 _669 ] [755]))) "../src/tqcalc.f":278 802 {*fop_sf_comm}
     (nil))
(insn 1641 1640 1642 13 (set (reg:SF 21 xmm0 [1609])
        (plus:SF (reg:SF 21 xmm0 [orig:756 _670 ] [756])
            (reg:SF 22 xmm1 [orig:737 _651 ] [737]))) "../src/tqcalc.f":278 802 {*fop_sf_comm}
     (nil))
(insn 1642 1641 1643 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -592 [0xfffffffffffffdb0])) [1 ft_omg+0 S4 A32])
        (reg:SF 21 xmm0 [1609])) "../src/tqcalc.f":278 127 {*movsf_internal}
     (nil))
(insn 1643 1642 1644 13 (set (reg:SF 21 xmm0 [1610])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":281 127 {*movsf_internal}
     (nil))
(insn 1644 1643 1645 13 (set (reg:SF 21 xmm0 [orig:757 _671 ] [757])
        (mult:SF (reg:SF 21 xmm0 [1610])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -456 [0xfffffffffffffe38])) [1 w_b+0 S4 A32]))) "../src/tqcalc.f":281 802 {*fop_sf_comm}
     (nil))
(insn 1645 1644 1646 13 (set (reg:SI 0 ax [1611])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":281 82 {*movsi_internal}
     (nil))
(insn 1646 1645 1647 13 (set (reg:DI 0 ax [orig:758 _672 ] [758])
        (sign_extend:DI (reg:SI 0 ax [1611]))) "../src/tqcalc.f":281 145 {*extendsidi2_rex64}
     (nil))
(insn 1647 1646 1648 13 (parallel [
            (set (reg:DI 1 dx [orig:759 _673 ] [759])
                (plus:DI (reg:DI 0 ax [orig:758 _672 ] [758])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":281 218 {*adddi_1}
     (nil))
(insn 1648 1647 1649 13 (set (reg/f:DI 0 ax [1612])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":281 81 {*movdi_internal}
     (nil))
(insn 1649 1648 1650 13 (set (reg:SF 23 xmm2 [orig:760 _674 ] [760])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:759 _673 ] [759])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1612])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":281 127 {*movsf_internal}
     (nil))
(insn 1650 1649 1651 13 (set (reg:SF 22 xmm1 [orig:761 wa.193_675 ] [761])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":281 127 {*movsf_internal}
     (nil))
(insn 1651 1650 1652 13 (set (reg:SF 23 xmm2 [orig:762 _676 ] [762])
        (mult:SF (reg:SF 23 xmm2 [orig:760 _674 ] [760])
            (reg:SF 22 xmm1 [orig:761 wa.193_675 ] [761]))) "../src/tqcalc.f":281 802 {*fop_sf_comm}
     (nil))
(insn 1652 1651 1653 13 (set (reg:SI 0 ax [1613])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":281 82 {*movsi_internal}
     (nil))
(insn 1653 1652 1654 13 (set (reg:DI 0 ax [orig:763 _677 ] [763])
        (sign_extend:DI (reg:SI 0 ax [1613]))) "../src/tqcalc.f":281 145 {*extendsidi2_rex64}
     (nil))
(insn 1654 1653 1655 13 (parallel [
            (set (reg:DI 1 dx [orig:764 _678 ] [764])
                (plus:DI (reg:DI 0 ax [orig:763 _677 ] [763])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":281 218 {*adddi_1}
     (nil))
(insn 1655 1654 1656 13 (set (reg/f:DI 0 ax [1614])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":281 81 {*movdi_internal}
     (nil))
(insn 1656 1655 1657 13 (set (reg:SF 24 xmm3 [orig:765 _679 ] [765])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:764 _678 ] [764])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1614])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":281 127 {*movsf_internal}
     (nil))
(insn 1657 1656 1658 13 (set (reg:SF 22 xmm1 [orig:766 wt.194_680 ] [766])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":281 127 {*movsf_internal}
     (nil))
(insn 1658 1657 1659 13 (set (reg:SF 22 xmm1 [orig:767 _681 ] [767])
        (mult:SF (reg:SF 22 xmm1 [orig:766 wt.194_680 ] [766])
            (reg:SF 24 xmm3 [orig:765 _679 ] [765]))) "../src/tqcalc.f":281 802 {*fop_sf_comm}
     (nil))
(insn 1659 1658 1661 13 (set (reg:SF 22 xmm1 [orig:768 _682 ] [768])
        (plus:SF (reg:SF 22 xmm1 [orig:767 _681 ] [767])
            (reg:SF 23 xmm2 [orig:762 _676 ] [762]))) "../src/tqcalc.f":281 802 {*fop_sf_comm}
     (nil))
(insn 1661 1659 1662 13 (set (reg:SF 22 xmm1 [orig:770 _684 ] [770])
        (mult:SF (reg:SF 22 xmm1 [orig:769 _683 ] [769])
            (reg:SF 21 xmm0 [orig:757 _671 ] [757]))) "../src/tqcalc.f":281 802 {*fop_sf_comm}
     (nil))
(insn 1662 1661 1663 13 (set (reg:SF 21 xmm0 [1615])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":281 127 {*movsf_internal}
     (nil))
(insn 1663 1662 1664 13 (set (reg:SF 21 xmm0 [orig:771 _685 ] [771])
        (mult:SF (reg:SF 21 xmm0 [1615])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":281 802 {*fop_sf_comm}
     (nil))
(insn 1664 1663 1665 13 (set (reg:SF 24 xmm3 [orig:772 cl_b.195_686 ] [772])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -620 [0xfffffffffffffd94])) [1 cl_b+0 S4 A32])) "../src/tqcalc.f":281 127 {*movsf_internal}
     (nil))
(insn 1665 1664 1666 13 (set (reg:SF 23 xmm2 [orig:773 wa.196_687 ] [773])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":281 127 {*movsf_internal}
     (nil))
(insn 1666 1665 1667 13 (set (reg:SF 24 xmm3 [orig:774 _688 ] [774])
        (mult:SF (reg:SF 24 xmm3 [orig:772 cl_b.195_686 ] [772])
            (reg:SF 23 xmm2 [orig:773 wa.196_687 ] [773]))) "../src/tqcalc.f":281 802 {*fop_sf_comm}
     (nil))
(insn 1667 1666 1668 13 (set (reg:SF 23 xmm2 [orig:775 wt.197_689 ] [775])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":281 127 {*movsf_internal}
     (nil))
(insn 1668 1667 1669 13 (set (reg:SF 23 xmm2 [orig:776 _690 ] [776])
        (mult:SF (reg:SF 23 xmm2 [orig:775 wt.197_689 ] [775])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -52 [0xffffffffffffffcc])) [1 cd_b+0 S4 A32]))) "../src/tqcalc.f":281 802 {*fop_sf_comm}
     (nil))
(insn 1669 1668 1670 13 (set (reg:SF 24 xmm3 [orig:777 _691 ] [777])
        (plus:SF (reg:SF 24 xmm3 [orig:774 _688 ] [774])
            (reg:SF 23 xmm2 [orig:776 _690 ] [776]))) "../src/tqcalc.f":281 802 {*fop_sf_comm}
     (nil))
(insn 1670 1669 1671 13 (set (reg:SI 0 ax [1616])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":281 82 {*movsi_internal}
     (nil))
(insn 1671 1670 1672 13 (set (reg:DI 0 ax [orig:778 _692 ] [778])
        (sign_extend:DI (reg:SI 0 ax [1616]))) "../src/tqcalc.f":281 145 {*extendsidi2_rex64}
     (nil))
(insn 1672 1671 1673 13 (parallel [
            (set (reg:DI 1 dx [orig:779 _693 ] [779])
                (plus:DI (reg:DI 0 ax [orig:778 _692 ] [778])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":281 218 {*adddi_1}
     (nil))
(insn 1673 1672 1674 13 (set (reg/f:DI 0 ax [1617])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":281 81 {*movdi_internal}
     (nil))
(insn 1674 1673 1675 13 (set (reg:SF 23 xmm2 [orig:780 _694 ] [780])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:779 _693 ] [779])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1617])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":281 127 {*movsf_internal}
     (nil))
(insn 1675 1674 1676 13 (set (reg:SF 23 xmm2 [orig:781 _695 ] [781])
        (mult:SF (reg:SF 23 xmm2 [orig:780 _694 ] [780])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -376 [0xfffffffffffffe88])) [1 wa_b+0 S4 A32]))) "../src/tqcalc.f":281 802 {*fop_sf_comm}
     (nil))
(insn 1676 1675 1677 13 (set (reg:SF 24 xmm3 [orig:782 _696 ] [782])
        (plus:SF (reg:SF 24 xmm3 [orig:777 _691 ] [777])
            (reg:SF 23 xmm2 [orig:781 _695 ] [781]))) "../src/tqcalc.f":281 802 {*fop_sf_comm}
     (nil))
(insn 1677 1676 1678 13 (set (reg:SI 0 ax [1618])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":281 82 {*movsi_internal}
     (nil))
(insn 1678 1677 1679 13 (set (reg:DI 0 ax [orig:783 _697 ] [783])
        (sign_extend:DI (reg:SI 0 ax [1618]))) "../src/tqcalc.f":281 145 {*extendsidi2_rex64}
     (nil))
(insn 1679 1678 1680 13 (parallel [
            (set (reg:DI 1 dx [orig:784 _698 ] [784])
                (plus:DI (reg:DI 0 ax [orig:783 _697 ] [783])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":281 218 {*adddi_1}
     (nil))
(insn 1680 1679 1681 13 (set (reg/f:DI 0 ax [1619])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":281 81 {*movdi_internal}
     (nil))
(insn 1681 1680 1682 13 (set (reg:SF 23 xmm2 [orig:785 _699 ] [785])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:784 _698 ] [784])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1619])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":281 127 {*movsf_internal}
     (nil))
(insn 1682 1681 1683 13 (set (reg:SF 23 xmm2 [orig:786 _700 ] [786])
        (mult:SF (reg:SF 23 xmm2 [orig:785 _699 ] [785])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -400 [0xfffffffffffffe70])) [1 wt_b+0 S4 A32]))) "../src/tqcalc.f":281 802 {*fop_sf_comm}
     (nil))
(insn 1683 1682 1685 13 (set (reg:SF 23 xmm2 [orig:787 _701 ] [787])
        (plus:SF (reg:SF 23 xmm2 [orig:786 _700 ] [786])
            (reg:SF 24 xmm3 [orig:782 _696 ] [782]))) "../src/tqcalc.f":281 802 {*fop_sf_comm}
     (nil))
(insn 1685 1683 1686 13 (set (reg:SF 21 xmm0 [orig:789 _703 ] [789])
        (mult:SF (reg:SF 21 xmm0 [orig:771 _685 ] [771])
            (reg:SF 23 xmm2 [orig:788 _702 ] [788]))) "../src/tqcalc.f":281 802 {*fop_sf_comm}
     (nil))
(insn 1686 1685 1687 13 (set (reg:SF 21 xmm0 [1620])
        (plus:SF (reg:SF 21 xmm0 [orig:789 _703 ] [789])
            (reg:SF 22 xmm1 [orig:770 _684 ] [770]))) "../src/tqcalc.f":281 802 {*fop_sf_comm}
     (nil))
(insn 1687 1686 1688 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -596 [0xfffffffffffffdac])) [1 ft_b+0 S4 A32])
        (reg:SF 21 xmm0 [1620])) "../src/tqcalc.f":281 127 {*movsf_internal}
     (nil))
(insn 1688 1687 1689 13 (set (reg:SF 21 xmm0 [1621])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1689 1688 1690 13 (set (reg:SF 21 xmm0 [orig:790 _704 ] [790])
        (mult:SF (reg:SF 21 xmm0 [1621])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -460 [0xfffffffffffffe34])) [1 w_c+0 S4 A32]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1690 1689 1691 13 (set (reg:SI 0 ax [1622])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":285 82 {*movsi_internal}
     (nil))
(insn 1691 1690 1692 13 (set (reg:DI 0 ax [orig:791 _705 ] [791])
        (sign_extend:DI (reg:SI 0 ax [1622]))) "../src/tqcalc.f":285 145 {*extendsidi2_rex64}
     (nil))
(insn 1692 1691 1693 13 (parallel [
            (set (reg:DI 1 dx [orig:792 _706 ] [792])
                (plus:DI (reg:DI 0 ax [orig:791 _705 ] [791])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":285 218 {*adddi_1}
     (nil))
(insn 1693 1692 1694 13 (set (reg/f:DI 0 ax [1623])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":285 81 {*movdi_internal}
     (nil))
(insn 1694 1693 1695 13 (set (reg:SF 23 xmm2 [orig:793 _707 ] [793])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:792 _706 ] [792])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1623])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1695 1694 1696 13 (set (reg:SF 22 xmm1 [orig:794 wa.198_708 ] [794])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1696 1695 1697 13 (set (reg:SF 23 xmm2 [orig:795 _709 ] [795])
        (mult:SF (reg:SF 23 xmm2 [orig:793 _707 ] [793])
            (reg:SF 22 xmm1 [orig:794 wa.198_708 ] [794]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1697 1696 1698 13 (set (reg:SI 0 ax [1624])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":285 82 {*movsi_internal}
     (nil))
(insn 1698 1697 1699 13 (set (reg:DI 0 ax [orig:796 _710 ] [796])
        (sign_extend:DI (reg:SI 0 ax [1624]))) "../src/tqcalc.f":285 145 {*extendsidi2_rex64}
     (nil))
(insn 1699 1698 1700 13 (parallel [
            (set (reg:DI 1 dx [orig:797 _711 ] [797])
                (plus:DI (reg:DI 0 ax [orig:796 _710 ] [796])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":285 218 {*adddi_1}
     (nil))
(insn 1700 1699 1701 13 (set (reg/f:DI 0 ax [1625])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":285 81 {*movdi_internal}
     (nil))
(insn 1701 1700 1702 13 (set (reg:SF 24 xmm3 [orig:798 _712 ] [798])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:797 _711 ] [797])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1625])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1702 1701 1703 13 (set (reg:SF 22 xmm1 [orig:799 wt.199_713 ] [799])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1703 1702 1704 13 (set (reg:SF 22 xmm1 [orig:800 _714 ] [800])
        (mult:SF (reg:SF 22 xmm1 [orig:799 wt.199_713 ] [799])
            (reg:SF 24 xmm3 [orig:798 _712 ] [798]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1704 1703 1706 13 (set (reg:SF 22 xmm1 [orig:801 _715 ] [801])
        (plus:SF (reg:SF 22 xmm1 [orig:800 _714 ] [800])
            (reg:SF 23 xmm2 [orig:795 _709 ] [795]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1706 1704 1707 13 (set (reg:SF 22 xmm1 [orig:803 _717 ] [803])
        (mult:SF (reg:SF 22 xmm1 [orig:802 _716 ] [802])
            (reg:SF 21 xmm0 [orig:790 _704 ] [790]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1707 1706 1708 13 (set (reg:SF 21 xmm0 [1626])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [1 hrc+0 S4 A32])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1708 1707 1709 13 (set (reg:SF 21 xmm0 [orig:804 _718 ] [804])
        (mult:SF (reg:SF 21 xmm0 [1626])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1709 1708 1710 13 (set (reg:SF 24 xmm3 [orig:805 cl_c.200_719 ] [805])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -624 [0xfffffffffffffd90])) [1 cl_c+0 S4 A128])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1710 1709 1711 13 (set (reg:SF 23 xmm2 [orig:806 wa.201_720 ] [806])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1711 1710 1712 13 (set (reg:SF 24 xmm3 [orig:807 _721 ] [807])
        (mult:SF (reg:SF 24 xmm3 [orig:805 cl_c.200_719 ] [805])
            (reg:SF 23 xmm2 [orig:806 wa.201_720 ] [806]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1712 1711 1713 13 (set (reg:SF 23 xmm2 [orig:808 wt.202_722 ] [808])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1713 1712 1714 13 (set (reg:SF 23 xmm2 [orig:809 _723 ] [809])
        (mult:SF (reg:SF 23 xmm2 [orig:808 wt.202_722 ] [808])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -56 [0xffffffffffffffc8])) [1 cd_c+0 S4 A32]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1714 1713 1715 13 (set (reg:SF 24 xmm3 [orig:810 _724 ] [810])
        (plus:SF (reg:SF 24 xmm3 [orig:807 _721 ] [807])
            (reg:SF 23 xmm2 [orig:809 _723 ] [809]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1715 1714 1716 13 (set (reg:SI 0 ax [1627])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":285 82 {*movsi_internal}
     (nil))
(insn 1716 1715 1717 13 (set (reg:DI 0 ax [orig:811 _725 ] [811])
        (sign_extend:DI (reg:SI 0 ax [1627]))) "../src/tqcalc.f":285 145 {*extendsidi2_rex64}
     (nil))
(insn 1717 1716 1718 13 (parallel [
            (set (reg:DI 1 dx [orig:812 _726 ] [812])
                (plus:DI (reg:DI 0 ax [orig:811 _725 ] [811])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":285 218 {*adddi_1}
     (nil))
(insn 1718 1717 1719 13 (set (reg/f:DI 0 ax [1628])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":285 81 {*movdi_internal}
     (nil))
(insn 1719 1718 1720 13 (set (reg:SF 23 xmm2 [orig:813 _727 ] [813])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:812 _726 ] [812])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1628])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1720 1719 1721 13 (set (reg:SF 23 xmm2 [orig:814 _728 ] [814])
        (mult:SF (reg:SF 23 xmm2 [orig:813 _727 ] [813])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -380 [0xfffffffffffffe84])) [1 wa_c+0 S4 A32]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1721 1720 1722 13 (set (reg:SF 24 xmm3 [orig:815 _729 ] [815])
        (plus:SF (reg:SF 24 xmm3 [orig:810 _724 ] [810])
            (reg:SF 23 xmm2 [orig:814 _728 ] [814]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1722 1721 1723 13 (set (reg:SI 0 ax [1629])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":285 82 {*movsi_internal}
     (nil))
(insn 1723 1722 1724 13 (set (reg:DI 0 ax [orig:816 _730 ] [816])
        (sign_extend:DI (reg:SI 0 ax [1629]))) "../src/tqcalc.f":285 145 {*extendsidi2_rex64}
     (nil))
(insn 1724 1723 1725 13 (parallel [
            (set (reg:DI 1 dx [orig:817 _731 ] [817])
                (plus:DI (reg:DI 0 ax [orig:816 _730 ] [816])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":285 218 {*adddi_1}
     (nil))
(insn 1725 1724 1726 13 (set (reg/f:DI 0 ax [1630])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":285 81 {*movdi_internal}
     (nil))
(insn 1726 1725 1727 13 (set (reg:SF 23 xmm2 [orig:818 _732 ] [818])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:817 _731 ] [817])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1630])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1727 1726 1728 13 (set (reg:SF 23 xmm2 [orig:819 _733 ] [819])
        (mult:SF (reg:SF 23 xmm2 [orig:818 _732 ] [818])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -404 [0xfffffffffffffe6c])) [1 wt_c+0 S4 A32]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1728 1727 1730 13 (set (reg:SF 23 xmm2 [orig:820 _734 ] [820])
        (plus:SF (reg:SF 23 xmm2 [orig:819 _733 ] [819])
            (reg:SF 24 xmm3 [orig:815 _729 ] [815]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1730 1728 1731 13 (set (reg:SF 21 xmm0 [orig:822 _736 ] [822])
        (mult:SF (reg:SF 21 xmm0 [orig:804 _718 ] [804])
            (reg:SF 23 xmm2 [orig:821 _735 ] [821]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1731 1730 1732 13 (set (reg:SF 22 xmm1 [orig:823 _737 ] [823])
        (plus:SF (reg:SF 22 xmm1 [orig:803 _717 ] [803])
            (reg:SF 21 xmm0 [orig:822 _736 ] [822]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1732 1731 1733 13 (set (reg/f:DI 0 ax [1631])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 88 [0x58])) [8 rho+0 S8 A64])) "../src/tqcalc.f":285 81 {*movdi_internal}
     (nil))
(insn 1733 1732 1734 13 (set (reg:SF 23 xmm2 [orig:824 _738 ] [824])
        (mem:SF (reg/f:DI 0 ax [1631]) [1 *rho_1130(D)+0 S4 A32])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1734 1733 1735 13 (set (reg:SF 21 xmm0 [1632])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A32])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 1735 1734 1736 13 (set (reg:SF 21 xmm0 [orig:825 _739 ] [825])
        (mult:SF (reg:SF 21 xmm0 [1632])
            (reg:SF 23 xmm2 [orig:824 _738 ] [824]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1736 1735 1737 13 (set (reg:SF 21 xmm0 [orig:826 _740 ] [826])
        (mult:SF (reg:SF 21 xmm0 [orig:825 _739 ] [825])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -444 [0xfffffffffffffe44])) [1 w+0 S4 A32]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1737 1736 1738 13 (set (reg:SI 0 ax [1633])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":285 82 {*movsi_internal}
     (nil))
(insn 1738 1737 1739 13 (set (reg:DI 0 ax [orig:827 _741 ] [827])
        (sign_extend:DI (reg:SI 0 ax [1633]))) "../src/tqcalc.f":285 145 {*extendsidi2_rex64}
     (nil))
(insn 1739 1738 1740 13 (parallel [
            (set (reg:DI 1 dx [orig:828 _742 ] [828])
                (plus:DI (reg:DI 0 ax [orig:827 _741 ] [827])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":285 218 {*adddi_1}
     (nil))
(insn 1740 1739 1741 13 (set (reg/f:DI 0 ax [1634])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [6 cl+0 S8 A64])) "../src/tqcalc.f":285 81 {*movdi_internal}
     (nil))
(insn 1741 1740 1742 13 (set (reg:SF 24 xmm3 [orig:829 _743 ] [829])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:828 _742 ] [828])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1634])) [1 *cl_1059(D) S4 A32])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1742 1741 1743 13 (set (reg:SF 23 xmm2 [orig:830 wa.203_744 ] [830])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [1 wa+0 S4 A32])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1743 1742 1744 13 (set (reg:SF 24 xmm3 [orig:831 _745 ] [831])
        (mult:SF (reg:SF 24 xmm3 [orig:829 _743 ] [829])
            (reg:SF 23 xmm2 [orig:830 wa.203_744 ] [830]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1744 1743 1745 13 (set (reg:SI 0 ax [1635])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":285 82 {*movsi_internal}
     (nil))
(insn 1745 1744 1746 13 (set (reg:DI 0 ax [orig:832 _746 ] [832])
        (sign_extend:DI (reg:SI 0 ax [1635]))) "../src/tqcalc.f":285 145 {*extendsidi2_rex64}
     (nil))
(insn 1746 1745 1747 13 (parallel [
            (set (reg:DI 1 dx [orig:833 _747 ] [833])
                (plus:DI (reg:DI 0 ax [orig:832 _746 ] [832])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":285 218 {*adddi_1}
     (nil))
(insn 1747 1746 1748 13 (set (reg/f:DI 0 ax [1636])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [6 cd+0 S8 A64])) "../src/tqcalc.f":285 81 {*movdi_internal}
     (nil))
(insn 1748 1747 1749 13 (set (reg:SF 25 xmm4 [orig:834 _748 ] [834])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:833 _747 ] [833])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1636])) [1 *cd_1186(D) S4 A32])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1749 1748 1750 13 (set (reg:SF 23 xmm2 [orig:835 wt.204_749 ] [835])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [1 wt+0 S4 A128])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1750 1749 1751 13 (set (reg:SF 23 xmm2 [orig:836 _750 ] [836])
        (mult:SF (reg:SF 23 xmm2 [orig:835 wt.204_749 ] [835])
            (reg:SF 25 xmm4 [orig:834 _748 ] [834]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1751 1750 1753 13 (set (reg:SF 23 xmm2 [orig:837 _751 ] [837])
        (plus:SF (reg:SF 23 xmm2 [orig:836 _750 ] [836])
            (reg:SF 24 xmm3 [orig:831 _745 ] [831]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1753 1751 1754 13 (set (reg:SF 21 xmm0 [orig:839 _753 ] [839])
        (mult:SF (reg:SF 21 xmm0 [orig:826 _740 ] [826])
            (reg:SF 23 xmm2 [orig:838 _752 ] [838]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1754 1753 1755 13 (set (reg:SF 21 xmm0 [1637])
        (plus:SF (reg:SF 21 xmm0 [orig:839 _753 ] [839])
            (reg:SF 22 xmm1 [orig:823 _737 ] [823]))) "../src/tqcalc.f":285 802 {*fop_sf_comm}
     (nil))
(insn 1755 1754 1756 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -600 [0xfffffffffffffda8])) [1 ft_c+0 S4 A32])
        (reg:SF 21 xmm0 [1637])) "../src/tqcalc.f":285 127 {*movsf_internal}
     (nil))
(insn 1756 1755 1757 13 (set (reg/f:DI 0 ax [1638])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 200 [0xc8])) [8 tp+0 S8 A64])) "../src/tqcalc.f":288 81 {*movdi_internal}
     (nil))
(insn 1757 1756 1758 13 (set (reg:SF 22 xmm1 [orig:840 _754 ] [840])
        (mem:SF (reg/f:DI 0 ax [1638]) [1 *tp_1036(D)+0 S4 A32])) "../src/tqcalc.f":288 127 {*movsf_internal}
     (nil))
(insn 1758 1757 1759 13 (set (reg/f:DI 0 ax [1639])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [8 blds+0 S8 A64])) "../src/tqcalc.f":288 81 {*movdi_internal}
     (nil))
(insn 1759 1758 1760 13 (set (reg:SF 21 xmm0 [orig:841 _755 ] [841])
        (mem:SF (reg/f:DI 0 ax [1639]) [1 *blds_1069(D)+0 S4 A32])) "../src/tqcalc.f":288 127 {*movsf_internal}
     (nil))
(insn 1760 1759 1761 13 (set (reg:SF 21 xmm0 [orig:842 _756 ] [842])
        (mult:SF (reg:SF 21 xmm0 [orig:841 _755 ] [841])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -564 [0xfffffffffffffdcc])) [1 fa+0 S4 A32]))) "../src/tqcalc.f":288 802 {*fop_sf_comm}
     (nil))
(insn 1761 1760 1762 13 (set (reg:SI 0 ax [1640])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":288 82 {*movsi_internal}
     (nil))
(insn 1762 1761 1763 13 (set (reg:DI 0 ax [orig:843 _757 ] [843])
        (sign_extend:DI (reg:SI 0 ax [1640]))) "../src/tqcalc.f":288 145 {*extendsidi2_rex64}
     (nil))
(insn 1763 1762 1764 13 (parallel [
            (set (reg:DI 1 dx [orig:844 _758 ] [844])
                (plus:DI (reg:DI 0 ax [orig:843 _757 ] [843])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":288 218 {*adddi_1}
     (nil))
(insn 1764 1763 1765 13 (set (reg/f:DI 0 ax [1641])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -760 [0xfffffffffffffd08])) [6 dr+0 S8 A64])) "../src/tqcalc.f":288 81 {*movdi_internal}
     (nil))
(insn 1765 1764 1766 13 (set (reg:SF 23 xmm2 [orig:845 _759 ] [845])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:844 _758 ] [844])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1641])) [1 *dr_1219(D) S4 A32])) "../src/tqcalc.f":288 127 {*movsf_internal}
     (nil))
(insn 1766 1765 1767 13 (set (reg:SF 21 xmm0 [orig:846 _760 ] [846])
        (mult:SF (reg:SF 21 xmm0 [orig:842 _756 ] [842])
            (reg:SF 23 xmm2 [orig:845 _759 ] [845]))) "../src/tqcalc.f":288 802 {*fop_sf_comm}
     (nil))
(insn 1767 1766 1768 13 (set (reg:SF 21 xmm0 [orig:847 _761 ] [847])
        (plus:SF (reg:SF 21 xmm0 [orig:846 _760 ] [846])
            (reg:SF 22 xmm1 [orig:840 _754 ] [840]))) "../src/tqcalc.f":288 802 {*fop_sf_comm}
     (nil))
(insn 1768 1767 1769 13 (set (reg/f:DI 0 ax [1642])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 200 [0xc8])) [8 tp+0 S8 A64])) "../src/tqcalc.f":288 81 {*movdi_internal}
     (nil))
(insn 1769 1768 1770 13 (set (mem:SF (reg/f:DI 0 ax [1642]) [1 *tp_1036(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:847 _761 ] [847])) "../src/tqcalc.f":288 127 {*movsf_internal}
     (nil))
(insn 1770 1769 1771 13 (set (reg/f:DI 0 ax [1643])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 208 [0xd0])) [8 tp_vel+0 S8 A64])) "../src/tqcalc.f":289 81 {*movdi_internal}
     (nil))
(insn 1771 1770 1772 13 (set (reg:SF 22 xmm1 [orig:848 _762 ] [848])
        (mem:SF (reg/f:DI 0 ax [1643]) [1 *tp_vel_1038(D)+0 S4 A32])) "../src/tqcalc.f":289 127 {*movsf_internal}
     (nil))
(insn 1772 1771 1773 13 (set (reg/f:DI 0 ax [1644])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [8 blds+0 S8 A64])) "../src/tqcalc.f":289 81 {*movdi_internal}
     (nil))
(insn 1773 1772 1774 13 (set (reg:SF 21 xmm0 [orig:849 _763 ] [849])
        (mem:SF (reg/f:DI 0 ax [1644]) [1 *blds_1069(D)+0 S4 A32])) "../src/tqcalc.f":289 127 {*movsf_internal}
     (nil))
(insn 1774 1773 1775 13 (set (reg:SF 21 xmm0 [orig:850 _764 ] [850])
        (mult:SF (reg:SF 21 xmm0 [orig:849 _763 ] [849])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -568 [0xfffffffffffffdc8])) [1 fa_vel+0 S4 A32]))) "../src/tqcalc.f":289 802 {*fop_sf_comm}
     (nil))
(insn 1775 1774 1776 13 (set (reg:SI 0 ax [1645])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":289 82 {*movsi_internal}
     (nil))
(insn 1776 1775 1777 13 (set (reg:DI 0 ax [orig:851 _765 ] [851])
        (sign_extend:DI (reg:SI 0 ax [1645]))) "../src/tqcalc.f":289 145 {*extendsidi2_rex64}
     (nil))
(insn 1777 1776 1778 13 (parallel [
            (set (reg:DI 1 dx [orig:852 _766 ] [852])
                (plus:DI (reg:DI 0 ax [orig:851 _765 ] [851])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":289 218 {*adddi_1}
     (nil))
(insn 1778 1777 1779 13 (set (reg/f:DI 0 ax [1646])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -760 [0xfffffffffffffd08])) [6 dr+0 S8 A64])) "../src/tqcalc.f":289 81 {*movdi_internal}
     (nil))
(insn 1779 1778 1780 13 (set (reg:SF 23 xmm2 [orig:853 _767 ] [853])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:852 _766 ] [852])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1646])) [1 *dr_1219(D) S4 A32])) "../src/tqcalc.f":289 127 {*movsf_internal}
     (nil))
(insn 1780 1779 1781 13 (set (reg:SF 21 xmm0 [orig:854 _768 ] [854])
        (mult:SF (reg:SF 21 xmm0 [orig:850 _764 ] [850])
            (reg:SF 23 xmm2 [orig:853 _767 ] [853]))) "../src/tqcalc.f":289 802 {*fop_sf_comm}
     (nil))
(insn 1781 1780 1782 13 (set (reg:SF 21 xmm0 [orig:855 _769 ] [855])
        (plus:SF (reg:SF 21 xmm0 [orig:854 _768 ] [854])
            (reg:SF 22 xmm1 [orig:848 _762 ] [848]))) "../src/tqcalc.f":289 802 {*fop_sf_comm}
     (nil))
(insn 1782 1781 1783 13 (set (reg/f:DI 0 ax [1647])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 208 [0xd0])) [8 tp_vel+0 S8 A64])) "../src/tqcalc.f":289 81 {*movdi_internal}
     (nil))
(insn 1783 1782 1784 13 (set (mem:SF (reg/f:DI 0 ax [1647]) [1 *tp_vel_1038(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:855 _769 ] [855])) "../src/tqcalc.f":289 127 {*movsf_internal}
     (nil))
(insn 1784 1783 1785 13 (set (reg/f:DI 0 ax [1648])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 216 [0xd8])) [8 tp_omg+0 S8 A64])) "../src/tqcalc.f":290 81 {*movdi_internal}
     (nil))
(insn 1785 1784 1786 13 (set (reg:SF 22 xmm1 [orig:856 _770 ] [856])
        (mem:SF (reg/f:DI 0 ax [1648]) [1 *tp_omg_1040(D)+0 S4 A32])) "../src/tqcalc.f":290 127 {*movsf_internal}
     (nil))
(insn 1786 1785 1787 13 (set (reg/f:DI 0 ax [1649])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [8 blds+0 S8 A64])) "../src/tqcalc.f":290 81 {*movdi_internal}
     (nil))
(insn 1787 1786 1788 13 (set (reg:SF 21 xmm0 [orig:857 _771 ] [857])
        (mem:SF (reg/f:DI 0 ax [1649]) [1 *blds_1069(D)+0 S4 A32])) "../src/tqcalc.f":290 127 {*movsf_internal}
     (nil))
(insn 1788 1787 1789 13 (set (reg:SF 21 xmm0 [orig:858 _772 ] [858])
        (mult:SF (reg:SF 21 xmm0 [orig:857 _771 ] [857])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -572 [0xfffffffffffffdc4])) [1 fa_omg+0 S4 A32]))) "../src/tqcalc.f":290 802 {*fop_sf_comm}
     (nil))
(insn 1789 1788 1790 13 (set (reg:SI 0 ax [1650])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":290 82 {*movsi_internal}
     (nil))
(insn 1790 1789 1791 13 (set (reg:DI 0 ax [orig:859 _773 ] [859])
        (sign_extend:DI (reg:SI 0 ax [1650]))) "../src/tqcalc.f":290 145 {*extendsidi2_rex64}
     (nil))
(insn 1791 1790 1792 13 (parallel [
            (set (reg:DI 1 dx [orig:860 _774 ] [860])
                (plus:DI (reg:DI 0 ax [orig:859 _773 ] [859])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":290 218 {*adddi_1}
     (nil))
(insn 1792 1791 1793 13 (set (reg/f:DI 0 ax [1651])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -760 [0xfffffffffffffd08])) [6 dr+0 S8 A64])) "../src/tqcalc.f":290 81 {*movdi_internal}
     (nil))
(insn 1793 1792 1794 13 (set (reg:SF 23 xmm2 [orig:861 _775 ] [861])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:860 _774 ] [860])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1651])) [1 *dr_1219(D) S4 A32])) "../src/tqcalc.f":290 127 {*movsf_internal}
     (nil))
(insn 1794 1793 1795 13 (set (reg:SF 21 xmm0 [orig:862 _776 ] [862])
        (mult:SF (reg:SF 21 xmm0 [orig:858 _772 ] [858])
            (reg:SF 23 xmm2 [orig:861 _775 ] [861]))) "../src/tqcalc.f":290 802 {*fop_sf_comm}
     (nil))
(insn 1795 1794 1796 13 (set (reg:SF 21 xmm0 [orig:863 _777 ] [863])
        (plus:SF (reg:SF 21 xmm0 [orig:862 _776 ] [862])
            (reg:SF 22 xmm1 [orig:856 _770 ] [856]))) "../src/tqcalc.f":290 802 {*fop_sf_comm}
     (nil))
(insn 1796 1795 1797 13 (set (reg/f:DI 0 ax [1652])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 216 [0xd8])) [8 tp_omg+0 S8 A64])) "../src/tqcalc.f":290 81 {*movdi_internal}
     (nil))
(insn 1797 1796 1798 13 (set (mem:SF (reg/f:DI 0 ax [1652]) [1 *tp_omg_1040(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:863 _777 ] [863])) "../src/tqcalc.f":290 127 {*movsf_internal}
     (nil))
(insn 1798 1797 1799 13 (set (reg/f:DI 0 ax [1653])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 224 [0xe0])) [8 tp_dbe+0 S8 A64])) "../src/tqcalc.f":291 81 {*movdi_internal}
     (nil))
(insn 1799 1798 1800 13 (set (reg:SF 22 xmm1 [orig:864 _778 ] [864])
        (mem:SF (reg/f:DI 0 ax [1653]) [1 *tp_dbe_1042(D)+0 S4 A32])) "../src/tqcalc.f":291 127 {*movsf_internal}
     (nil))
(insn 1800 1799 1801 13 (set (reg/f:DI 0 ax [1654])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [8 blds+0 S8 A64])) "../src/tqcalc.f":291 81 {*movdi_internal}
     (nil))
(insn 1801 1800 1802 13 (set (reg:SF 21 xmm0 [orig:865 _779 ] [865])
        (mem:SF (reg/f:DI 0 ax [1654]) [1 *blds_1069(D)+0 S4 A32])) "../src/tqcalc.f":291 127 {*movsf_internal}
     (nil))
(insn 1802 1801 1803 13 (set (reg:SF 21 xmm0 [orig:866 _780 ] [866])
        (mult:SF (reg:SF 21 xmm0 [orig:865 _779 ] [865])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -576 [0xfffffffffffffdc0])) [1 fa_b+0 S4 A32]))) "../src/tqcalc.f":291 802 {*fop_sf_comm}
     (nil))
(insn 1803 1802 1804 13 (set (reg:SI 0 ax [1655])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":291 82 {*movsi_internal}
     (nil))
(insn 1804 1803 1805 13 (set (reg:DI 0 ax [orig:867 _781 ] [867])
        (sign_extend:DI (reg:SI 0 ax [1655]))) "../src/tqcalc.f":291 145 {*extendsidi2_rex64}
     (nil))
(insn 1805 1804 1806 13 (parallel [
            (set (reg:DI 1 dx [orig:868 _782 ] [868])
                (plus:DI (reg:DI 0 ax [orig:867 _781 ] [867])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":291 218 {*adddi_1}
     (nil))
(insn 1806 1805 1807 13 (set (reg/f:DI 0 ax [1656])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -760 [0xfffffffffffffd08])) [6 dr+0 S8 A64])) "../src/tqcalc.f":291 81 {*movdi_internal}
     (nil))
(insn 1807 1806 1808 13 (set (reg:SF 23 xmm2 [orig:869 _783 ] [869])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:868 _782 ] [868])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1656])) [1 *dr_1219(D) S4 A32])) "../src/tqcalc.f":291 127 {*movsf_internal}
     (nil))
(insn 1808 1807 1809 13 (set (reg:SF 21 xmm0 [orig:870 _784 ] [870])
        (mult:SF (reg:SF 21 xmm0 [orig:866 _780 ] [866])
            (reg:SF 23 xmm2 [orig:869 _783 ] [869]))) "../src/tqcalc.f":291 802 {*fop_sf_comm}
     (nil))
(insn 1809 1808 1810 13 (set (reg:SF 21 xmm0 [orig:871 _785 ] [871])
        (plus:SF (reg:SF 21 xmm0 [orig:870 _784 ] [870])
            (reg:SF 22 xmm1 [orig:864 _778 ] [864]))) "../src/tqcalc.f":291 802 {*fop_sf_comm}
     (nil))
(insn 1810 1809 1811 13 (set (reg/f:DI 0 ax [1657])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 224 [0xe0])) [8 tp_dbe+0 S8 A64])) "../src/tqcalc.f":291 81 {*movdi_internal}
     (nil))
(insn 1811 1810 1812 13 (set (mem:SF (reg/f:DI 0 ax [1657]) [1 *tp_dbe_1042(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:871 _785 ] [871])) "../src/tqcalc.f":291 127 {*movsf_internal}
     (nil))
(insn 1812 1811 1813 13 (set (reg/f:DI 0 ax [1658])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [8 blds+0 S8 A64])) "../src/tqcalc.f":292 81 {*movdi_internal}
     (nil))
(insn 1813 1812 1814 13 (set (reg:SF 21 xmm0 [orig:872 _786 ] [872])
        (mem:SF (reg/f:DI 0 ax [1658]) [1 *blds_1069(D)+0 S4 A32])) "../src/tqcalc.f":292 127 {*movsf_internal}
     (nil))
(insn 1814 1813 1815 13 (set (reg:SF 21 xmm0 [orig:873 _787 ] [873])
        (mult:SF (reg:SF 21 xmm0 [orig:872 _786 ] [872])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -576 [0xfffffffffffffdc0])) [1 fa_b+0 S4 A32]))) "../src/tqcalc.f":292 802 {*fop_sf_comm}
     (nil))
(insn 1815 1814 1816 13 (set (reg:SI 0 ax [1659])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":292 82 {*movsi_internal}
     (nil))
(insn 1816 1815 1817 13 (set (reg:DI 0 ax [orig:874 _788 ] [874])
        (sign_extend:DI (reg:SI 0 ax [1659]))) "../src/tqcalc.f":292 145 {*extendsidi2_rex64}
     (nil))
(insn 1817 1816 1818 13 (parallel [
            (set (reg:DI 1 dx [orig:875 _789 ] [875])
                (plus:DI (reg:DI 0 ax [orig:874 _788 ] [874])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":292 218 {*adddi_1}
     (nil))
(insn 1818 1817 1819 13 (set (reg/f:DI 0 ax [1660])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -760 [0xfffffffffffffd08])) [6 dr+0 S8 A64])) "../src/tqcalc.f":292 81 {*movdi_internal}
     (nil))
(insn 1819 1818 1820 13 (set (reg:SF 22 xmm1 [orig:876 _790 ] [876])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:875 _789 ] [875])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1660])) [1 *dr_1219(D) S4 A32])) "../src/tqcalc.f":292 127 {*movsf_internal}
     (nil))
(insn 1820 1819 1821 13 (set (reg:SI 0 ax [1661])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":292 82 {*movsi_internal}
     (nil))
(insn 1821 1820 1822 13 (set (reg:DI 0 ax [orig:877 _791 ] [877])
        (sign_extend:DI (reg:SI 0 ax [1661]))) "../src/tqcalc.f":292 145 {*extendsidi2_rex64}
     (nil))
(insn 1822 1821 1823 13 (parallel [
            (set (reg:DI 1 dx [orig:878 _792 ] [878])
                (plus:DI (reg:DI 0 ax [orig:877 _791 ] [877])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":292 218 {*adddi_1}
     (nil))
(insn 1823 1822 1824 13 (set (reg:SF 21 xmm0 [orig:879 _793 ] [879])
        (mult:SF (reg:SF 21 xmm0 [orig:873 _787 ] [873])
            (reg:SF 22 xmm1 [orig:876 _790 ] [876]))) "../src/tqcalc.f":292 802 {*fop_sf_comm}
     (nil))
(insn 1824 1823 1825 13 (set (reg/f:DI 0 ax [1662])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 240 [0xf0])) [6 tp_b+0 S8 A64])) "../src/tqcalc.f":292 81 {*movdi_internal}
     (nil))
(insn 1825 1824 1826 13 (set (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:878 _792 ] [878])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1662])) [1 *tp_b_1224(D) S4 A32])
        (reg:SF 21 xmm0 [orig:879 _793 ] [879])) "../src/tqcalc.f":292 127 {*movsf_internal}
     (nil))
(insn 1826 1825 1827 13 (set (reg/f:DI 0 ax [1663])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [8 blds+0 S8 A64])) "../src/tqcalc.f":293 81 {*movdi_internal}
     (nil))
(insn 1827 1826 1828 13 (set (reg:SF 21 xmm0 [orig:880 _794 ] [880])
        (mem:SF (reg/f:DI 0 ax [1663]) [1 *blds_1069(D)+0 S4 A32])) "../src/tqcalc.f":293 127 {*movsf_internal}
     (nil))
(insn 1828 1827 1829 13 (set (reg:SF 21 xmm0 [orig:881 _795 ] [881])
        (mult:SF (reg:SF 21 xmm0 [orig:880 _794 ] [880])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -580 [0xfffffffffffffdbc])) [1 fa_c+0 S4 A32]))) "../src/tqcalc.f":293 802 {*fop_sf_comm}
     (nil))
(insn 1829 1828 1830 13 (set (reg:SI 0 ax [1664])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":293 82 {*movsi_internal}
     (nil))
(insn 1830 1829 1831 13 (set (reg:DI 0 ax [orig:882 _796 ] [882])
        (sign_extend:DI (reg:SI 0 ax [1664]))) "../src/tqcalc.f":293 145 {*extendsidi2_rex64}
     (nil))
(insn 1831 1830 1832 13 (parallel [
            (set (reg:DI 1 dx [orig:883 _797 ] [883])
                (plus:DI (reg:DI 0 ax [orig:882 _796 ] [882])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":293 218 {*adddi_1}
     (nil))
(insn 1832 1831 1833 13 (set (reg/f:DI 0 ax [1665])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -760 [0xfffffffffffffd08])) [6 dr+0 S8 A64])) "../src/tqcalc.f":293 81 {*movdi_internal}
     (nil))
(insn 1833 1832 1834 13 (set (reg:SF 22 xmm1 [orig:884 _798 ] [884])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:883 _797 ] [883])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1665])) [1 *dr_1219(D) S4 A32])) "../src/tqcalc.f":293 127 {*movsf_internal}
     (nil))
(insn 1834 1833 1835 13 (set (reg:SI 0 ax [1666])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":293 82 {*movsi_internal}
     (nil))
(insn 1835 1834 1836 13 (set (reg:DI 0 ax [orig:885 _799 ] [885])
        (sign_extend:DI (reg:SI 0 ax [1666]))) "../src/tqcalc.f":293 145 {*extendsidi2_rex64}
     (nil))
(insn 1836 1835 1837 13 (parallel [
            (set (reg:DI 1 dx [orig:886 _800 ] [886])
                (plus:DI (reg:DI 0 ax [orig:885 _799 ] [885])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":293 218 {*adddi_1}
     (nil))
(insn 1837 1836 1838 13 (set (reg:SF 21 xmm0 [orig:887 _801 ] [887])
        (mult:SF (reg:SF 21 xmm0 [orig:881 _795 ] [881])
            (reg:SF 22 xmm1 [orig:884 _798 ] [884]))) "../src/tqcalc.f":293 802 {*fop_sf_comm}
     (nil))
(insn 1838 1837 1839 13 (set (reg/f:DI 0 ax [1667])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 232 [0xe8])) [6 tp_c+0 S8 A64])) "../src/tqcalc.f":293 81 {*movdi_internal}
     (nil))
(insn 1839 1838 1840 13 (set (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:886 _800 ] [886])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1667])) [1 *tp_c_1226(D) S4 A32])
        (reg:SF 21 xmm0 [orig:887 _801 ] [887])) "../src/tqcalc.f":293 127 {*movsf_internal}
     (nil))
(insn 1840 1839 1841 13 (set (reg/f:DI 0 ax [1668])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 248 [0xf8])) [8 qp+0 S8 A64])) "../src/tqcalc.f":295 81 {*movdi_internal}
     (nil))
(insn 1841 1840 1842 13 (set (reg:SF 22 xmm1 [orig:888 _802 ] [888])
        (mem:SF (reg/f:DI 0 ax [1668]) [1 *qp_1044(D)+0 S4 A32])) "../src/tqcalc.f":295 127 {*movsf_internal}
     (nil))
(insn 1842 1841 1843 13 (set (reg/f:DI 0 ax [1669])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [8 blds+0 S8 A64])) "../src/tqcalc.f":295 81 {*movdi_internal}
     (nil))
(insn 1843 1842 1844 13 (set (reg:SF 21 xmm0 [orig:889 _803 ] [889])
        (mem:SF (reg/f:DI 0 ax [1669]) [1 *blds_1069(D)+0 S4 A32])) "../src/tqcalc.f":295 127 {*movsf_internal}
     (nil))
(insn 1844 1843 1845 13 (set (reg:SF 21 xmm0 [orig:890 _804 ] [890])
        (mult:SF (reg:SF 21 xmm0 [orig:889 _803 ] [889])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -584 [0xfffffffffffffdb8])) [1 ft+0 S4 A32]))) "../src/tqcalc.f":295 802 {*fop_sf_comm}
     (nil))
(insn 1845 1844 1846 13 (set (reg:SI 0 ax [1670])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":295 82 {*movsi_internal}
     (nil))
(insn 1846 1845 1847 13 (set (reg:DI 0 ax [orig:891 _805 ] [891])
        (sign_extend:DI (reg:SI 0 ax [1670]))) "../src/tqcalc.f":295 145 {*extendsidi2_rex64}
     (nil))
(insn 1847 1846 1848 13 (parallel [
            (set (reg:DI 1 dx [orig:892 _806 ] [892])
                (plus:DI (reg:DI 0 ax [orig:891 _805 ] [891])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":295 218 {*adddi_1}
     (nil))
(insn 1848 1847 1849 13 (set (reg/f:DI 0 ax [1671])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -760 [0xfffffffffffffd08])) [6 dr+0 S8 A64])) "../src/tqcalc.f":295 81 {*movdi_internal}
     (nil))
(insn 1849 1848 1850 13 (set (reg:SF 23 xmm2 [orig:893 _807 ] [893])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:892 _806 ] [892])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1671])) [1 *dr_1219(D) S4 A32])) "../src/tqcalc.f":295 127 {*movsf_internal}
     (nil))
(insn 1850 1849 1851 13 (set (reg:SF 21 xmm0 [orig:894 _808 ] [894])
        (mult:SF (reg:SF 21 xmm0 [orig:890 _804 ] [890])
            (reg:SF 23 xmm2 [orig:893 _807 ] [893]))) "../src/tqcalc.f":295 802 {*fop_sf_comm}
     (nil))
(insn 1851 1850 1852 13 (set (reg:SI 0 ax [1672])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":295 82 {*movsi_internal}
     (nil))
(insn 1852 1851 1853 13 (set (reg:DI 0 ax [orig:895 _809 ] [895])
        (sign_extend:DI (reg:SI 0 ax [1672]))) "../src/tqcalc.f":295 145 {*extendsidi2_rex64}
     (nil))
(insn 1853 1852 1854 13 (parallel [
            (set (reg:DI 1 dx [orig:896 _810 ] [896])
                (plus:DI (reg:DI 0 ax [orig:895 _809 ] [895])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":295 218 {*adddi_1}
     (nil))
(insn 1854 1853 1855 13 (set (reg/f:DI 0 ax [1673])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -752 [0xfffffffffffffd10])) [6 r+0 S8 A64])) "../src/tqcalc.f":295 81 {*movdi_internal}
     (nil))
(insn 1855 1854 1856 13 (set (reg:SF 23 xmm2 [orig:897 _811 ] [897])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:896 _810 ] [896])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1673])) [1 *r_1067(D) S4 A32])) "../src/tqcalc.f":295 127 {*movsf_internal}
     (nil))
(insn 1856 1855 1857 13 (set (reg:SF 21 xmm0 [orig:898 _812 ] [898])
        (mult:SF (reg:SF 21 xmm0 [orig:894 _808 ] [894])
            (reg:SF 23 xmm2 [orig:897 _811 ] [897]))) "../src/tqcalc.f":295 802 {*fop_sf_comm}
     (nil))
(insn 1857 1856 1858 13 (set (reg:SF 21 xmm0 [orig:899 _813 ] [899])
        (plus:SF (reg:SF 21 xmm0 [orig:898 _812 ] [898])
            (reg:SF 22 xmm1 [orig:888 _802 ] [888]))) "../src/tqcalc.f":295 802 {*fop_sf_comm}
     (nil))
(insn 1858 1857 1859 13 (set (reg/f:DI 0 ax [1674])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 248 [0xf8])) [8 qp+0 S8 A64])) "../src/tqcalc.f":295 81 {*movdi_internal}
     (nil))
(insn 1859 1858 1860 13 (set (mem:SF (reg/f:DI 0 ax [1674]) [1 *qp_1044(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:899 _813 ] [899])) "../src/tqcalc.f":295 127 {*movsf_internal}
     (nil))
(insn 1860 1859 1861 13 (set (reg/f:DI 0 ax [1675])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 256 [0x100])) [8 qp_vel+0 S8 A64])) "../src/tqcalc.f":296 81 {*movdi_internal}
     (nil))
(insn 1861 1860 1862 13 (set (reg:SF 22 xmm1 [orig:900 _814 ] [900])
        (mem:SF (reg/f:DI 0 ax [1675]) [1 *qp_vel_1046(D)+0 S4 A32])) "../src/tqcalc.f":296 127 {*movsf_internal}
     (nil))
(insn 1862 1861 1863 13 (set (reg/f:DI 0 ax [1676])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [8 blds+0 S8 A64])) "../src/tqcalc.f":296 81 {*movdi_internal}
     (nil))
(insn 1863 1862 1864 13 (set (reg:SF 21 xmm0 [orig:901 _815 ] [901])
        (mem:SF (reg/f:DI 0 ax [1676]) [1 *blds_1069(D)+0 S4 A32])) "../src/tqcalc.f":296 127 {*movsf_internal}
     (nil))
(insn 1864 1863 1865 13 (set (reg:SF 21 xmm0 [orig:902 _816 ] [902])
        (mult:SF (reg:SF 21 xmm0 [orig:901 _815 ] [901])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -588 [0xfffffffffffffdb4])) [1 ft_vel+0 S4 A32]))) "../src/tqcalc.f":296 802 {*fop_sf_comm}
     (nil))
(insn 1865 1864 1866 13 (set (reg:SI 0 ax [1677])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":296 82 {*movsi_internal}
     (nil))
(insn 1866 1865 1867 13 (set (reg:DI 0 ax [orig:903 _817 ] [903])
        (sign_extend:DI (reg:SI 0 ax [1677]))) "../src/tqcalc.f":296 145 {*extendsidi2_rex64}
     (nil))
(insn 1867 1866 1868 13 (parallel [
            (set (reg:DI 1 dx [orig:904 _818 ] [904])
                (plus:DI (reg:DI 0 ax [orig:903 _817 ] [903])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":296 218 {*adddi_1}
     (nil))
(insn 1868 1867 1869 13 (set (reg/f:DI 0 ax [1678])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -760 [0xfffffffffffffd08])) [6 dr+0 S8 A64])) "../src/tqcalc.f":296 81 {*movdi_internal}
     (nil))
(insn 1869 1868 1870 13 (set (reg:SF 23 xmm2 [orig:905 _819 ] [905])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:904 _818 ] [904])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1678])) [1 *dr_1219(D) S4 A32])) "../src/tqcalc.f":296 127 {*movsf_internal}
     (nil))
(insn 1870 1869 1871 13 (set (reg:SF 21 xmm0 [orig:906 _820 ] [906])
        (mult:SF (reg:SF 21 xmm0 [orig:902 _816 ] [902])
            (reg:SF 23 xmm2 [orig:905 _819 ] [905]))) "../src/tqcalc.f":296 802 {*fop_sf_comm}
     (nil))
(insn 1871 1870 1872 13 (set (reg:SI 0 ax [1679])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":296 82 {*movsi_internal}
     (nil))
(insn 1872 1871 1873 13 (set (reg:DI 0 ax [orig:907 _821 ] [907])
        (sign_extend:DI (reg:SI 0 ax [1679]))) "../src/tqcalc.f":296 145 {*extendsidi2_rex64}
     (nil))
(insn 1873 1872 1874 13 (parallel [
            (set (reg:DI 1 dx [orig:908 _822 ] [908])
                (plus:DI (reg:DI 0 ax [orig:907 _821 ] [907])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":296 218 {*adddi_1}
     (nil))
(insn 1874 1873 1875 13 (set (reg/f:DI 0 ax [1680])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -752 [0xfffffffffffffd10])) [6 r+0 S8 A64])) "../src/tqcalc.f":296 81 {*movdi_internal}
     (nil))
(insn 1875 1874 1876 13 (set (reg:SF 23 xmm2 [orig:909 _823 ] [909])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:908 _822 ] [908])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1680])) [1 *r_1067(D) S4 A32])) "../src/tqcalc.f":296 127 {*movsf_internal}
     (nil))
(insn 1876 1875 1877 13 (set (reg:SF 21 xmm0 [orig:910 _824 ] [910])
        (mult:SF (reg:SF 21 xmm0 [orig:906 _820 ] [906])
            (reg:SF 23 xmm2 [orig:909 _823 ] [909]))) "../src/tqcalc.f":296 802 {*fop_sf_comm}
     (nil))
(insn 1877 1876 1878 13 (set (reg:SF 21 xmm0 [orig:911 _825 ] [911])
        (plus:SF (reg:SF 21 xmm0 [orig:910 _824 ] [910])
            (reg:SF 22 xmm1 [orig:900 _814 ] [900]))) "../src/tqcalc.f":296 802 {*fop_sf_comm}
     (nil))
(insn 1878 1877 1879 13 (set (reg/f:DI 0 ax [1681])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 256 [0x100])) [8 qp_vel+0 S8 A64])) "../src/tqcalc.f":296 81 {*movdi_internal}
     (nil))
(insn 1879 1878 1880 13 (set (mem:SF (reg/f:DI 0 ax [1681]) [1 *qp_vel_1046(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:911 _825 ] [911])) "../src/tqcalc.f":296 127 {*movsf_internal}
     (nil))
(insn 1880 1879 1881 13 (set (reg/f:DI 0 ax [1682])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 264 [0x108])) [8 qp_omg+0 S8 A64])) "../src/tqcalc.f":297 81 {*movdi_internal}
     (nil))
(insn 1881 1880 1882 13 (set (reg:SF 22 xmm1 [orig:912 _826 ] [912])
        (mem:SF (reg/f:DI 0 ax [1682]) [1 *qp_omg_1048(D)+0 S4 A32])) "../src/tqcalc.f":297 127 {*movsf_internal}
     (nil))
(insn 1882 1881 1883 13 (set (reg/f:DI 0 ax [1683])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [8 blds+0 S8 A64])) "../src/tqcalc.f":297 81 {*movdi_internal}
     (nil))
(insn 1883 1882 1884 13 (set (reg:SF 21 xmm0 [orig:913 _827 ] [913])
        (mem:SF (reg/f:DI 0 ax [1683]) [1 *blds_1069(D)+0 S4 A32])) "../src/tqcalc.f":297 127 {*movsf_internal}
     (nil))
(insn 1884 1883 1885 13 (set (reg:SF 21 xmm0 [orig:914 _828 ] [914])
        (mult:SF (reg:SF 21 xmm0 [orig:913 _827 ] [913])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -592 [0xfffffffffffffdb0])) [1 ft_omg+0 S4 A32]))) "../src/tqcalc.f":297 802 {*fop_sf_comm}
     (nil))
(insn 1885 1884 1886 13 (set (reg:SI 0 ax [1684])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":297 82 {*movsi_internal}
     (nil))
(insn 1886 1885 1887 13 (set (reg:DI 0 ax [orig:915 _829 ] [915])
        (sign_extend:DI (reg:SI 0 ax [1684]))) "../src/tqcalc.f":297 145 {*extendsidi2_rex64}
     (nil))
(insn 1887 1886 1888 13 (parallel [
            (set (reg:DI 1 dx [orig:916 _830 ] [916])
                (plus:DI (reg:DI 0 ax [orig:915 _829 ] [915])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":297 218 {*adddi_1}
     (nil))
(insn 1888 1887 1889 13 (set (reg/f:DI 0 ax [1685])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -760 [0xfffffffffffffd08])) [6 dr+0 S8 A64])) "../src/tqcalc.f":297 81 {*movdi_internal}
     (nil))
(insn 1889 1888 1890 13 (set (reg:SF 23 xmm2 [orig:917 _831 ] [917])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:916 _830 ] [916])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1685])) [1 *dr_1219(D) S4 A32])) "../src/tqcalc.f":297 127 {*movsf_internal}
     (nil))
(insn 1890 1889 1891 13 (set (reg:SF 21 xmm0 [orig:918 _832 ] [918])
        (mult:SF (reg:SF 21 xmm0 [orig:914 _828 ] [914])
            (reg:SF 23 xmm2 [orig:917 _831 ] [917]))) "../src/tqcalc.f":297 802 {*fop_sf_comm}
     (nil))
(insn 1891 1890 1892 13 (set (reg:SI 0 ax [1686])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":297 82 {*movsi_internal}
     (nil))
(insn 1892 1891 1893 13 (set (reg:DI 0 ax [orig:919 _833 ] [919])
        (sign_extend:DI (reg:SI 0 ax [1686]))) "../src/tqcalc.f":297 145 {*extendsidi2_rex64}
     (nil))
(insn 1893 1892 1894 13 (parallel [
            (set (reg:DI 1 dx [orig:920 _834 ] [920])
                (plus:DI (reg:DI 0 ax [orig:919 _833 ] [919])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":297 218 {*adddi_1}
     (nil))
(insn 1894 1893 1895 13 (set (reg/f:DI 0 ax [1687])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -752 [0xfffffffffffffd10])) [6 r+0 S8 A64])) "../src/tqcalc.f":297 81 {*movdi_internal}
     (nil))
(insn 1895 1894 1896 13 (set (reg:SF 23 xmm2 [orig:921 _835 ] [921])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:920 _834 ] [920])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1687])) [1 *r_1067(D) S4 A32])) "../src/tqcalc.f":297 127 {*movsf_internal}
     (nil))
(insn 1896 1895 1897 13 (set (reg:SF 21 xmm0 [orig:922 _836 ] [922])
        (mult:SF (reg:SF 21 xmm0 [orig:918 _832 ] [918])
            (reg:SF 23 xmm2 [orig:921 _835 ] [921]))) "../src/tqcalc.f":297 802 {*fop_sf_comm}
     (nil))
(insn 1897 1896 1898 13 (set (reg:SF 21 xmm0 [orig:923 _837 ] [923])
        (plus:SF (reg:SF 21 xmm0 [orig:922 _836 ] [922])
            (reg:SF 22 xmm1 [orig:912 _826 ] [912]))) "../src/tqcalc.f":297 802 {*fop_sf_comm}
     (nil))
(insn 1898 1897 1899 13 (set (reg/f:DI 0 ax [1688])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 264 [0x108])) [8 qp_omg+0 S8 A64])) "../src/tqcalc.f":297 81 {*movdi_internal}
     (nil))
(insn 1899 1898 1900 13 (set (mem:SF (reg/f:DI 0 ax [1688]) [1 *qp_omg_1048(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:923 _837 ] [923])) "../src/tqcalc.f":297 127 {*movsf_internal}
     (nil))
(insn 1900 1899 1901 13 (set (reg/f:DI 0 ax [1689])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 272 [0x110])) [8 qp_dbe+0 S8 A64])) "../src/tqcalc.f":298 81 {*movdi_internal}
     (nil))
(insn 1901 1900 1902 13 (set (reg:SF 22 xmm1 [orig:924 _838 ] [924])
        (mem:SF (reg/f:DI 0 ax [1689]) [1 *qp_dbe_1050(D)+0 S4 A32])) "../src/tqcalc.f":298 127 {*movsf_internal}
     (nil))
(insn 1902 1901 1903 13 (set (reg/f:DI 0 ax [1690])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [8 blds+0 S8 A64])) "../src/tqcalc.f":298 81 {*movdi_internal}
     (nil))
(insn 1903 1902 1904 13 (set (reg:SF 21 xmm0 [orig:925 _839 ] [925])
        (mem:SF (reg/f:DI 0 ax [1690]) [1 *blds_1069(D)+0 S4 A32])) "../src/tqcalc.f":298 127 {*movsf_internal}
     (nil))
(insn 1904 1903 1905 13 (set (reg:SF 21 xmm0 [orig:926 _840 ] [926])
        (mult:SF (reg:SF 21 xmm0 [orig:925 _839 ] [925])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -596 [0xfffffffffffffdac])) [1 ft_b+0 S4 A32]))) "../src/tqcalc.f":298 802 {*fop_sf_comm}
     (nil))
(insn 1905 1904 1906 13 (set (reg:SI 0 ax [1691])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":298 82 {*movsi_internal}
     (nil))
(insn 1906 1905 1907 13 (set (reg:DI 0 ax [orig:927 _841 ] [927])
        (sign_extend:DI (reg:SI 0 ax [1691]))) "../src/tqcalc.f":298 145 {*extendsidi2_rex64}
     (nil))
(insn 1907 1906 1908 13 (parallel [
            (set (reg:DI 1 dx [orig:928 _842 ] [928])
                (plus:DI (reg:DI 0 ax [orig:927 _841 ] [927])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":298 218 {*adddi_1}
     (nil))
(insn 1908 1907 1909 13 (set (reg/f:DI 0 ax [1692])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -760 [0xfffffffffffffd08])) [6 dr+0 S8 A64])) "../src/tqcalc.f":298 81 {*movdi_internal}
     (nil))
(insn 1909 1908 1910 13 (set (reg:SF 23 xmm2 [orig:929 _843 ] [929])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:928 _842 ] [928])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1692])) [1 *dr_1219(D) S4 A32])) "../src/tqcalc.f":298 127 {*movsf_internal}
     (nil))
(insn 1910 1909 1911 13 (set (reg:SF 21 xmm0 [orig:930 _844 ] [930])
        (mult:SF (reg:SF 21 xmm0 [orig:926 _840 ] [926])
            (reg:SF 23 xmm2 [orig:929 _843 ] [929]))) "../src/tqcalc.f":298 802 {*fop_sf_comm}
     (nil))
(insn 1911 1910 1912 13 (set (reg:SI 0 ax [1693])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":298 82 {*movsi_internal}
     (nil))
(insn 1912 1911 1913 13 (set (reg:DI 0 ax [orig:931 _845 ] [931])
        (sign_extend:DI (reg:SI 0 ax [1693]))) "../src/tqcalc.f":298 145 {*extendsidi2_rex64}
     (nil))
(insn 1913 1912 1914 13 (parallel [
            (set (reg:DI 1 dx [orig:932 _846 ] [932])
                (plus:DI (reg:DI 0 ax [orig:931 _845 ] [931])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":298 218 {*adddi_1}
     (nil))
(insn 1914 1913 1915 13 (set (reg/f:DI 0 ax [1694])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -752 [0xfffffffffffffd10])) [6 r+0 S8 A64])) "../src/tqcalc.f":298 81 {*movdi_internal}
     (nil))
(insn 1915 1914 1916 13 (set (reg:SF 23 xmm2 [orig:933 _847 ] [933])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:932 _846 ] [932])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1694])) [1 *r_1067(D) S4 A32])) "../src/tqcalc.f":298 127 {*movsf_internal}
     (nil))
(insn 1916 1915 1917 13 (set (reg:SF 21 xmm0 [orig:934 _848 ] [934])
        (mult:SF (reg:SF 21 xmm0 [orig:930 _844 ] [930])
            (reg:SF 23 xmm2 [orig:933 _847 ] [933]))) "../src/tqcalc.f":298 802 {*fop_sf_comm}
     (nil))
(insn 1917 1916 1918 13 (set (reg:SF 21 xmm0 [orig:935 _849 ] [935])
        (plus:SF (reg:SF 21 xmm0 [orig:934 _848 ] [934])
            (reg:SF 22 xmm1 [orig:924 _838 ] [924]))) "../src/tqcalc.f":298 802 {*fop_sf_comm}
     (nil))
(insn 1918 1917 1919 13 (set (reg/f:DI 0 ax [1695])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 272 [0x110])) [8 qp_dbe+0 S8 A64])) "../src/tqcalc.f":298 81 {*movdi_internal}
     (nil))
(insn 1919 1918 1920 13 (set (mem:SF (reg/f:DI 0 ax [1695]) [1 *qp_dbe_1050(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:935 _849 ] [935])) "../src/tqcalc.f":298 127 {*movsf_internal}
     (nil))
(insn 1920 1919 1921 13 (set (reg/f:DI 0 ax [1696])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [8 blds+0 S8 A64])) "../src/tqcalc.f":299 81 {*movdi_internal}
     (nil))
(insn 1921 1920 1922 13 (set (reg:SF 21 xmm0 [orig:936 _850 ] [936])
        (mem:SF (reg/f:DI 0 ax [1696]) [1 *blds_1069(D)+0 S4 A32])) "../src/tqcalc.f":299 127 {*movsf_internal}
     (nil))
(insn 1922 1921 1923 13 (set (reg:SF 21 xmm0 [orig:937 _851 ] [937])
        (mult:SF (reg:SF 21 xmm0 [orig:936 _850 ] [936])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -596 [0xfffffffffffffdac])) [1 ft_b+0 S4 A32]))) "../src/tqcalc.f":299 802 {*fop_sf_comm}
     (nil))
(insn 1923 1922 1924 13 (set (reg:SI 0 ax [1697])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":299 82 {*movsi_internal}
     (nil))
(insn 1924 1923 1925 13 (set (reg:DI 0 ax [orig:938 _852 ] [938])
        (sign_extend:DI (reg:SI 0 ax [1697]))) "../src/tqcalc.f":299 145 {*extendsidi2_rex64}
     (nil))
(insn 1925 1924 1926 13 (parallel [
            (set (reg:DI 1 dx [orig:939 _853 ] [939])
                (plus:DI (reg:DI 0 ax [orig:938 _852 ] [938])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":299 218 {*adddi_1}
     (nil))
(insn 1926 1925 1927 13 (set (reg/f:DI 0 ax [1698])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -760 [0xfffffffffffffd08])) [6 dr+0 S8 A64])) "../src/tqcalc.f":299 81 {*movdi_internal}
     (nil))
(insn 1927 1926 1928 13 (set (reg:SF 22 xmm1 [orig:940 _854 ] [940])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:939 _853 ] [939])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1698])) [1 *dr_1219(D) S4 A32])) "../src/tqcalc.f":299 127 {*movsf_internal}
     (nil))
(insn 1928 1927 1929 13 (set (reg:SF 21 xmm0 [orig:941 _855 ] [941])
        (mult:SF (reg:SF 21 xmm0 [orig:937 _851 ] [937])
            (reg:SF 22 xmm1 [orig:940 _854 ] [940]))) "../src/tqcalc.f":299 802 {*fop_sf_comm}
     (nil))
(insn 1929 1928 1930 13 (set (reg:SI 0 ax [1699])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":299 82 {*movsi_internal}
     (nil))
(insn 1930 1929 1931 13 (set (reg:DI 0 ax [orig:942 _856 ] [942])
        (sign_extend:DI (reg:SI 0 ax [1699]))) "../src/tqcalc.f":299 145 {*extendsidi2_rex64}
     (nil))
(insn 1931 1930 1932 13 (parallel [
            (set (reg:DI 1 dx [orig:943 _857 ] [943])
                (plus:DI (reg:DI 0 ax [orig:942 _856 ] [942])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":299 218 {*adddi_1}
     (nil))
(insn 1932 1931 1933 13 (set (reg/f:DI 0 ax [1700])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -752 [0xfffffffffffffd10])) [6 r+0 S8 A64])) "../src/tqcalc.f":299 81 {*movdi_internal}
     (nil))
(insn 1933 1932 1934 13 (set (reg:SF 22 xmm1 [orig:944 _858 ] [944])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:943 _857 ] [943])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1700])) [1 *r_1067(D) S4 A32])) "../src/tqcalc.f":299 127 {*movsf_internal}
     (nil))
(insn 1934 1933 1935 13 (set (reg:SI 0 ax [1701])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":299 82 {*movsi_internal}
     (nil))
(insn 1935 1934 1936 13 (set (reg:DI 0 ax [orig:945 _859 ] [945])
        (sign_extend:DI (reg:SI 0 ax [1701]))) "../src/tqcalc.f":299 145 {*extendsidi2_rex64}
     (nil))
(insn 1936 1935 1937 13 (parallel [
            (set (reg:DI 1 dx [orig:946 _860 ] [946])
                (plus:DI (reg:DI 0 ax [orig:945 _859 ] [945])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":299 218 {*adddi_1}
     (nil))
(insn 1937 1936 1938 13 (set (reg:SF 21 xmm0 [orig:947 _861 ] [947])
        (mult:SF (reg:SF 21 xmm0 [orig:941 _855 ] [941])
            (reg:SF 22 xmm1 [orig:944 _858 ] [944]))) "../src/tqcalc.f":299 802 {*fop_sf_comm}
     (nil))
(insn 1938 1937 1939 13 (set (reg/f:DI 0 ax [1702])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 288 [0x120])) [6 qp_b+0 S8 A64])) "../src/tqcalc.f":299 81 {*movdi_internal}
     (nil))
(insn 1939 1938 1940 13 (set (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:946 _860 ] [946])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1702])) [1 *qp_b_1232(D) S4 A32])
        (reg:SF 21 xmm0 [orig:947 _861 ] [947])) "../src/tqcalc.f":299 127 {*movsf_internal}
     (nil))
(insn 1940 1939 1941 13 (set (reg/f:DI 0 ax [1703])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [8 blds+0 S8 A64])) "../src/tqcalc.f":300 81 {*movdi_internal}
     (nil))
(insn 1941 1940 1942 13 (set (reg:SF 21 xmm0 [orig:948 _862 ] [948])
        (mem:SF (reg/f:DI 0 ax [1703]) [1 *blds_1069(D)+0 S4 A32])) "../src/tqcalc.f":300 127 {*movsf_internal}
     (nil))
(insn 1942 1941 1943 13 (set (reg:SF 21 xmm0 [orig:949 _863 ] [949])
        (mult:SF (reg:SF 21 xmm0 [orig:948 _862 ] [948])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -600 [0xfffffffffffffda8])) [1 ft_c+0 S4 A32]))) "../src/tqcalc.f":300 802 {*fop_sf_comm}
     (nil))
(insn 1943 1942 1944 13 (set (reg:SI 0 ax [1704])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":300 82 {*movsi_internal}
     (nil))
(insn 1944 1943 1945 13 (set (reg:DI 0 ax [orig:950 _864 ] [950])
        (sign_extend:DI (reg:SI 0 ax [1704]))) "../src/tqcalc.f":300 145 {*extendsidi2_rex64}
     (nil))
(insn 1945 1944 1946 13 (parallel [
            (set (reg:DI 1 dx [orig:951 _865 ] [951])
                (plus:DI (reg:DI 0 ax [orig:950 _864 ] [950])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":300 218 {*adddi_1}
     (nil))
(insn 1946 1945 1947 13 (set (reg/f:DI 0 ax [1705])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -760 [0xfffffffffffffd08])) [6 dr+0 S8 A64])) "../src/tqcalc.f":300 81 {*movdi_internal}
     (nil))
(insn 1947 1946 1948 13 (set (reg:SF 22 xmm1 [orig:952 _866 ] [952])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:951 _865 ] [951])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1705])) [1 *dr_1219(D) S4 A32])) "../src/tqcalc.f":300 127 {*movsf_internal}
     (nil))
(insn 1948 1947 1949 13 (set (reg:SF 21 xmm0 [orig:953 _867 ] [953])
        (mult:SF (reg:SF 21 xmm0 [orig:949 _863 ] [949])
            (reg:SF 22 xmm1 [orig:952 _866 ] [952]))) "../src/tqcalc.f":300 802 {*fop_sf_comm}
     (nil))
(insn 1949 1948 1950 13 (set (reg:SI 0 ax [1706])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":300 82 {*movsi_internal}
     (nil))
(insn 1950 1949 1951 13 (set (reg:DI 0 ax [orig:954 _868 ] [954])
        (sign_extend:DI (reg:SI 0 ax [1706]))) "../src/tqcalc.f":300 145 {*extendsidi2_rex64}
     (nil))
(insn 1951 1950 1952 13 (parallel [
            (set (reg:DI 1 dx [orig:955 _869 ] [955])
                (plus:DI (reg:DI 0 ax [orig:954 _868 ] [954])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":300 218 {*adddi_1}
     (nil))
(insn 1952 1951 1953 13 (set (reg/f:DI 0 ax [1707])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -752 [0xfffffffffffffd10])) [6 r+0 S8 A64])) "../src/tqcalc.f":300 81 {*movdi_internal}
     (nil))
(insn 1953 1952 1954 13 (set (reg:SF 22 xmm1 [orig:956 _870 ] [956])
        (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:955 _869 ] [955])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1707])) [1 *r_1067(D) S4 A32])) "../src/tqcalc.f":300 127 {*movsf_internal}
     (nil))
(insn 1954 1953 1955 13 (set (reg:SI 0 ax [1708])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])) "../src/tqcalc.f":300 82 {*movsi_internal}
     (nil))
(insn 1955 1954 1956 13 (set (reg:DI 0 ax [orig:957 _871 ] [957])
        (sign_extend:DI (reg:SI 0 ax [1708]))) "../src/tqcalc.f":300 145 {*extendsidi2_rex64}
     (nil))
(insn 1956 1955 1957 13 (parallel [
            (set (reg:DI 1 dx [orig:958 _872 ] [958])
                (plus:DI (reg:DI 0 ax [orig:957 _871 ] [957])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":300 218 {*adddi_1}
     (nil))
(insn 1957 1956 1958 13 (set (reg:SF 21 xmm0 [orig:959 _873 ] [959])
        (mult:SF (reg:SF 21 xmm0 [orig:953 _867 ] [953])
            (reg:SF 22 xmm1 [orig:956 _870 ] [956]))) "../src/tqcalc.f":300 802 {*fop_sf_comm}
     (nil))
(insn 1958 1957 1959 13 (set (reg/f:DI 0 ax [1709])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 280 [0x118])) [6 qp_c+0 S8 A64])) "../src/tqcalc.f":300 81 {*movdi_internal}
     (nil))
(insn 1959 1958 1960 13 (set (mem:SF (plus:DI (mult:DI (reg:DI 1 dx [orig:958 _872 ] [958])
                    (const_int 4 [0x4]))
                (reg/f:DI 0 ax [1709])) [1 *qp_c_1234(D) S4 A32])
        (reg:SF 21 xmm0 [orig:959 _873 ] [959])) "../src/tqcalc.f":300 127 {*movsf_internal}
     (nil))
(insn 1960 1959 1981 13 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -68 [0xffffffffffffffbc])) [2 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/tqcalc.f":105 217 {*addsi_1}
     (nil))
(jump_insn 1981 1960 1982 13 (set (pc)
        (label_ref 1961)) "../src/tqcalc.f":105 649 {jump}
     (nil)
 -> 1961)
;;  succ:       3 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1081

(barrier 1982 1981 1984)
;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 14, flags: (RTL, MODIFIED)
;;  pred:       3
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 1984 1982 1983 15 15 (nil) [1 uses])
(note 1983 1984 1985 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 1985 1983 1964 15 (const_int 0 [0]) "../src/tqcalc.f":300 682 {nop}
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 1, flags: (RTL, MODIFIED)
;;  pred:       15 [100.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 1964 1985 1965 14 2 (nil) [0 uses])
(note 1965 1964 1977 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 1977 1965 1986 14 (const_int 0 [0]) "../src/tqcalc.f":313 682 {nop}
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 1986 1977 0 NOTE_INSN_DELETED)
