-- VHDL for IBM SMS ALD page 14.71.13.1
-- Title: D ADDRESS REG SET CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/5/2020 12:45:15 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_13_1_D_ADDRESS_REG_SET_CONTROLS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MV_CONS_ADDRESS_ENTRY_D_AR:	 in STD_LOGIC;
		MS_STOPPED_AT_CYCLE_END:	 in STD_LOGIC;
		PS_1311_SET_DAR_STAR_1401:	 in STD_LOGIC;
		PS_D_CYCLE_CTRL:	 in STD_LOGIC;
		PS_LOGIC_GATE_B_OR_C:	 in STD_LOGIC;
		MS_2ND_ADDR_SET_B_AND_D_AR:	 in STD_LOGIC;
		PS_D_CYCLE:	 in STD_LOGIC;
		PS_LOGIC_GATE_D_OR_E_OR_F:	 in STD_LOGIC;
		MS_INDEX_A_AR_DOT_INDEX_GATE:	 in STD_LOGIC;
		PS_SET_C_AR_A:	 in STD_LOGIC;
		MS_1ST_ADDR_SET_B_AND_D_AR:	 in STD_LOGIC;
		PS_SET_D_AR:	 out STD_LOGIC);
end ALD_14_71_13_1_D_ADDRESS_REG_SET_CONTROLS_ACC;

architecture behavioral of ALD_14_71_13_1_D_ADDRESS_REG_SET_CONTROLS_ACC is 

	signal OUT_4A_L: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_4C_F: STD_LOGIC;
	signal OUT_2C_E: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;

begin

	OUT_4A_L <= NOT(MV_CONS_ADDRESS_ENTRY_D_AR OR MS_STOPPED_AT_CYCLE_END );
	OUT_5C_NoPin <= NOT(PS_D_CYCLE_CTRL AND PS_LOGIC_GATE_B_OR_C );
	OUT_4C_F <= NOT(OUT_5C_NoPin AND OUT_5D_NoPin AND MS_2ND_ADDR_SET_B_AND_D_AR );
	OUT_2C_E <= OUT_DOT_4C;
	OUT_5D_NoPin <= NOT(PS_D_CYCLE AND PS_LOGIC_GATE_D_OR_E_OR_F );
	OUT_4E_C <= NOT(MS_INDEX_A_AR_DOT_INDEX_GATE AND MS_1ST_ADDR_SET_B_AND_D_AR AND PS_SET_C_AR_A );
	OUT_DOT_4C <= OUT_4A_L OR PS_1311_SET_DAR_STAR_1401 OR OUT_4C_F OR OUT_4E_C;

	PS_SET_D_AR <= OUT_2C_E;


end;
