// Seed: 2558775998
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_10 = id_14;
  logic [1 : -1 'b0] id_17;
  ;
  logic id_18;
  ;
  logic id_19 = -1;
endmodule
module module_0 #(
    parameter id_1 = 32'd98
) (
    input supply1 id_0,
    input tri _id_1,
    input tri id_2,
    input uwire id_3,
    input tri1 id_4,
    output tri id_5,
    input wire id_6
    , id_34,
    input tri1 id_7,
    input uwire sample,
    input tri0 id_9,
    output tri1 id_10,
    output tri0 sample,
    input tri0 id_12,
    input supply1 id_13,
    input uwire id_14,
    output wor id_15,
    output uwire module_1,
    input wor id_17,
    input tri id_18,
    output tri id_19,
    output supply0 id_20,
    input uwire id_21,
    output wand id_22,
    input supply0 id_23,
    input supply0 id_24,
    output supply1 id_25
    , id_35,
    output supply0 id_26,
    output tri0 id_27,
    input tri id_28,
    output supply0 id_29,
    input tri0 id_30,
    output wor id_31,
    input wor id_32
);
  localparam id_36 = -1;
  assign id_34 = 1;
  assign id_35 = id_3;
  module_0 modCall_1 (
      id_36,
      id_35,
      id_34,
      id_36,
      id_35,
      id_36,
      id_35,
      id_36,
      id_36,
      id_35,
      id_34,
      id_34,
      id_34,
      id_35,
      id_36,
      id_36
  );
  logic [{  -1  ,  -1  ,  {  -1  ==  -1  {  id_1  }  }  } : ""] id_37;
  generate
    if (-1)
      if (!id_36) begin : LABEL_0
        if (1 == 1'd0) begin : LABEL_1
          logic [-1 : -1] id_38;
          ;
          assign id_26 = 1'd0;
          assign id_29 = id_38[1] !== ~id_23;
          for (id_39 = 1'b0; 1'd0; id_37 = -1 == 1) begin : LABEL_2
            assign id_26 = -1;
            assign id_29 = -1;
          end
        end
      end else begin : LABEL_3
        if (id_36) logic id_40;
        else begin : LABEL_4
          logic id_41;
        end
      end
    else begin : LABEL_5
      wire id_42;
    end
  endgenerate
  xnor primCall (
      id_5,
      id_13,
      id_2,
      id_21,
      id_17,
      id_32,
      id_14,
      id_30,
      id_18,
      id_4,
      id_9,
      id_3,
      id_7,
      id_28,
      id_24,
      id_36,
      id_35,
      id_0,
      id_34,
      id_12,
      id_6
  );
endmodule
