// Seed: 2551142999
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    input wor id_2,
    output tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    output uwire id_7,
    input uwire id_8,
    output tri id_9
    , id_26,
    output tri1 id_10,
    output tri0 id_11,
    input wor id_12,
    output wor id_13,
    output supply1 id_14,
    input tri0 id_15,
    input uwire id_16,
    input supply1 id_17,
    input wand id_18,
    input tri id_19,
    output wor id_20,
    output wand id_21,
    input tri0 id_22,
    input tri id_23,
    output tri0 id_24
);
  assign id_26 = id_8;
  wire id_27;
  assign module_1.id_14 = 0;
  assign id_11 = -1;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    output tri1 id_3,
    output wand id_4,
    input supply1 id_5
    , id_18,
    input uwire id_6,
    input wand id_7,
    input wor id_8,
    output uwire id_9,
    input tri id_10,
    output wand id_11,
    input wor id_12,
    input wire id_13,
    input tri0 id_14,
    output wand id_15,
    output wand id_16
);
  assign id_3  = 1;
  assign id_16 = (id_0);
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_4,
      id_4,
      id_13,
      id_6,
      id_16,
      id_6,
      id_16,
      id_11,
      id_15,
      id_14,
      id_9,
      id_4,
      id_8,
      id_1,
      id_10,
      id_8,
      id_12,
      id_9,
      id_15,
      id_0,
      id_12,
      id_11
  );
endmodule
