// Seed: 2009616116
module module_0;
  assign id_1 = !1;
  assign module_1.type_0 = 0;
  wire id_2;
endmodule
module module_1 (
    input  wor  id_0,
    input  wor  id_1,
    input  wire id_2,
    input  tri1 id_3,
    output tri1 id_4,
    input  tri  id_5
    , id_8,
    input  tri0 id_6
);
  id_9 :
  assert property (@(id_2) 1)
  else #1 @(posedge 1 or posedge id_9) return 1;
  assign id_8 = ~id_9 / 1 & 1'b0;
  module_0 modCall_1 ();
  wire id_10, id_11;
endmodule
