// Seed: 1206999443
module module_0 (
    input logic id_0,
    input id_1,
    output id_2
);
  assign id_2 = 1'b0;
  always id_2 <= 1;
endmodule
`timescale 1 ps / 1ps
