AArch64 DIC1.MP.FF+dmb.st+cachesync
CacheType=DIC
{
0:X0=NOP; 0:X1=P1:Lself00; 0:X2=P1:Lself01;
1:X1=P1:Lself00;
}
 P0          | P1         ;
 STR W0,[X1] | Lself01:   ;
 DMB ST      |  B L00     ;
 STR W0,[X2] |  MOV W10,#1;
             | L00:       ;
             |  DC CVAU,X1;
             |  DSB SY    ;
             |  IC IVAU,X1;
             |  DSB SY    ;
             | Lself00:   ;
             |  B L01     ;
             |  MOV W11,#1;
             | L01:       ;
exists (1:X10=1 /\ 1:X11=0)
