# AArch64システムレジスタリスト

- [ACCDATA_EL1: Accelerator Data](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ACCDATA-EL1--Accelerator-Data)
- [ACTLR_EL1: Auxiliary Control Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ACTLR-EL1--Auxiliary-Control-Register--EL1-)
- [ACTLR_EL2: Auxiliary Control Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ACTLR-EL2--Auxiliary-Control-Register--EL2-)
- [ACTLR_EL3: Auxiliary Control Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ACTLR-EL3--Auxiliary-Control-Register--EL3-)
- [AFSR0_EL1: Auxiliary Fault Status Register 0 (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AFSR0-EL1--Auxiliary-Fault-Status-Register-0--EL1-)
- [AFSR0_EL2: Auxiliary Fault Status Register 0 (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AFSR0-EL2--Auxiliary-Fault-Status-Register-0--EL2-)
- [AFSR0_EL3: Auxiliary Fault Status Register 0 (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AFSR0-EL3--Auxiliary-Fault-Status-Register-0--EL3-)
- [AFSR1_EL1: Auxiliary Fault Status Register 1 (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AFSR1-EL1--Auxiliary-Fault-Status-Register-1--EL1-)
- [AFSR1_EL2: Auxiliary Fault Status Register 1 (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AFSR1-EL2--Auxiliary-Fault-Status-Register-1--EL2-)
- [AFSR1_EL3: Auxiliary Fault Status Register 1 (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AFSR1-EL3--Auxiliary-Fault-Status-Register-1--EL3-)
- [AIDR_EL1: Auxiliary ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AIDR-EL1--Auxiliary-ID-Register)
- [AMAIR_EL1: Auxiliary Memory Attribute Indirection Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-)
- [AMAIR_EL2: Auxiliary Memory Attribute Indirection Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-)
- [AMAIR_EL3: Auxiliary Memory Attribute Indirection Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMAIR-EL3--Auxiliary-Memory-Attribute-Indirection-Register--EL3-)
- [AMCFGR_EL0: Activity Monitors Configuration Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMCFGR-EL0--Activity-Monitors-Configuration-Register)
- [AMCG1IDR_EL0: Activity Monitors Counter Group 1 Identification Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMCG1IDR-EL0--Activity-Monitors-Counter-Group-1-Identification-Register)
- [AMCGCR_EL0: Activity Monitors Counter Group Configuration Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMCGCR-EL0--Activity-Monitors-Counter-Group-Configuration-Register)
- [AMCNTENCLR0_EL0: Activity Monitors Count Enable Clear Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMCNTENCLR0-EL0--Activity-Monitors-Count-Enable-Clear-Register-0)
- [AMCNTENCLR1_EL0: Activity Monitors Count Enable Clear Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMCNTENCLR1-EL0--Activity-Monitors-Count-Enable-Clear-Register-1)
- [AMCNTENSET0_EL0: Activity Monitors Count Enable Set Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMCNTENSET0-EL0--Activity-Monitors-Count-Enable-Set-Register-0)
- [AMCNTENSET1_EL0: Activity Monitors Count Enable Set Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMCNTENSET1-EL0--Activity-Monitors-Count-Enable-Set-Register-1)
- [AMCR_EL0: Activity Monitors Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMCR-EL0--Activity-Monitors-Control-Register)
- [AMEVCNTR0&lt;n&gt;_EL0: Activity Monitors Event Counter Registers 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMEVCNTR0-n--EL0--Activity-Monitors-Event-Counter-Registers-0)
- [AMEVCNTR1&lt;n&gt;_EL0: Activity Monitors Event Counter Registers 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMEVCNTR1-n--EL0--Activity-Monitors-Event-Counter-Registers-1)
- [AMEVCNTVOFF0&lt;n&gt;_EL2: Activity Monitors Event Counter Virtual Offset Registers 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMEVCNTVOFF0-n--EL2--Activity-Monitors-Event-Counter-Virtual-Offset-Registers-0)
- [AMEVCNTVOFF1&lt;n&gt;_EL2: Activity Monitors Event Counter Virtual Offset Registers 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMEVCNTVOFF1-n--EL2--Activity-Monitors-Event-Counter-Virtual-Offset-Registers-1)
- [AMEVTYPER0&lt;n&gt;_EL0: Activity Monitors Event Type Registers 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMEVTYPER0-n--EL0--Activity-Monitors-Event-Type-Registers-0)
- [AMEVTYPER1&lt;n&gt;_EL0: Activity Monitors Event Type Registers 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMEVTYPER1-n--EL0--Activity-Monitors-Event-Type-Registers-1)
- [AMUSERENR_EL0: Activity Monitors User Enable Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMUSERENR-EL0--Activity-Monitors-User-Enable-Register)
- [APDAKeyHi_EL1: Pointer Authentication Key A for Data (bits- [127:64])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APDAKeyHi-EL1--Pointer-Authentication-Key-A-for-Data--bits-127-64--)
- [APDAKeyLo_EL1: Pointer Authentication Key A for Data (bits- [63:0])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APDAKeyLo-EL1--Pointer-Authentication-Key-A-for-Data--bits-63-0--)
- [APDBKeyHi_EL1: Pointer Authentication Key B for Data (bits- [127:64])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APDBKeyHi-EL1--Pointer-Authentication-Key-B-for-Data--bits-127-64--)
- [APDBKeyLo_EL1: Pointer Authentication Key B for Data (bits- [63:0])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APDBKeyLo-EL1--Pointer-Authentication-Key-B-for-Data--bits-63-0--)
- [APGAKeyHi_EL1: Pointer Authentication Key A for Code (bits- [127:64])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APGAKeyHi-EL1--Pointer-Authentication-Key-A-for-Code--bits-127-64--)
- [APGAKeyLo_EL1: Pointer Authentication Key A for Code (bits- [63:0])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APGAKeyLo-EL1--Pointer-Authentication-Key-A-for-Code--bits-63-0--)
- [APIAKeyHi_EL1: Pointer Authentication Key A for Instruction (bits- [127:64])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APIAKeyHi-EL1--Pointer-Authentication-Key-A-for-Instruction--bits-127-64--)
- [APIAKeyLo_EL1: Pointer Authentication Key A for Instruction (bits- [63:0])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APIAKeyLo-EL1--Pointer-Authentication-Key-A-for-Instruction--bits-63-0--)
- [APIBKeyHi_EL1: Pointer Authentication Key B for Instruction (bits- [127:64])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APIBKeyHi-EL1--Pointer-Authentication-Key-B-for-Instruction--bits-127-64--)
- [APIBKeyLo_EL1: Pointer Authentication Key B for Instruction (bits- [63:0])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APIBKeyLo-EL1--Pointer-Authentication-Key-B-for-Instruction--bits-63-0--)
- [CCSIDR2_EL1: Current Cache Size ID Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CCSIDR2-EL1--Current-Cache-Size-ID-Register-2)
- [CCSIDR_EL1: Current Cache Size ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CCSIDR-EL1--Current-Cache-Size-ID-Register)
- [CLIDR_EL1: Cache Level ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CLIDR-EL1--Cache-Level-ID-Register)
- [CNTFRQ_EL0: Counter-timer Frequency register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTFRQ-EL0--Counter-timer-Frequency-register)
- [CNTHCTL_EL2: Counter-timer Hypervisor Control register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHCTL-EL2--Counter-timer-Hypervisor-Control-register)
- [CNTHPS_CTL_EL2: Counter-timer Secure Physical Timer Control register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHPS-CTL-EL2--Counter-timer-Secure-Physical-Timer-Control-register--EL2-)
- [CNTHPS_CVAL_EL2: Counter-timer Secure Physical Timer CompareValue register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHPS-CVAL-EL2--Counter-timer-Secure-Physical-Timer-CompareValue-register--EL2-)
- [CNTHPS_TVAL_EL2: Counter-timer Secure Physical Timer TimerValue register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHPS-TVAL-EL2--Counter-timer-Secure-Physical-Timer-TimerValue-register--EL2-)
- [CNTHP_CTL_EL2: Counter-timer Hypervisor Physical Timer Control register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHP-CTL-EL2--Counter-timer-Hypervisor-Physical-Timer-Control-register)
- [CNTHP_CVAL_EL2: Counter-timer Physical Timer CompareValue register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHP-CVAL-EL2--Counter-timer-Physical-Timer-CompareValue-register--EL2-)
- [CNTHP_TVAL_EL2: Counter-timer Physical Timer TimerValue register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHP-TVAL-EL2--Counter-timer-Physical-Timer-TimerValue-register--EL2-)
- [CNTHVS_CTL_EL2: Counter-timer Secure Virtual Timer Control register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHVS-CTL-EL2--Counter-timer-Secure-Virtual-Timer-Control-register--EL2-)
- [CNTHVS_CVAL_EL2: Counter-timer Secure Virtual Timer CompareValue register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHVS-CVAL-EL2--Counter-timer-Secure-Virtual-Timer-CompareValue-register--EL2-)
- [CNTHVS_TVAL_EL2: Counter-timer Secure Virtual Timer TimerValue register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHVS-TVAL-EL2--Counter-timer-Secure-Virtual-Timer-TimerValue-register--EL2-)
- [CNTHV_CTL_EL2: Counter-timer Virtual Timer Control register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHV-CTL-EL2--Counter-timer-Virtual-Timer-Control-register--EL2-)
- [CNTHV_CVAL_EL2: Counter-timer Virtual Timer CompareValue register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHV-CVAL-EL2--Counter-timer-Virtual-Timer-CompareValue-register--EL2-)
- [CNTHV_TVAL_EL2: Counter-timer Virtual Timer TimerValue Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHV-TVAL-EL2--Counter-timer-Virtual-Timer-TimerValue-Register--EL2-)
- [CNTKCTL_EL1: Counter-timer Kernel Control register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTKCTL-EL1--Counter-timer-Kernel-Control-register)
- [CNTPCTSS_EL0: Counter-timer Self-Synchronized Physical Count register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTPCTSS-EL0--Counter-timer-Self-Synchronized-Physical-Count-register)
- [CNTPCT_EL0: Counter-timer Physical Count register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTPCT-EL0--Counter-timer-Physical-Count-register)
- [CNTPOFF_EL2: Counter-timer Physical Offset register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTPOFF-EL2--Counter-timer-Physical-Offset-register)
- [CNTPS_CTL_EL1: Counter-timer Physical Secure Timer Control register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTPS-CTL-EL1--Counter-timer-Physical-Secure-Timer-Control-register)
- [CNTPS_CVAL_EL1: Counter-timer Physical Secure Timer CompareValue register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTPS-CVAL-EL1--Counter-timer-Physical-Secure-Timer-CompareValue-register)
- [CNTPS_TVAL_EL1: Counter-timer Physical Secure Timer TimerValue register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTPS-TVAL-EL1--Counter-timer-Physical-Secure-Timer-TimerValue-register)
- [CNTP_CTL_EL0: Counter-timer Physical Timer Control register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTP-CTL-EL0--Counter-timer-Physical-Timer-Control-register)
- [CNTP_CVAL_EL0: Counter-timer Physical Timer CompareValue register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTP-CVAL-EL0--Counter-timer-Physical-Timer-CompareValue-register)
- [CNTP_TVAL_EL0: Counter-timer Physical Timer TimerValue register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTP-TVAL-EL0--Counter-timer-Physical-Timer-TimerValue-register)
- [CNTVCTSS_EL0: Counter-timer Self-Synchronized Virtual Count register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTVCTSS-EL0--Counter-timer-Self-Synchronized-Virtual-Count-register)
- [CNTVCT_EL0: Counter-timer Virtual Count register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTVCT-EL0--Counter-timer-Virtual-Count-register)
- [CNTVOFF_EL2: Counter-timer Virtual Offset register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTVOFF-EL2--Counter-timer-Virtual-Offset-register)
- [CNTV_CTL_EL0: Counter-timer Virtual Timer Control register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTV-CTL-EL0--Counter-timer-Virtual-Timer-Control-register)
- [CNTV_CVAL_EL0: Counter-timer Virtual Timer CompareValue register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTV-CVAL-EL0--Counter-timer-Virtual-Timer-CompareValue-register)
- [CNTV_TVAL_EL0: Counter-timer Virtual Timer TimerValue register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTV-TVAL-EL0--Counter-timer-Virtual-Timer-TimerValue-register)
- [CONTEXTIDR_EL1: Context ID Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CONTEXTIDR-EL1--Context-ID-Register--EL1-)
- [CONTEXTIDR_EL2: Context ID Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CONTEXTIDR-EL2--Context-ID-Register--EL2-)
- [CPACR_EL1: Architectural Feature Access Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CPACR-EL1--Architectural-Feature-Access-Control-Register)
- [CPTR_EL2: Architectural Feature Trap Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CPTR-EL2--Architectural-Feature-Trap-Register--EL2-)
- [CPTR_EL3: Architectural Feature Trap Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CPTR-EL3--Architectural-Feature-Trap-Register--EL3-)
- [CSSELR_EL1: Cache Size Selection Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CSSELR-EL1--Cache-Size-Selection-Register)
- [CTR_EL0: Cache Type Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CTR-EL0--Cache-Type-Register)
- [CurrentEL: Current Exception Level](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CurrentEL--Current-Exception-Level)
- [DACR32_EL2: Domain Access Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DACR32-EL2--Domain-Access-Control-Register)
- [DAIF: Interrupt Mask Bits](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DAIF--Interrupt-Mask-Bits)
- [DBGAUTHSTATUS_EL1: Debug Authentication Status register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGAUTHSTATUS-EL1--Debug-Authentication-Status-register)
- [DBGBCR&lt;n&gt;_EL1: Debug Breakpoint Control Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGBCR-n--EL1--Debug-Breakpoint-Control-Registers)
- [DBGBVR&lt;n&gt;_EL1: Debug Breakpoint Value Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGBVR-n--EL1--Debug-Breakpoint-Value-Registers)
- [DBGCLAIMCLR_EL1: Debug CLAIM Tag Clear register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGCLAIMCLR-EL1--Debug-CLAIM-Tag-Clear-register)
- [DBGCLAIMSET_EL1: Debug CLAIM Tag Set register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGCLAIMSET-EL1--Debug-CLAIM-Tag-Set-register)
- [DBGDTRRX_EL0: Debug Data Transfer Register, Receive](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGDTRRX-EL0--Debug-Data-Transfer-Register--Receive)
- [DBGDTRTX_EL0: Debug Data Transfer Register, Transmit](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGDTRTX-EL0--Debug-Data-Transfer-Register--Transmit)
- [DBGDTR_EL0: Debug Data Transfer Register, half-duplex](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGDTR-EL0--Debug-Data-Transfer-Register--half-duplex)
- [DBGPRCR_EL1: Debug Power Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGPRCR-EL1--Debug-Power-Control-Register)
- [DBGVCR32_EL2: Debug Vector Catch Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGVCR32-EL2--Debug-Vector-Catch-Register)
- [DBGWCR&lt;n&gt;_EL1: Debug Watchpoint Control Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGWCR-n--EL1--Debug-Watchpoint-Control-Registers)
- [DBGWVR&lt;n&gt;_EL1: Debug Watchpoint Value Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGWVR-n--EL1--Debug-Watchpoint-Value-Registers)
- [DCZID_EL0: Data Cache Zero ID register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DCZID-EL0--Data-Cache-Zero-ID-register)
- [DISR_EL1: Deferred Interrupt Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DISR-EL1--Deferred-Interrupt-Status-Register)
- [DIT: Data Independent Timing](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DIT--Data-Independent-Timing)
- [DLR_EL0: Debug Link Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DLR-EL0--Debug-Link-Register)
- [DSPSR_EL0: Debug Saved Program Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DSPSR-EL0--Debug-Saved-Program-Status-Register)
- [ELR_EL1: Exception Link Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ELR-EL1--Exception-Link-Register--EL1-)
- [ELR_EL2: Exception Link Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ELR-EL2--Exception-Link-Register--EL2-)
- [ELR_EL3: Exception Link Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ELR-EL3--Exception-Link-Register--EL3-)
- [ERRIDR_EL1: Error Record ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERRIDR-EL1--Error-Record-ID-Register)
- [ERRSELR_EL1: Error Record Select Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERRSELR-EL1--Error-Record-Select-Register)
- [ERXADDR_EL1: Selected Error Record Address Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXADDR-EL1--Selected-Error-Record-Address-Register)
- [ERXCTLR_EL1: Selected Error Record Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXCTLR-EL1--Selected-Error-Record-Control-Register)
- [ERXFR_EL1: Selected Error Record Feature Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXFR-EL1--Selected-Error-Record-Feature-Register)
- [ERXMISC0_EL1: Selected Error Record Miscellaneous Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXMISC0-EL1--Selected-Error-Record-Miscellaneous-Register-0)
- [ERXMISC1_EL1: Selected Error Record Miscellaneous Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXMISC1-EL1--Selected-Error-Record-Miscellaneous-Register-1)
- [ERXMISC2_EL1: Selected Error Record Miscellaneous Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXMISC2-EL1--Selected-Error-Record-Miscellaneous-Register-2)
- [ERXMISC3_EL1: Selected Error Record Miscellaneous Register 3](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXMISC3-EL1--Selected-Error-Record-Miscellaneous-Register-3)
- [ERXPFGCDN_EL1: Selected Pseudo-fault Generation Countdown register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXPFGCDN-EL1--Selected-Pseudo-fault-Generation-Countdown-register)
- [ERXPFGCTL_EL1: Selected Pseudo-fault Generation Control register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-register)
- [ERXPFGF_EL1: Selected Pseudo-fault Generation Feature register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXPFGF-EL1--Selected-Pseudo-fault-Generation-Feature-register)
- [ERXSTATUS_EL1: Selected Error Record Primary Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXSTATUS-EL1--Selected-Error-Record-Primary-Status-Register)
- [ESR_EL1: Exception Syndrome Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ESR-EL1--Exception-Syndrome-Register--EL1-)
- [ESR_EL2: Exception Syndrome Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ESR-EL2--Exception-Syndrome-Register--EL2-)
- [ESR_EL3: Exception Syndrome Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ESR-EL3--Exception-Syndrome-Register--EL3-)
- [FAR_EL1: Fault Address Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/FAR-EL1--Fault-Address-Register--EL1-)
- [FAR_EL2: Fault Address Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/FAR-EL2--Fault-Address-Register--EL2-)
- [FAR_EL3: Fault Address Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/FAR-EL3--Fault-Address-Register--EL3-)
- [FPCR: Floating-point Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/FPCR--Floating-point-Control-Register)
- [FPEXC32_EL2: Floating-Point Exception Control register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/FPEXC32-EL2--Floating-Point-Exception-Control-register)
- [FPSR: Floating-point Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/FPSR--Floating-point-Status-Register)
- [GCR_EL1: Tag Control Register.](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/GCR-EL1--Tag-Control-Register-)
- [GMID_EL1: Multiple tag transfer ID register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/GMID-EL1--Multiple-tag-transfer-ID-register)
- [HACR_EL2: Hypervisor Auxiliary Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HACR-EL2--Hypervisor-Auxiliary-Control-Register)
- [HAFGRTR_EL2: Hypervisor Activity Monitors Fine-Grained Read Trap Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HAFGRTR-EL2--Hypervisor-Activity-Monitors-Fine-Grained-Read-Trap-Register)
- [HCRX_EL2: Extended Hypervisor Configuration Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HCRX-EL2--Extended-Hypervisor-Configuration-Register)
- [HCR_EL2: Hypervisor Configuration Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HCR-EL2--Hypervisor-Configuration-Register)
- [HDFGRTR_EL2: Hypervisor Debug Fine-Grained Read Trap Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HDFGRTR-EL2--Hypervisor-Debug-Fine-Grained-Read-Trap-Register)
- [HDFGWTR_EL2: Hypervisor Debug Fine-Grained Write Trap Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HDFGWTR-EL2--Hypervisor-Debug-Fine-Grained-Write-Trap-Register)
- [HFGITR_EL2: Hypervisor Fine-Grained Instruction Trap Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HFGITR-EL2--Hypervisor-Fine-Grained-Instruction-Trap-Register)
- [HFGRTR_EL2: Hypervisor Fine-Grained Read Trap Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HFGRTR-EL2--Hypervisor-Fine-Grained-Read-Trap-Register)
- [HFGWTR_EL2: Hypervisor Fine-Grained Write Trap Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HFGWTR-EL2--Hypervisor-Fine-Grained-Write-Trap-Register)
- [HPFAR_EL2: Hypervisor IPA Fault Address Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HPFAR-EL2--Hypervisor-IPA-Fault-Address-Register)
- [HSTR_EL2: Hypervisor System Trap Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HSTR-EL2--Hypervisor-System-Trap-Register)
- [ICC_AP0R&lt;n&gt;_EL1: Interrupt Controller Active Priorities Group 0 Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-AP0R-n--EL1--Interrupt-Controller-Active-Priorities-Group-0-Registers)
- [ICC_AP1R&lt;n&gt;_EL1: Interrupt Controller Active Priorities Group 1 Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-AP1R-n--EL1--Interrupt-Controller-Active-Priorities-Group-1-Registers)
- [ICC_ASGI1R_EL1: Interrupt Controller Alias Software Generated Interrupt Group 1 Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-ASGI1R-EL1--Interrupt-Controller-Alias-Software-Generated-Interrupt-Group-1-Register)
- [ICC_BPR0_EL1: Interrupt Controller Binary Point Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-BPR0-EL1--Interrupt-Controller-Binary-Point-Register-0)
- [ICC_BPR1_EL1: Interrupt Controller Binary Point Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-BPR1-EL1--Interrupt-Controller-Binary-Point-Register-1)
- [ICC_CTLR_EL1: Interrupt Controller Control Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-CTLR-EL1--Interrupt-Controller-Control-Register--EL1-)
- [ICC_CTLR_EL3: Interrupt Controller Control Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-CTLR-EL3--Interrupt-Controller-Control-Register--EL3-)
- [ICC_DIR_EL1: Interrupt Controller Deactivate Interrupt Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-DIR-EL1--Interrupt-Controller-Deactivate-Interrupt-Register)
- [ICC_EOIR0_EL1: Interrupt Controller End Of Interrupt Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-EOIR0-EL1--Interrupt-Controller-End-Of-Interrupt-Register-0)
- [ICC_EOIR1_EL1: Interrupt Controller End Of Interrupt Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-EOIR1-EL1--Interrupt-Controller-End-Of-Interrupt-Register-1)
- [ICC_HPPIR0_EL1: Interrupt Controller Highest Priority Pending Interrupt Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-HPPIR0-EL1--Interrupt-Controller-Highest-Priority-Pending-Interrupt-Register-0)
- [ICC_HPPIR1_EL1: Interrupt Controller Highest Priority Pending Interrupt Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-HPPIR1-EL1--Interrupt-Controller-Highest-Priority-Pending-Interrupt-Register-1)
- [ICC_IAR0_EL1: Interrupt Controller Interrupt Acknowledge Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-IAR0-EL1--Interrupt-Controller-Interrupt-Acknowledge-Register-0)
- [ICC_IAR1_EL1: Interrupt Controller Interrupt Acknowledge Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-IAR1-EL1--Interrupt-Controller-Interrupt-Acknowledge-Register-1)
- [ICC_IGRPEN0_EL1: Interrupt Controller Interrupt Group 0 Enable register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-IGRPEN0-EL1--Interrupt-Controller-Interrupt-Group-0-Enable-register)
- [ICC_IGRPEN1_EL1: Interrupt Controller Interrupt Group 1 Enable register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-IGRPEN1-EL1--Interrupt-Controller-Interrupt-Group-1-Enable-register)
- [ICC_IGRPEN1_EL3: Interrupt Controller Interrupt Group 1 Enable register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-IGRPEN1-EL3--Interrupt-Controller-Interrupt-Group-1-Enable-register--EL3-)
- [ICC_PMR_EL1: Interrupt Controller Interrupt Priority Mask Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-PMR-EL1--Interrupt-Controller-Interrupt-Priority-Mask-Register)
- [ICC_RPR_EL1: Interrupt Controller Running Priority Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-RPR-EL1--Interrupt-Controller-Running-Priority-Register)
- [ICC_SGI0R_EL1: Interrupt Controller Software Generated Interrupt Group 0 Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-SGI0R-EL1--Interrupt-Controller-Software-Generated-Interrupt-Group-0-Register)
- [ICC_SGI1R_EL1: Interrupt Controller Software Generated Interrupt Group 1 Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-SGI1R-EL1--Interrupt-Controller-Software-Generated-Interrupt-Group-1-Register)
- [ICC_SRE_EL1: Interrupt Controller System Register Enable register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-SRE-EL1--Interrupt-Controller-System-Register-Enable-register--EL1-)
- [ICC_SRE_EL2: Interrupt Controller System Register Enable register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-SRE-EL2--Interrupt-Controller-System-Register-Enable-register--EL2-)
- [ICC_SRE_EL3: Interrupt Controller System Register Enable register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-SRE-EL3--Interrupt-Controller-System-Register-Enable-register--EL3-)
- [ICH_AP0R&lt;n&gt;_EL2: Interrupt Controller Hyp Active Priorities Group 0 Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-AP0R-n--EL2--Interrupt-Controller-Hyp-Active-Priorities-Group-0-Registers)
- [ICH_AP1R&lt;n&gt;_EL2: Interrupt Controller Hyp Active Priorities Group 1 Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-AP1R-n--EL2--Interrupt-Controller-Hyp-Active-Priorities-Group-1-Registers)
- [ICH_EISR_EL2: Interrupt Controller End of Interrupt Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-EISR-EL2--Interrupt-Controller-End-of-Interrupt-Status-Register)
- [ICH_ELRSR_EL2: Interrupt Controller Empty List Register Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-ELRSR-EL2--Interrupt-Controller-Empty-List-Register-Status-Register)
- [ICH_HCR_EL2: Interrupt Controller Hyp Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-HCR-EL2--Interrupt-Controller-Hyp-Control-Register)
- [ICH_LR&lt;n&gt;_EL2: Interrupt Controller List Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-LR-n--EL2--Interrupt-Controller-List-Registers)
- [ICH_MISR_EL2: Interrupt Controller Maintenance Interrupt State Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-MISR-EL2--Interrupt-Controller-Maintenance-Interrupt-State-Register)
- [ICH_VMCR_EL2: Interrupt Controller Virtual Machine Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-VMCR-EL2--Interrupt-Controller-Virtual-Machine-Control-Register)
- [ICH_VTR_EL2: Interrupt Controller VGIC Type Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register)
- [ICV_AP0R&lt;n&gt;_EL1: Interrupt Controller Virtual Active Priorities Group 0 Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-AP0R-n--EL1--Interrupt-Controller-Virtual-Active-Priorities-Group-0-Registers)
- [ICV_AP1R&lt;n&gt;_EL1: Interrupt Controller Virtual Active Priorities Group 1 Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-AP1R-n--EL1--Interrupt-Controller-Virtual-Active-Priorities-Group-1-Registers)
- [ICV_BPR0_EL1: Interrupt Controller Virtual Binary Point Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-BPR0-EL1--Interrupt-Controller-Virtual-Binary-Point-Register-0)
- [ICV_BPR1_EL1: Interrupt Controller Virtual Binary Point Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-BPR1-EL1--Interrupt-Controller-Virtual-Binary-Point-Register-1)
- [ICV_CTLR_EL1: Interrupt Controller Virtual Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-CTLR-EL1--Interrupt-Controller-Virtual-Control-Register)
- [ICV_DIR_EL1: Interrupt Controller Deactivate Virtual Interrupt Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-DIR-EL1--Interrupt-Controller-Deactivate-Virtual-Interrupt-Register)
- [ICV_EOIR0_EL1: Interrupt Controller Virtual End Of Interrupt Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-EOIR0-EL1--Interrupt-Controller-Virtual-End-Of-Interrupt-Register-0)
- [ICV_EOIR1_EL1: Interrupt Controller Virtual End Of Interrupt Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-EOIR1-EL1--Interrupt-Controller-Virtual-End-Of-Interrupt-Register-1)
- [ICV_HPPIR0_EL1: Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-HPPIR0-EL1--Interrupt-Controller-Virtual-Highest-Priority-Pending-Interrupt-Register-0)
- [ICV_HPPIR1_EL1: Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-HPPIR1-EL1--Interrupt-Controller-Virtual-Highest-Priority-Pending-Interrupt-Register-1)
- [ICV_IAR0_EL1: Interrupt Controller Virtual Interrupt Acknowledge Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-IAR0-EL1--Interrupt-Controller-Virtual-Interrupt-Acknowledge-Register-0)
- [ICV_IAR1_EL1: Interrupt Controller Virtual Interrupt Acknowledge Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-IAR1-EL1--Interrupt-Controller-Virtual-Interrupt-Acknowledge-Register-1)
- [ICV_IGRPEN0_EL1: Interrupt Controller Virtual Interrupt Group 0 Enable register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-IGRPEN0-EL1--Interrupt-Controller-Virtual-Interrupt-Group-0-Enable-register)
- [ICV_IGRPEN1_EL1: Interrupt Controller Virtual Interrupt Group 1 Enable register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-IGRPEN1-EL1--Interrupt-Controller-Virtual-Interrupt-Group-1-Enable-register)
- [ICV_PMR_EL1: Interrupt Controller Virtual Interrupt Priority Mask Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-PMR-EL1--Interrupt-Controller-Virtual-Interrupt-Priority-Mask-Register)
- [ICV_RPR_EL1: Interrupt Controller Virtual Running Priority Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-RPR-EL1--Interrupt-Controller-Virtual-Running-Priority-Register)
- [ID_AA64AFR0_EL1: AArch64 Auxiliary Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64AFR0-EL1--AArch64-Auxiliary-Feature-Register-0)
- [ID_AA64AFR1_EL1: AArch64 Auxiliary Feature Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64AFR1-EL1--AArch64-Auxiliary-Feature-Register-1)
- [ID_AA64DFR0_EL1: AArch64 Debug Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64DFR0-EL1--AArch64-Debug-Feature-Register-0)
- [ID_AA64DFR1_EL1: AArch64 Debug Feature Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64DFR1-EL1--AArch64-Debug-Feature-Register-1)
- [ID_AA64ISAR0_EL1: AArch64 Instruction Set Attribute Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0)
- [ID_AA64ISAR1_EL1: AArch64 Instruction Set Attribute Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64ISAR1-EL1--AArch64-Instruction-Set-Attribute-Register-1)
- [ID_AA64ISAR2_EL1: AArch64 Instruction Set Attribute Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64ISAR2-EL1--AArch64-Instruction-Set-Attribute-Register-2)
- [ID_AA64MMFR0_EL1: AArch64 Memory Model Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64MMFR0-EL1--AArch64-Memory-Model-Feature-Register-0)
- [ID_AA64MMFR1_EL1: AArch64 Memory Model Feature Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64MMFR1-EL1--AArch64-Memory-Model-Feature-Register-1)
- [ID_AA64MMFR2_EL1: AArch64 Memory Model Feature Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64MMFR2-EL1--AArch64-Memory-Model-Feature-Register-2)
- [ID_AA64PFR0_EL1: AArch64 Processor Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64PFR0-EL1--AArch64-Processor-Feature-Register-0)
- [ID_AA64PFR1_EL1: AArch64 Processor Feature Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64PFR1-EL1--AArch64-Processor-Feature-Register-1)
- [ID_AA64ZFR0_EL1: SVE Feature ID register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64ZFR0-EL1--SVE-Feature-ID-register-0)
- [ID_AFR0_EL1: AArch32 Auxiliary Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AFR0-EL1--AArch32-Auxiliary-Feature-Register-0)
- [ID_DFR0_EL1: AArch32 Debug Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-DFR0-EL1--AArch32-Debug-Feature-Register-0)
- [ID_DFR1_EL1: Debug Feature Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-DFR1-EL1--Debug-Feature-Register-1)
- [ID_ISAR0_EL1: AArch32 Instruction Set Attribute Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-ISAR0-EL1--AArch32-Instruction-Set-Attribute-Register-0)
- [ID_ISAR1_EL1: AArch32 Instruction Set Attribute Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-ISAR1-EL1--AArch32-Instruction-Set-Attribute-Register-1)
- [ID_ISAR2_EL1: AArch32 Instruction Set Attribute Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-ISAR2-EL1--AArch32-Instruction-Set-Attribute-Register-2)
- [ID_ISAR3_EL1: AArch32 Instruction Set Attribute Register 3](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-ISAR3-EL1--AArch32-Instruction-Set-Attribute-Register-3)
- [ID_ISAR4_EL1: AArch32 Instruction Set Attribute Register 4](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-ISAR4-EL1--AArch32-Instruction-Set-Attribute-Register-4)
- [ID_ISAR5_EL1: AArch32 Instruction Set Attribute Register 5](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5)
- [ID_ISAR6_EL1: AArch32 Instruction Set Attribute Register 6](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-ISAR6-EL1--AArch32-Instruction-Set-Attribute-Register-6)
- [ID_MMFR0_EL1: AArch32 Memory Model Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-MMFR0-EL1--AArch32-Memory-Model-Feature-Register-0)
- [ID_MMFR1_EL1: AArch32 Memory Model Feature Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-MMFR1-EL1--AArch32-Memory-Model-Feature-Register-1)
- [ID_MMFR2_EL1: AArch32 Memory Model Feature Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-MMFR2-EL1--AArch32-Memory-Model-Feature-Register-2)
- [ID_MMFR3_EL1: AArch32 Memory Model Feature Register 3](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-MMFR3-EL1--AArch32-Memory-Model-Feature-Register-3)
- [ID_MMFR4_EL1: AArch32 Memory Model Feature Register 4](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-MMFR4-EL1--AArch32-Memory-Model-Feature-Register-4)
- [ID_MMFR5_EL1: AArch32 Memory Model Feature Register 5](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-MMFR5-EL1--AArch32-Memory-Model-Feature-Register-5)
- [ID_PFR0_EL1: AArch32 Processor Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-PFR0-EL1--AArch32-Processor-Feature-Register-0)
- [ID_PFR1_EL1: AArch32 Processor Feature Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-PFR1-EL1--AArch32-Processor-Feature-Register-1)
- [ID_PFR2_EL1: AArch32 Processor Feature Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-PFR2-EL1--AArch32-Processor-Feature-Register-2)
- [IFSR32_EL2: Instruction Fault Status Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/IFSR32-EL2--Instruction-Fault-Status-Register--EL2-)
- [ISR_EL1: Interrupt Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ISR-EL1--Interrupt-Status-Register)
- [LORC_EL1: LORegion Control (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/LORC-EL1--LORegion-Control--EL1-)
- [LOREA_EL1: LORegion End Address (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/LOREA-EL1--LORegion-End-Address--EL1-)
- [LORID_EL1: LORegionID (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/LORID-EL1--LORegionID--EL1-)
- [LORN_EL1: LORegion Number (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/LORN-EL1--LORegion-Number--EL1-)
- [LORSA_EL1: LORegion Start Address (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/LORSA-EL1--LORegion-Start-Address--EL1-)
- [MAIR_EL1: Memory Attribute Indirection Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MAIR-EL1--Memory-Attribute-Indirection-Register--EL1-)
- [MAIR_EL2: Memory Attribute Indirection Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MAIR-EL2--Memory-Attribute-Indirection-Register--EL2-)
- [MAIR_EL3: Memory Attribute Indirection Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MAIR-EL3--Memory-Attribute-Indirection-Register--EL3-)
- [MDCCINT_EL1: Monitor DCC Interrupt Enable Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MDCCINT-EL1--Monitor-DCC-Interrupt-Enable-Register)
- [MDCCSR_EL0: Monitor DCC Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MDCCSR-EL0--Monitor-DCC-Status-Register)
- [MDCR_EL2: Monitor Debug Configuration Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MDCR-EL2--Monitor-Debug-Configuration-Register--EL2-)
- [MDCR_EL3: Monitor Debug Configuration Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MDCR-EL3--Monitor-Debug-Configuration-Register--EL3-)
- [MDRAR_EL1: Monitor Debug ROM Address Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MDRAR-EL1--Monitor-Debug-ROM-Address-Register)
- [MDSCR_EL1: Monitor Debug System Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MDSCR-EL1--Monitor-Debug-System-Control-Register)
- [MIDR_EL1: Main ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MIDR-EL1--Main-ID-Register)
- [MPAM0_EL1: MPAM0 Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAM0-EL1--MPAM0-Register--EL1-)
- [MPAM1_EL1: MPAM1 Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAM1-EL1--MPAM1-Register--EL1-)
- [MPAM2_EL2: MPAM2 Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAM2-EL2--MPAM2-Register--EL2-)
- [MPAM3_EL3: MPAM3 Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAM3-EL3--MPAM3-Register--EL3-)
- [MPAMHCR_EL2: MPAM Hypervisor Control Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMHCR-EL2--MPAM-Hypervisor-Control-Register--EL2-)
- [MPAMIDR_EL1: MPAM ID Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMIDR-EL1--MPAM-ID-Register--EL1-)
- [MPAMVPM0_EL2: MPAM Virtual PARTID Mapping Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPM0-EL2--MPAM-Virtual-PARTID-Mapping-Register-0)
- [MPAMVPM1_EL2: MPAM Virtual PARTID Mapping Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPM1-EL2--MPAM-Virtual-PARTID-Mapping-Register-1)
- [MPAMVPM2_EL2: MPAM Virtual PARTID Mapping Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPM2-EL2--MPAM-Virtual-PARTID-Mapping-Register-2)
- [MPAMVPM3_EL2: MPAM Virtual PARTID Mapping Register 3](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPM3-EL2--MPAM-Virtual-PARTID-Mapping-Register-3)
- [MPAMVPM4_EL2: MPAM Virtual PARTID Mapping Register 4](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPM4-EL2--MPAM-Virtual-PARTID-Mapping-Register-4)
- [MPAMVPM5_EL2: MPAM Virtual PARTID Mapping Register 5](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPM5-EL2--MPAM-Virtual-PARTID-Mapping-Register-5)
- [MPAMVPM6_EL2: MPAM Virtual PARTID Mapping Register 6](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPM6-EL2--MPAM-Virtual-PARTID-Mapping-Register-6)
- [MPAMVPM7_EL2: MPAM Virtual PARTID Mapping Register 7](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPM7-EL2--MPAM-Virtual-PARTID-Mapping-Register-7)
- [MPAMVPMV_EL2: MPAM Virtual Partition Mapping Valid Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPMV-EL2--MPAM-Virtual-Partition-Mapping-Valid-Register)
- [MPIDR_EL1: Multiprocessor Affinity Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPIDR-EL1--Multiprocessor-Affinity-Register)
- [MVFR0_EL1: AArch32 Media and VFP Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MVFR0-EL1--AArch32-Media-and-VFP-Feature-Register-0)
- [MVFR1_EL1: AArch32 Media and VFP Feature Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MVFR1-EL1--AArch32-Media-and-VFP-Feature-Register-1)
- [MVFR2_EL1: AArch32 Media and VFP Feature Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MVFR2-EL1--AArch32-Media-and-VFP-Feature-Register-2)
- [NZCV: Condition Flags](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/NZCV--Condition-Flags)
- [OSDLR_EL1: OS Double Lock Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/OSDLR-EL1--OS-Double-Lock-Register)
- [OSDTRRX_EL1: OS Lock Data Transfer Register, Receive](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/OSDTRRX-EL1--OS-Lock-Data-Transfer-Register--Receive)
- [OSDTRTX_EL1: OS Lock Data Transfer Register, Transmit](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/OSDTRTX-EL1--OS-Lock-Data-Transfer-Register--Transmit)
- [OSECCR_EL1: OS Lock Exception Catch Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/OSECCR-EL1--OS-Lock-Exception-Catch-Control-Register)
- [OSLAR_EL1: OS Lock Access Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/OSLAR-EL1--OS-Lock-Access-Register)
- [OSLSR_EL1: OS Lock Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/OSLSR-EL1--OS-Lock-Status-Register)
- [PAN: Privileged Access Never](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PAN--Privileged-Access-Never)
- [PAR_EL1: Physical Address Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PAR-EL1--Physical-Address-Register)
- [PMBIDR_EL1: Profiling Buffer ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMBIDR-EL1--Profiling-Buffer-ID-Register)
- [PMBLIMITR_EL1: Profiling Buffer Limit Address Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMBLIMITR-EL1--Profiling-Buffer-Limit-Address-Register)
- [PMBPTR_EL1: Profiling Buffer Write Pointer Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMBPTR-EL1--Profiling-Buffer-Write-Pointer-Register)
- [PMBSR_EL1: Profiling Buffer Status/syndrome Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMBSR-EL1--Profiling-Buffer-Status-syndrome-Register)
- [PMCCFILTR_EL0: Performance Monitors Cycle Count Filter Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMCCFILTR-EL0--Performance-Monitors-Cycle-Count-Filter-Register)
- [PMCCNTR_EL0: Performance Monitors Cycle Count Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMCCNTR-EL0--Performance-Monitors-Cycle-Count-Register)
- [PMCEID0_EL0: Performance Monitors Common Event Identification register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMCEID0-EL0--Performance-Monitors-Common-Event-Identification-register-0)
- [PMCEID1_EL0: Performance Monitors Common Event Identification register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMCEID1-EL0--Performance-Monitors-Common-Event-Identification-register-1)
- [PMCNTENCLR_EL0: Performance Monitors Count Enable Clear register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMCNTENCLR-EL0--Performance-Monitors-Count-Enable-Clear-register)
- [PMCNTENSET_EL0: Performance Monitors Count Enable Set register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMCNTENSET-EL0--Performance-Monitors-Count-Enable-Set-register)
- [PMCR_EL0: Performance Monitors Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMCR-EL0--Performance-Monitors-Control-Register)
- [PMEVCNTR&lt;n&gt;_EL0: Performance Monitors Event Count Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMEVCNTR-n--EL0--Performance-Monitors-Event-Count-Registers)
- [PMEVTYPER&lt;n&gt;_EL0: Performance Monitors Event Type Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMEVTYPER-n--EL0--Performance-Monitors-Event-Type-Registers)
- [PMINTENCLR_EL1: Performance Monitors Interrupt Enable Clear register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMINTENCLR-EL1--Performance-Monitors-Interrupt-Enable-Clear-register)
- [PMINTENSET_EL1: Performance Monitors Interrupt Enable Set register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMINTENSET-EL1--Performance-Monitors-Interrupt-Enable-Set-register)
- [PMMIR_EL1: Performance Monitors Machine Identification Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMMIR-EL1--Performance-Monitors-Machine-Identification-Register)
- [PMOVSCLR_EL0: Performance Monitors Overflow Flag Status Clear Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMOVSCLR-EL0--Performance-Monitors-Overflow-Flag-Status-Clear-Register)
- [PMOVSSET_EL0: Performance Monitors Overflow Flag Status Set register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMOVSSET-EL0--Performance-Monitors-Overflow-Flag-Status-Set-register)
- [PMSCR_EL1: Statistical Profiling Control Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSCR-EL1--Statistical-Profiling-Control-Register--EL1-)
- [PMSCR_EL2: Statistical Profiling Control Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSCR-EL2--Statistical-Profiling-Control-Register--EL2-)
- [PMSELR_EL0: Performance Monitors Event Counter Selection Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSELR-EL0--Performance-Monitors-Event-Counter-Selection-Register)
- [PMSEVFR_EL1: Sampling Event Filter Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSEVFR-EL1--Sampling-Event-Filter-Register)
- [PMSFCR_EL1: Sampling Filter Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSFCR-EL1--Sampling-Filter-Control-Register)
- [PMSICR_EL1: Sampling Interval Counter Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSICR-EL1--Sampling-Interval-Counter-Register)
- [PMSIDR_EL1: Sampling Profiling ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSIDR-EL1--Sampling-Profiling-ID-Register)
- [PMSIRR_EL1: Sampling Interval Reload Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSIRR-EL1--Sampling-Interval-Reload-Register)
- [PMSLATFR_EL1: Sampling Latency Filter Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSLATFR-EL1--Sampling-Latency-Filter-Register)
- [PMSNEVFR_EL1: Sampling Inverted Event Filter Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSNEVFR-EL1--Sampling-Inverted-Event-Filter-Register)
- [PMSWINC_EL0: Performance Monitors Software Increment register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSWINC-EL0--Performance-Monitors-Software-Increment-register)
- [PMUSERENR_EL0: Performance Monitors User Enable Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMUSERENR-EL0--Performance-Monitors-User-Enable-Register)
- [PMXEVCNTR_EL0: Performance Monitors Selected Event Count Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMXEVCNTR-EL0--Performance-Monitors-Selected-Event-Count-Register)
- [PMXEVTYPER_EL0: Performance Monitors Selected Event Type Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMXEVTYPER-EL0--Performance-Monitors-Selected-Event-Type-Register)
- [REVIDR_EL1: Revision ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/REVIDR-EL1--Revision-ID-Register)
- [RGSR_EL1: Random Allocation Tag Seed Register.](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RGSR-EL1--Random-Allocation-Tag-Seed-Register-)
- [RMR_EL1: Reset Management Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RMR-EL1--Reset-Management-Register--EL1-)
- [RMR_EL2: Reset Management Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RMR-EL2--Reset-Management-Register--EL2-)
- [RMR_EL3: Reset Management Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RMR-EL3--Reset-Management-Register--EL3-)
- [RNDR: Random Number](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RNDR--Random-Number)
- [RNDRRS: Reseeded Random Number](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RNDRRS--Reseeded-Random-Number)
- [RVBAR_EL1: Reset Vector Base Address Register (if EL2 and EL3 not implemented)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RVBAR-EL1--Reset-Vector-Base-Address-Register--if-EL2-and-EL3-not-implemented-)
- [RVBAR_EL2: Reset Vector Base Address Register (if EL3 not implemented)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RVBAR-EL2--Reset-Vector-Base-Address-Register--if-EL3-not-implemented-)
- [RVBAR_EL3: Reset Vector Base Address Register (if EL3 implemented)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RVBAR-EL3--Reset-Vector-Base-Address-Register--if-EL3-implemented-)
- [S3_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;: IMPLEMENTATION DEFINED registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/S3--op1---Cn---Cm---op2---IMPLEMENTATION-DEFINED-registers)
- [SCR_EL3: Secure Configuration Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SCR-EL3--Secure-Configuration-Register)
- [SCTLR_EL1: System Control Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SCTLR-EL1--System-Control-Register--EL1-)
- [SCTLR_EL2: System Control Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SCTLR-EL2--System-Control-Register--EL2-)
- [SCTLR_EL3: System Control Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SCTLR-EL3--System-Control-Register--EL3-)
- [SCXTNUM_EL0: EL0 Read/Write Software Context Number](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SCXTNUM-EL0--EL0-Read-Write-Software-Context-Number)
- [SCXTNUM_EL1: EL1 Read/Write Software Context Number](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SCXTNUM-EL1--EL1-Read-Write-Software-Context-Number)
- [SCXTNUM_EL2: EL2 Read/Write Software Context Number](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SCXTNUM-EL2--EL2-Read-Write-Software-Context-Number)
- [SCXTNUM_EL3: EL3 Read/Write Software Context Number](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SCXTNUM-EL3--EL3-Read-Write-Software-Context-Number)
- [SDER32_EL2: AArch32 Secure Debug Enable Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SDER32-EL2--AArch32-Secure-Debug-Enable-Register)
- [SDER32_EL3: AArch32 Secure Debug Enable Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SDER32-EL3--AArch32-Secure-Debug-Enable-Register)
- [SPSel: Stack Pointer Select](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SPSel--Stack-Pointer-Select)
- [SPSR_abt: Saved Program Status Register (Abort mode)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SPSR-abt--Saved-Program-Status-Register--Abort-mode-)
- [SPSR_EL1: Saved Program Status Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SPSR-EL1--Saved-Program-Status-Register--EL1-)
- [SPSR_EL2: Saved Program Status Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SPSR-EL2--Saved-Program-Status-Register--EL2-)
- [SPSR_EL3: Saved Program Status Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SPSR-EL3--Saved-Program-Status-Register--EL3-)
- [SPSR_fiq: Saved Program Status Register (FIQ mode)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SPSR-fiq--Saved-Program-Status-Register--FIQ-mode-)
- [SPSR_irq: Saved Program Status Register (IRQ mode)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SPSR-irq--Saved-Program-Status-Register--IRQ-mode-)
- [SPSR_und: Saved Program Status Register (Undefined mode)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SPSR-und--Saved-Program-Status-Register--Undefined-mode-)
- [SP_EL0: Stack Pointer (EL0)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SP-EL0--Stack-Pointer--EL0-)
- [SP_EL1: Stack Pointer (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SP-EL1--Stack-Pointer--EL1-)
- [SP_EL2: Stack Pointer (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SP-EL2--Stack-Pointer--EL2-)
- [SP_EL3: Stack Pointer (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SP-EL3--Stack-Pointer--EL3-)
- [SSBS: Speculative Store Bypass Safe](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SSBS--Speculative-Store-Bypass-Safe)
- [TCO: Tag Check Override](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TCO--Tag-Check-Override)
- [TCR_EL1: Translation Control Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TCR-EL1--Translation-Control-Register--EL1-)
- [TCR_EL2: Translation Control Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TCR-EL2--Translation-Control-Register--EL2-)
- [TCR_EL3: Translation Control Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TCR-EL3--Translation-Control-Register--EL3-)
- [TFSRE0_EL1: Tag Fault Status Register (EL0).](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TFSRE0-EL1--Tag-Fault-Status-Register--EL0--)
- [TFSR_EL1: Tag Fault Status Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TFSR-EL1--Tag-Fault-Status-Register--EL1-)
- [TFSR_EL2: Tag Fault Status Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TFSR-EL2--Tag-Fault-Status-Register--EL2-)
- [TFSR_EL3: Tag Fault Status Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TFSR-EL3--Tag-Fault-Status-Register--EL3-)
- [TPIDRRO_EL0: EL0 Read-Only Software Thread ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TPIDRRO-EL0--EL0-Read-Only-Software-Thread-ID-Register)
- [TPIDR_EL0: EL0 Read/Write Software Thread ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TPIDR-EL0--EL0-Read-Write-Software-Thread-ID-Register)
- [TPIDR_EL1: EL1 Software Thread ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TPIDR-EL1--EL1-Software-Thread-ID-Register)
- [TPIDR_EL2: EL2 Software Thread ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TPIDR-EL2--EL2-Software-Thread-ID-Register)
- [TPIDR_EL3: EL3 Software Thread ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TPIDR-EL3--EL3-Software-Thread-ID-Register)
- [TRFCR_EL1: Trace Filter Control Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TRFCR-EL1--Trace-Filter-Control-Register--EL1-)
- [TRFCR_EL2: Trace Filter Control Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TRFCR-EL2--Trace-Filter-Control-Register--EL2-)
- [TTBR0_EL1: Translation Table Base Register 0 (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TTBR0-EL1--Translation-Table-Base-Register-0--EL1-)
- [TTBR0_EL2: Translation Table Base Register 0 (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TTBR0-EL2--Translation-Table-Base-Register-0--EL2-)
- [TTBR0_EL3: Translation Table Base Register 0 (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TTBR0-EL3--Translation-Table-Base-Register-0--EL3-)
- [TTBR1_EL1: Translation Table Base Register 1 (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TTBR1-EL1--Translation-Table-Base-Register-1--EL1-)
- [TTBR1_EL2: Translation Table Base Register 1 (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TTBR1-EL2--Translation-Table-Base-Register-1--EL2-)
- [UAO: User Access Override](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/UAO--User-Access-Override)
- [VBAR_EL1: Vector Base Address Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VBAR-EL1--Vector-Base-Address-Register--EL1-)
- [VBAR_EL2: Vector Base Address Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VBAR-EL2--Vector-Base-Address-Register--EL2-)
- [VBAR_EL3: Vector Base Address Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VBAR-EL3--Vector-Base-Address-Register--EL3-)
- [VDISR_EL2: Virtual Deferred Interrupt Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VDISR-EL2--Virtual-Deferred-Interrupt-Status-Register)
- [VMPIDR_EL2: Virtualization Multiprocessor ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VMPIDR-EL2--Virtualization-Multiprocessor-ID-Register)
- [VNCR_EL2: Virtual Nested Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VNCR-EL2--Virtual-Nested-Control-Register)
- [VPIDR_EL2: Virtualization Processor ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VPIDR-EL2--Virtualization-Processor-ID-Register)
- [VSESR_EL2: Virtual SError Exception Syndrome Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VSESR-EL2--Virtual-SError-Exception-Syndrome-Register)
- [VSTCR_EL2: Virtualization Secure Translation Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VSTCR-EL2--Virtualization-Secure-Translation-Control-Register)
- [VSTTBR_EL2: Virtualization Secure Translation Table Base Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VSTTBR-EL2--Virtualization-Secure-Translation-Table-Base-Register)
- [VTCR_EL2: Virtualization Translation Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VTCR-EL2--Virtualization-Translation-Control-Register)
- [VTTBR_EL2: Virtualization Translation Table Base Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VTTBR-EL2--Virtualization-Translation-Table-Base-Register)
- [ZCR_EL1: SVE Control Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ZCR-EL1--SVE-Control-Register--EL1-)
- [ZCR_EL2: SVE Control Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ZCR-EL2--SVE-Control-Register--EL2-)
- [ZCR_EL3: SVE Control Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ZCR-EL3--SVE-Control-Register--EL3-)
