// Seed: 284549747
module module_0 (
    input tri id_0,
    input wor id_1,
    output uwire id_2,
    input wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri1 id_6
    , id_10,
    input tri1 id_7,
    input uwire id_8
);
  tri id_11 = -1;
  assign id_11 = id_1;
  assign module_1.id_3 = 0;
  wire  id_12 = "" ? id_0 : id_6;
  logic id_13;
  ;
  assign id_10 = "" - -1;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input tri id_2,
    input wand id_3,
    input tri0 id_4,
    input tri0 id_5
);
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_3,
      id_0,
      id_3,
      id_4,
      id_4,
      id_2
  );
endmodule
