# FPGA oscilloscope

<h2><a href="https://github.com/mkostandin/fpga-oscilloscope/tree/main/fifo%20version">FIFO Version</a></h2>
Uses two clocks. Clock domain crossing. No trigger.

<h2><a href="https://github.com/mkostandin/fpga-oscilloscope/tree/main/ram%20version">Dual-port RAM Version</a></h2>
RAM-Based Design
<h2><a href="https://github.com/mkostandin/fpga-oscilloscope/tree/main/adding%20trigger">Adding Trigger</a></h2>
Trigger Mechanism
<h2><a href="https://github.com/mkostandin/fpga-oscilloscope/tree/main/adding%20features">Adding Features</a></h2>
More functionality
