<stg><name>writeSamplesToRAM</name>


<trans_list>

<trans id="224" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="12" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %samples_buffer_out, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %samples_buffer_out, void @empty_43, i32 0, i32 0, void @empty_39, i32 4294967295, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="64">
<![CDATA[
:2 %sample_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="20" op_0_bw="64">
<![CDATA[
:3 %sample_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %sample_sample_V_addr_1 = getelementptr i12 %sample_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %sample_sample_V_addr_2 = getelementptr i12 %sample_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %sample_sample_V_addr_3 = getelementptr i12 %sample_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %sample_sample_V_addr_4 = getelementptr i12 %sample_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %sample_sample_V_addr_5 = getelementptr i12 %sample_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %sample_sample_V_addr_6 = getelementptr i12 %sample_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %sample_sample_V_addr_7 = getelementptr i12 %sample_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %sample_sample_V_addr_8 = getelementptr i12 %sample_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_8"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %sample_sample_V_addr_9 = getelementptr i12 %sample_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_9"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %sample_sample_V_addr_10 = getelementptr i12 %sample_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_10"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %sample_sample_V_addr_11 = getelementptr i12 %sample_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_11"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %sample_sample_V_addr_12 = getelementptr i12 %sample_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_12"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %sample_timestamp_V_addr_1 = getelementptr i20 %sample_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %sample_timestamp_V_addr_2 = getelementptr i20 %sample_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %sample_timestamp_V_addr_3 = getelementptr i20 %sample_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %sample_timestamp_V_addr_4 = getelementptr i20 %sample_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %sample_timestamp_V_addr_5 = getelementptr i20 %sample_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %sample_timestamp_V_addr_6 = getelementptr i20 %sample_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %sample_timestamp_V_addr_7 = getelementptr i20 %sample_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %sample_timestamp_V_addr_8 = getelementptr i20 %sample_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %sample_timestamp_V_addr_9 = getelementptr i20 %sample_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %sample_timestamp_V_addr_10 = getelementptr i20 %sample_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %sample_timestamp_V_addr_11 = getelementptr i20 %sample_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %sample_timestamp_V_addr_12 = getelementptr i20 %sample_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5">
<![CDATA[
:28 %sliding_window_front_ptr_load = load i5 %sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="sliding_window_front_ptr_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="5">
<![CDATA[
:29 %sliding_window_front_ptr_load_cast = sext i5 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="sliding_window_front_ptr_load_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5">
<![CDATA[
:30 %sliding_window_back_ptr_load = load i5 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="sliding_window_back_ptr_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:31 %br_ln154 = br void

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %idx = phi i10 %add_ln158, void, i10 0, void

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %i = phi i5 %i_1, void, i5 9, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="5">
<![CDATA[
:2 %sext_ln154 = sext i5 %i

]]></Node>
<StgValue><ssdm name="sext_ln154"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln154 = br i1 %tmp, void %.split3, void

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:0 %specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln154"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split3:1 %sub_i = sub i6 %sliding_window_front_ptr_load_cast, i6 %sext_ln154

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="6">
<![CDATA[
.split3:2 %empty = trunc i6 %sub_i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split3:3 %cmp_i = icmp_slt  i6 %sub_i, i6 54

]]></Node>
<StgValue><ssdm name="cmp_i"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.split3:4 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %sub_i, i32 5

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split3:5 %add_i = add i4 %empty, i4 10

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="5">
<![CDATA[
.split3:6 %trunc_ln161 = trunc i5 %sliding_window_back_ptr_load

]]></Node>
<StgValue><ssdm name="trunc_ln161"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split3:7 %empty_127 = select i1 %tmp_1, i4 %add_i, i4 %empty

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split3:8 %empty_128 = select i1 %cmp_i, i4 %trunc_ln161, i4 %empty_127

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.split3:9 %tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_128, i3 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="7">
<![CDATA[
.split3:10 %zext_ln158 = zext i7 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.split3:11 %br_ln158 = br void %_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0">
<![CDATA[
:0 %ret_ln177 = ret

]]></Node>
<StgValue><ssdm name="ret_ln177"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:0 %idx_1 = phi i10 %add_ln158_2, void, i10 %idx, void %.split3

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:1 %j = phi i4 %add_ln158_1, void, i4 0, void %.split3

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:2 %add_ln158_1 = add i4 %j, i4 1

]]></Node>
<StgValue><ssdm name="add_ln158_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:3 %zext_ln161 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:4 %add_ln161 = add i8 %zext_ln158, i8 %zext_ln161

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:5 %zext_ln161_1 = zext i8 %add_ln161

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="8">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:6 %trunc_ln161_1 = trunc i8 %add_ln161

]]></Node>
<StgValue><ssdm name="trunc_ln161_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:7 %p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln161_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:8 %p_shl1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln161, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:9 %sub_ln161 = sub i10 %p_shl_cast, i10 %p_shl1_cast

]]></Node>
<StgValue><ssdm name="sub_ln161"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:10 %zext_ln161_2 = zext i10 %sub_ln161

]]></Node>
<StgValue><ssdm name="zext_ln161_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:11 %add_ln161_1 = add i10 %sub_ln161, i10 11

]]></Node>
<StgValue><ssdm name="add_ln161_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:12 %zext_ln161_3 = zext i10 %add_ln161_1

]]></Node>
<StgValue><ssdm name="zext_ln161_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:13 %sliding_window_buffer_samples_sample_V_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:14 %add_ln161_2 = add i10 %sub_ln161, i10 10

]]></Node>
<StgValue><ssdm name="add_ln161_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:15 %zext_ln161_4 = zext i10 %add_ln161_2

]]></Node>
<StgValue><ssdm name="zext_ln161_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:16 %sliding_window_buffer_samples_sample_V_addr_1 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:17 %add_ln161_3 = add i10 %sub_ln161, i10 9

]]></Node>
<StgValue><ssdm name="add_ln161_3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:18 %zext_ln161_5 = zext i10 %add_ln161_3

]]></Node>
<StgValue><ssdm name="zext_ln161_5"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:19 %sliding_window_buffer_samples_sample_V_addr_2 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:20 %add_ln161_4 = add i10 %sub_ln161, i10 8

]]></Node>
<StgValue><ssdm name="add_ln161_4"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:21 %zext_ln161_6 = zext i10 %add_ln161_4

]]></Node>
<StgValue><ssdm name="zext_ln161_6"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:22 %sliding_window_buffer_samples_sample_V_addr_3 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:23 %add_ln161_5 = add i10 %sub_ln161, i10 7

]]></Node>
<StgValue><ssdm name="add_ln161_5"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:24 %zext_ln161_7 = zext i10 %add_ln161_5

]]></Node>
<StgValue><ssdm name="zext_ln161_7"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:25 %sliding_window_buffer_samples_sample_V_addr_4 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_4"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:26 %add_ln161_6 = add i10 %sub_ln161, i10 6

]]></Node>
<StgValue><ssdm name="add_ln161_6"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:27 %zext_ln161_8 = zext i10 %add_ln161_6

]]></Node>
<StgValue><ssdm name="zext_ln161_8"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:28 %sliding_window_buffer_samples_sample_V_addr_5 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_5"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:29 %add_ln161_7 = add i10 %sub_ln161, i10 5

]]></Node>
<StgValue><ssdm name="add_ln161_7"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:30 %zext_ln161_9 = zext i10 %add_ln161_7

]]></Node>
<StgValue><ssdm name="zext_ln161_9"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:31 %sliding_window_buffer_samples_sample_V_addr_6 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_6"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:32 %add_ln161_8 = add i10 %sub_ln161, i10 4

]]></Node>
<StgValue><ssdm name="add_ln161_8"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:33 %zext_ln161_10 = zext i10 %add_ln161_8

]]></Node>
<StgValue><ssdm name="zext_ln161_10"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:34 %sliding_window_buffer_samples_sample_V_addr_7 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_10

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_7"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:35 %or_ln161 = or i10 %sub_ln161, i10 3

]]></Node>
<StgValue><ssdm name="or_ln161"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:36 %zext_ln161_11 = zext i10 %or_ln161

]]></Node>
<StgValue><ssdm name="zext_ln161_11"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:37 %sliding_window_buffer_samples_sample_V_addr_8 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_11

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_8"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:38 %or_ln161_1 = or i10 %sub_ln161, i10 2

]]></Node>
<StgValue><ssdm name="or_ln161_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:39 %zext_ln161_12 = zext i10 %or_ln161_1

]]></Node>
<StgValue><ssdm name="zext_ln161_12"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:40 %sliding_window_buffer_samples_sample_V_addr_9 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_12

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_9"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:41 %or_ln161_2 = or i10 %sub_ln161, i10 1

]]></Node>
<StgValue><ssdm name="or_ln161_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:42 %zext_ln161_13 = zext i10 %or_ln161_2

]]></Node>
<StgValue><ssdm name="zext_ln161_13"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:43 %sliding_window_buffer_samples_sample_V_addr_10 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_13

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_10"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:44 %sliding_window_buffer_samples_sample_V_addr_11 = getelementptr i12 %sliding_window_buffer_samples_sample_V, i64 0, i64 %zext_ln161_2

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_addr_11"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:45 %sliding_window_buffer_samples_timestamp_V_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:46 %sliding_window_buffer_samples_timestamp_V_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_addr"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:47 %sliding_window_buffer_samples_timestamp_V_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_10, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_addr"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:48 %sliding_window_buffer_samples_timestamp_V_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_11, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:49 %sliding_window_buffer_samples_timestamp_V_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_addr"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:50 %sliding_window_buffer_samples_timestamp_V_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_addr"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:51 %sliding_window_buffer_samples_timestamp_V_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_addr"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:52 %sliding_window_buffer_samples_timestamp_V_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_addr"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:53 %sliding_window_buffer_samples_timestamp_V_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_addr"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:54 %sliding_window_buffer_samples_timestamp_V_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_addr"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:55 %sliding_window_buffer_samples_timestamp_V_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_addr"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:56 %sliding_window_buffer_samples_timestamp_V_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_addr"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:57 %icmp_ln158 = icmp_eq  i4 %j, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:58 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit:59 %br_ln158 = br i1 %icmp_ln158, void %_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split, void

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:11 %sliding_window_buffer_samples_timestamp_V_1_load = load i7 %sliding_window_buffer_samples_timestamp_V_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:12 %sliding_window_buffer_samples_timestamp_V_0_load = load i7 %sliding_window_buffer_samples_timestamp_V_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:13 %sliding_window_buffer_samples_sample_V_load = load i10 %sliding_window_buffer_samples_sample_V_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:14 %sliding_window_buffer_samples_sample_V_load_1 = load i10 %sliding_window_buffer_samples_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %add_ln158 = add i10 %idx, i10 96

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %i_1 = add i5 %i, i5 31

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="131" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:9 %sliding_window_buffer_samples_timestamp_V_3_load = load i7 %sliding_window_buffer_samples_timestamp_V_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_load"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:10 %sliding_window_buffer_samples_timestamp_V_2_load = load i7 %sliding_window_buffer_samples_timestamp_V_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:11 %sliding_window_buffer_samples_timestamp_V_1_load = load i7 %sliding_window_buffer_samples_timestamp_V_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_load"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:12 %sliding_window_buffer_samples_timestamp_V_0_load = load i7 %sliding_window_buffer_samples_timestamp_V_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_load"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:13 %sliding_window_buffer_samples_sample_V_load = load i10 %sliding_window_buffer_samples_sample_V_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:14 %sliding_window_buffer_samples_sample_V_load_1 = load i10 %sliding_window_buffer_samples_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_1"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:15 %sliding_window_buffer_samples_sample_V_load_2 = load i10 %sliding_window_buffer_samples_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_2"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:16 %sliding_window_buffer_samples_sample_V_load_3 = load i10 %sliding_window_buffer_samples_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_3"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:35 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_1, i4 %sample_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:36 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load, i4 %sample_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:37 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_0_load, i4 %sample_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:38 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_1_load, i4 %sample_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="143" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:7 %sliding_window_buffer_samples_timestamp_V_5_load = load i7 %sliding_window_buffer_samples_timestamp_V_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_load"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:8 %sliding_window_buffer_samples_timestamp_V_4_load = load i7 %sliding_window_buffer_samples_timestamp_V_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_load"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:9 %sliding_window_buffer_samples_timestamp_V_3_load = load i7 %sliding_window_buffer_samples_timestamp_V_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_load"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:10 %sliding_window_buffer_samples_timestamp_V_2_load = load i7 %sliding_window_buffer_samples_timestamp_V_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_load"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:15 %sliding_window_buffer_samples_sample_V_load_2 = load i10 %sliding_window_buffer_samples_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_2"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:16 %sliding_window_buffer_samples_sample_V_load_3 = load i10 %sliding_window_buffer_samples_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_3"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:17 %sliding_window_buffer_samples_sample_V_load_4 = load i10 %sliding_window_buffer_samples_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_4"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:18 %sliding_window_buffer_samples_sample_V_load_5 = load i10 %sliding_window_buffer_samples_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_5"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:33 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_3, i4 %sample_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:34 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_2, i4 %sample_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:39 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_2_load, i4 %sample_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:40 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_3_load, i4 %sample_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="155" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:5 %sliding_window_buffer_samples_timestamp_V_7_load = load i7 %sliding_window_buffer_samples_timestamp_V_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_load"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:6 %sliding_window_buffer_samples_timestamp_V_6_load = load i7 %sliding_window_buffer_samples_timestamp_V_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_load"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:7 %sliding_window_buffer_samples_timestamp_V_5_load = load i7 %sliding_window_buffer_samples_timestamp_V_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_load"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:8 %sliding_window_buffer_samples_timestamp_V_4_load = load i7 %sliding_window_buffer_samples_timestamp_V_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_load"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:17 %sliding_window_buffer_samples_sample_V_load_4 = load i10 %sliding_window_buffer_samples_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_4"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:18 %sliding_window_buffer_samples_sample_V_load_5 = load i10 %sliding_window_buffer_samples_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_5"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:19 %sliding_window_buffer_samples_sample_V_load_6 = load i10 %sliding_window_buffer_samples_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_6"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:20 %sliding_window_buffer_samples_sample_V_load_7 = load i10 %sliding_window_buffer_samples_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_7"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:31 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_5, i4 %sample_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:32 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_4, i4 %sample_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:41 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_4_load, i4 %sample_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:42 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_5_load, i4 %sample_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="167" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:3 %sliding_window_buffer_samples_timestamp_V_9_load = load i7 %sliding_window_buffer_samples_timestamp_V_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_load"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:4 %sliding_window_buffer_samples_timestamp_V_8_load = load i7 %sliding_window_buffer_samples_timestamp_V_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_load"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:5 %sliding_window_buffer_samples_timestamp_V_7_load = load i7 %sliding_window_buffer_samples_timestamp_V_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_load"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:6 %sliding_window_buffer_samples_timestamp_V_6_load = load i7 %sliding_window_buffer_samples_timestamp_V_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_load"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:19 %sliding_window_buffer_samples_sample_V_load_6 = load i10 %sliding_window_buffer_samples_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_6"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:20 %sliding_window_buffer_samples_sample_V_load_7 = load i10 %sliding_window_buffer_samples_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_7"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:21 %sliding_window_buffer_samples_sample_V_load_8 = load i10 %sliding_window_buffer_samples_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_8"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:22 %sliding_window_buffer_samples_sample_V_load_9 = load i10 %sliding_window_buffer_samples_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_9"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:29 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_7, i4 %sample_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:30 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_6, i4 %sample_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:43 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_6_load, i4 %sample_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:44 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_7_load, i4 %sample_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="179" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:1 %sliding_window_buffer_samples_timestamp_V_11_load = load i7 %sliding_window_buffer_samples_timestamp_V_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_load"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:2 %sliding_window_buffer_samples_timestamp_V_10_load = load i7 %sliding_window_buffer_samples_timestamp_V_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_load"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:3 %sliding_window_buffer_samples_timestamp_V_9_load = load i7 %sliding_window_buffer_samples_timestamp_V_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_load"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:4 %sliding_window_buffer_samples_timestamp_V_8_load = load i7 %sliding_window_buffer_samples_timestamp_V_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_load"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:21 %sliding_window_buffer_samples_sample_V_load_8 = load i10 %sliding_window_buffer_samples_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_8"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:22 %sliding_window_buffer_samples_sample_V_load_9 = load i10 %sliding_window_buffer_samples_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_9"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:23 %sliding_window_buffer_samples_sample_V_load_10 = load i10 %sliding_window_buffer_samples_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_10"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:24 %sliding_window_buffer_samples_sample_V_load_11 = load i10 %sliding_window_buffer_samples_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_11"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:27 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_9, i4 %sample_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:28 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_8, i4 %sample_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:45 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_8_load, i4 %sample_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:46 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_9_load, i4 %sample_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:0 %specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln161"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:1 %sliding_window_buffer_samples_timestamp_V_11_load = load i7 %sliding_window_buffer_samples_timestamp_V_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11_load"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="20" op_0_bw="7">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:2 %sliding_window_buffer_samples_timestamp_V_10_load = load i7 %sliding_window_buffer_samples_timestamp_V_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10_load"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:23 %sliding_window_buffer_samples_sample_V_load_10 = load i10 %sliding_window_buffer_samples_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_10"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="10">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:24 %sliding_window_buffer_samples_sample_V_load_11 = load i10 %sliding_window_buffer_samples_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_load_11"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:25 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_11, i4 %sample_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:26 %store_ln161 = store i12 %sliding_window_buffer_samples_sample_V_load_10, i4 %sample_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:47 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_10_load, i4 %sample_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:48 %store_ln161 = store i20 %sliding_window_buffer_samples_timestamp_V_11_load, i4 %sample_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split:49 %br_ln164 = br void

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %idx_2 = phi i10 %add_ln172, void %.split, i10 %idx_1, void %_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split

]]></Node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1 %k = phi i4 %add_ln164, void %.split, i4 0, void %_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit.split

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln164 = add i4 %k, i4 1

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="4">
<![CDATA[
:3 %k_cast = zext i4 %k

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %icmp_ln164 = icmp_eq  i4 %k, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln164 = br i1 %icmp_ln164, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %sample_timestamp_V_addr = getelementptr i20 %sample_timestamp_V, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="20" op_0_bw="4">
<![CDATA[
.split:2 %timestamp_V = load i4 %sample_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="timestamp_V"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %sample_sample_V_addr = getelementptr i12 %sample_sample_V, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="4">
<![CDATA[
.split:4 %data_V = load i4 %sample_sample_V_addr

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="20" op_0_bw="4">
<![CDATA[
.split:2 %timestamp_V = load i4 %sample_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="timestamp_V"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="4">
<![CDATA[
.split:4 %data_V = load i4 %sample_sample_V_addr

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.split:5 %item = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %timestamp_V, i12 %data_V

]]></Node>
<StgValue><ssdm name="item"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:6 %add_ln172 = add i10 %idx_2, i10 1

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="10">
<![CDATA[
.split:7 %zext_ln172 = zext i10 %add_ln172

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %samples_buffer_out_addr = getelementptr i32 %samples_buffer_out, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="samples_buffer_out_addr"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split:9 %store_ln172 = store i32 %item, i10 %samples_buffer_out_addr

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.split:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="222" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %add_ln158_2 = add i10 %idx_1, i10 12

]]></Node>
<StgValue><ssdm name="add_ln158_2"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %_ZN12CyclicBufferI12SamplePeriodILi8EELi10EEixEi.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="244" name="samples_buffer_out" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="samples_buffer_out"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="245" name="sliding_window_front_ptr_s" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sliding_window_front_ptr_s"/></StgValue>
</port>
<port id="246" name="sliding_window_back_ptr_s" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sliding_window_back_ptr_s"/></StgValue>
</port>
<port id="247" name="sliding_window_buffer_samples_timestamp_V_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="248" name="sliding_window_buffer_samples_timestamp_V_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="249" name="sliding_window_buffer_samples_timestamp_V_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="250" name="sliding_window_buffer_samples_timestamp_V_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="251" name="sliding_window_buffer_samples_timestamp_V_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="252" name="sliding_window_buffer_samples_timestamp_V_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="253" name="sliding_window_buffer_samples_timestamp_V_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="254" name="sliding_window_buffer_samples_timestamp_V_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="255" name="sliding_window_buffer_samples_timestamp_V_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="256" name="sliding_window_buffer_samples_timestamp_V_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="257" name="sliding_window_buffer_samples_timestamp_V_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="258" name="sliding_window_buffer_samples_timestamp_V_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="259" name="sliding_window_buffer_samples_sample_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="261" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="260" toId="13">
</dataflow>
<dataflow id="262" from="samples_buffer_out" to="specmemcore_ln0" fromId="244" toId="13">
</dataflow>
<dataflow id="264" from="StgValue_263" to="specmemcore_ln0" fromId="263" toId="13">
</dataflow>
<dataflow id="266" from="StgValue_265" to="specmemcore_ln0" fromId="265" toId="13">
</dataflow>
<dataflow id="268" from="StgValue_267" to="specmemcore_ln0" fromId="267" toId="13">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="269" toId="14">
</dataflow>
<dataflow id="271" from="samples_buffer_out" to="specinterface_ln0" fromId="244" toId="14">
</dataflow>
<dataflow id="273" from="empty_43" to="specinterface_ln0" fromId="272" toId="14">
</dataflow>
<dataflow id="275" from="StgValue_274" to="specinterface_ln0" fromId="274" toId="14">
</dataflow>
<dataflow id="276" from="StgValue_274" to="specinterface_ln0" fromId="274" toId="14">
</dataflow>
<dataflow id="278" from="empty_39" to="specinterface_ln0" fromId="277" toId="14">
</dataflow>
<dataflow id="280" from="StgValue_279" to="specinterface_ln0" fromId="279" toId="14">
</dataflow>
<dataflow id="281" from="StgValue_274" to="specinterface_ln0" fromId="274" toId="14">
</dataflow>
<dataflow id="282" from="empty_39" to="specinterface_ln0" fromId="277" toId="14">
</dataflow>
<dataflow id="283" from="empty_39" to="specinterface_ln0" fromId="277" toId="14">
</dataflow>
<dataflow id="284" from="empty_39" to="specinterface_ln0" fromId="277" toId="14">
</dataflow>
<dataflow id="285" from="StgValue_274" to="specinterface_ln0" fromId="274" toId="14">
</dataflow>
<dataflow id="286" from="StgValue_274" to="specinterface_ln0" fromId="274" toId="14">
</dataflow>
<dataflow id="287" from="StgValue_274" to="specinterface_ln0" fromId="274" toId="14">
</dataflow>
<dataflow id="288" from="StgValue_274" to="specinterface_ln0" fromId="274" toId="14">
</dataflow>
<dataflow id="289" from="empty_39" to="specinterface_ln0" fromId="277" toId="14">
</dataflow>
<dataflow id="290" from="empty_39" to="specinterface_ln0" fromId="277" toId="14">
</dataflow>
<dataflow id="292" from="StgValue_291" to="sample_sample_V" fromId="291" toId="15">
</dataflow>
<dataflow id="293" from="StgValue_291" to="sample_timestamp_V" fromId="291" toId="16">
</dataflow>
<dataflow id="294" from="sample_sample_V" to="sample_sample_V_addr_1" fromId="15" toId="17">
</dataflow>
<dataflow id="296" from="StgValue_295" to="sample_sample_V_addr_1" fromId="295" toId="17">
</dataflow>
<dataflow id="297" from="StgValue_295" to="sample_sample_V_addr_1" fromId="295" toId="17">
</dataflow>
<dataflow id="298" from="sample_sample_V" to="sample_sample_V_addr_2" fromId="15" toId="18">
</dataflow>
<dataflow id="299" from="StgValue_295" to="sample_sample_V_addr_2" fromId="295" toId="18">
</dataflow>
<dataflow id="300" from="StgValue_291" to="sample_sample_V_addr_2" fromId="291" toId="18">
</dataflow>
<dataflow id="301" from="sample_sample_V" to="sample_sample_V_addr_3" fromId="15" toId="19">
</dataflow>
<dataflow id="302" from="StgValue_295" to="sample_sample_V_addr_3" fromId="295" toId="19">
</dataflow>
<dataflow id="304" from="StgValue_303" to="sample_sample_V_addr_3" fromId="303" toId="19">
</dataflow>
<dataflow id="305" from="sample_sample_V" to="sample_sample_V_addr_4" fromId="15" toId="20">
</dataflow>
<dataflow id="306" from="StgValue_295" to="sample_sample_V_addr_4" fromId="295" toId="20">
</dataflow>
<dataflow id="308" from="StgValue_307" to="sample_sample_V_addr_4" fromId="307" toId="20">
</dataflow>
<dataflow id="309" from="sample_sample_V" to="sample_sample_V_addr_5" fromId="15" toId="21">
</dataflow>
<dataflow id="310" from="StgValue_295" to="sample_sample_V_addr_5" fromId="295" toId="21">
</dataflow>
<dataflow id="312" from="StgValue_311" to="sample_sample_V_addr_5" fromId="311" toId="21">
</dataflow>
<dataflow id="313" from="sample_sample_V" to="sample_sample_V_addr_6" fromId="15" toId="22">
</dataflow>
<dataflow id="314" from="StgValue_295" to="sample_sample_V_addr_6" fromId="295" toId="22">
</dataflow>
<dataflow id="316" from="StgValue_315" to="sample_sample_V_addr_6" fromId="315" toId="22">
</dataflow>
<dataflow id="317" from="sample_sample_V" to="sample_sample_V_addr_7" fromId="15" toId="23">
</dataflow>
<dataflow id="318" from="StgValue_295" to="sample_sample_V_addr_7" fromId="295" toId="23">
</dataflow>
<dataflow id="320" from="StgValue_319" to="sample_sample_V_addr_7" fromId="319" toId="23">
</dataflow>
<dataflow id="321" from="sample_sample_V" to="sample_sample_V_addr_8" fromId="15" toId="24">
</dataflow>
<dataflow id="322" from="StgValue_295" to="sample_sample_V_addr_8" fromId="295" toId="24">
</dataflow>
<dataflow id="324" from="StgValue_323" to="sample_sample_V_addr_8" fromId="323" toId="24">
</dataflow>
<dataflow id="325" from="sample_sample_V" to="sample_sample_V_addr_9" fromId="15" toId="25">
</dataflow>
<dataflow id="326" from="StgValue_295" to="sample_sample_V_addr_9" fromId="295" toId="25">
</dataflow>
<dataflow id="328" from="StgValue_327" to="sample_sample_V_addr_9" fromId="327" toId="25">
</dataflow>
<dataflow id="329" from="sample_sample_V" to="sample_sample_V_addr_10" fromId="15" toId="26">
</dataflow>
<dataflow id="330" from="StgValue_295" to="sample_sample_V_addr_10" fromId="295" toId="26">
</dataflow>
<dataflow id="332" from="StgValue_331" to="sample_sample_V_addr_10" fromId="331" toId="26">
</dataflow>
<dataflow id="333" from="sample_sample_V" to="sample_sample_V_addr_11" fromId="15" toId="27">
</dataflow>
<dataflow id="334" from="StgValue_295" to="sample_sample_V_addr_11" fromId="295" toId="27">
</dataflow>
<dataflow id="336" from="StgValue_335" to="sample_sample_V_addr_11" fromId="335" toId="27">
</dataflow>
<dataflow id="337" from="sample_sample_V" to="sample_sample_V_addr_12" fromId="15" toId="28">
</dataflow>
<dataflow id="338" from="StgValue_295" to="sample_sample_V_addr_12" fromId="295" toId="28">
</dataflow>
<dataflow id="340" from="StgValue_339" to="sample_sample_V_addr_12" fromId="339" toId="28">
</dataflow>
<dataflow id="341" from="sample_timestamp_V" to="sample_timestamp_V_addr_1" fromId="16" toId="29">
</dataflow>
<dataflow id="342" from="StgValue_295" to="sample_timestamp_V_addr_1" fromId="295" toId="29">
</dataflow>
<dataflow id="343" from="StgValue_295" to="sample_timestamp_V_addr_1" fromId="295" toId="29">
</dataflow>
<dataflow id="344" from="sample_timestamp_V" to="sample_timestamp_V_addr_2" fromId="16" toId="30">
</dataflow>
<dataflow id="345" from="StgValue_295" to="sample_timestamp_V_addr_2" fromId="295" toId="30">
</dataflow>
<dataflow id="346" from="StgValue_291" to="sample_timestamp_V_addr_2" fromId="291" toId="30">
</dataflow>
<dataflow id="347" from="sample_timestamp_V" to="sample_timestamp_V_addr_3" fromId="16" toId="31">
</dataflow>
<dataflow id="348" from="StgValue_295" to="sample_timestamp_V_addr_3" fromId="295" toId="31">
</dataflow>
<dataflow id="349" from="StgValue_303" to="sample_timestamp_V_addr_3" fromId="303" toId="31">
</dataflow>
<dataflow id="350" from="sample_timestamp_V" to="sample_timestamp_V_addr_4" fromId="16" toId="32">
</dataflow>
<dataflow id="351" from="StgValue_295" to="sample_timestamp_V_addr_4" fromId="295" toId="32">
</dataflow>
<dataflow id="352" from="StgValue_307" to="sample_timestamp_V_addr_4" fromId="307" toId="32">
</dataflow>
<dataflow id="353" from="sample_timestamp_V" to="sample_timestamp_V_addr_5" fromId="16" toId="33">
</dataflow>
<dataflow id="354" from="StgValue_295" to="sample_timestamp_V_addr_5" fromId="295" toId="33">
</dataflow>
<dataflow id="355" from="StgValue_311" to="sample_timestamp_V_addr_5" fromId="311" toId="33">
</dataflow>
<dataflow id="356" from="sample_timestamp_V" to="sample_timestamp_V_addr_6" fromId="16" toId="34">
</dataflow>
<dataflow id="357" from="StgValue_295" to="sample_timestamp_V_addr_6" fromId="295" toId="34">
</dataflow>
<dataflow id="358" from="StgValue_315" to="sample_timestamp_V_addr_6" fromId="315" toId="34">
</dataflow>
<dataflow id="359" from="sample_timestamp_V" to="sample_timestamp_V_addr_7" fromId="16" toId="35">
</dataflow>
<dataflow id="360" from="StgValue_295" to="sample_timestamp_V_addr_7" fromId="295" toId="35">
</dataflow>
<dataflow id="361" from="StgValue_319" to="sample_timestamp_V_addr_7" fromId="319" toId="35">
</dataflow>
<dataflow id="362" from="sample_timestamp_V" to="sample_timestamp_V_addr_8" fromId="16" toId="36">
</dataflow>
<dataflow id="363" from="StgValue_295" to="sample_timestamp_V_addr_8" fromId="295" toId="36">
</dataflow>
<dataflow id="364" from="StgValue_323" to="sample_timestamp_V_addr_8" fromId="323" toId="36">
</dataflow>
<dataflow id="365" from="sample_timestamp_V" to="sample_timestamp_V_addr_9" fromId="16" toId="37">
</dataflow>
<dataflow id="366" from="StgValue_295" to="sample_timestamp_V_addr_9" fromId="295" toId="37">
</dataflow>
<dataflow id="367" from="StgValue_327" to="sample_timestamp_V_addr_9" fromId="327" toId="37">
</dataflow>
<dataflow id="368" from="sample_timestamp_V" to="sample_timestamp_V_addr_10" fromId="16" toId="38">
</dataflow>
<dataflow id="369" from="StgValue_295" to="sample_timestamp_V_addr_10" fromId="295" toId="38">
</dataflow>
<dataflow id="370" from="StgValue_331" to="sample_timestamp_V_addr_10" fromId="331" toId="38">
</dataflow>
<dataflow id="371" from="sample_timestamp_V" to="sample_timestamp_V_addr_11" fromId="16" toId="39">
</dataflow>
<dataflow id="372" from="StgValue_295" to="sample_timestamp_V_addr_11" fromId="295" toId="39">
</dataflow>
<dataflow id="373" from="StgValue_335" to="sample_timestamp_V_addr_11" fromId="335" toId="39">
</dataflow>
<dataflow id="374" from="sample_timestamp_V" to="sample_timestamp_V_addr_12" fromId="16" toId="40">
</dataflow>
<dataflow id="375" from="StgValue_295" to="sample_timestamp_V_addr_12" fromId="295" toId="40">
</dataflow>
<dataflow id="376" from="StgValue_339" to="sample_timestamp_V_addr_12" fromId="339" toId="40">
</dataflow>
<dataflow id="377" from="sliding_window_front_ptr_s" to="sliding_window_front_ptr_load" fromId="245" toId="41">
</dataflow>
<dataflow id="378" from="sliding_window_front_ptr_load" to="sliding_window_front_ptr_load_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="379" from="sliding_window_back_ptr_s" to="sliding_window_back_ptr_load" fromId="246" toId="43">
</dataflow>
<dataflow id="380" from="add_ln158" to="idx" fromId="128" toId="45">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="381" from="br_ln0" to="idx" fromId="130" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="383" from="StgValue_382" to="idx" fromId="382" toId="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="384" from="br_ln154" to="idx" fromId="44" toId="45">
</dataflow>
<dataflow id="385" from="i_1" to="i" fromId="129" toId="46">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="386" from="br_ln0" to="i" fromId="130" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="388" from="StgValue_387" to="i" fromId="387" toId="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="389" from="br_ln154" to="i" fromId="44" toId="46">
</dataflow>
<dataflow id="390" from="i" to="sext_ln154" fromId="46" toId="47">
</dataflow>
<dataflow id="392" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="391" toId="48">
</dataflow>
<dataflow id="393" from="i" to="tmp" fromId="46" toId="48">
</dataflow>
<dataflow id="395" from="StgValue_394" to="tmp" fromId="394" toId="48">
</dataflow>
<dataflow id="397" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="396" toId="49">
</dataflow>
<dataflow id="398" from="StgValue_335" to="speclooptripcount_ln0" fromId="335" toId="49">
</dataflow>
<dataflow id="399" from="StgValue_335" to="speclooptripcount_ln0" fromId="335" toId="49">
</dataflow>
<dataflow id="400" from="StgValue_335" to="speclooptripcount_ln0" fromId="335" toId="49">
</dataflow>
<dataflow id="401" from="tmp" to="br_ln154" fromId="48" toId="50">
</dataflow>
<dataflow id="403" from="_ssdm_op_SpecLoopName" to="specloopname_ln154" fromId="402" toId="51">
</dataflow>
<dataflow id="405" from="empty_15" to="specloopname_ln154" fromId="404" toId="51">
</dataflow>
<dataflow id="406" from="sliding_window_front_ptr_load_cast" to="sub_i" fromId="42" toId="52">
</dataflow>
<dataflow id="407" from="sext_ln154" to="sub_i" fromId="47" toId="52">
</dataflow>
<dataflow id="408" from="sub_i" to="empty" fromId="52" toId="53">
</dataflow>
<dataflow id="409" from="sub_i" to="cmp_i" fromId="52" toId="54">
</dataflow>
<dataflow id="411" from="StgValue_410" to="cmp_i" fromId="410" toId="54">
</dataflow>
<dataflow id="413" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp_1" fromId="412" toId="55">
</dataflow>
<dataflow id="414" from="sub_i" to="tmp_1" fromId="52" toId="55">
</dataflow>
<dataflow id="416" from="StgValue_415" to="tmp_1" fromId="415" toId="55">
</dataflow>
<dataflow id="417" from="empty" to="add_i" fromId="53" toId="56">
</dataflow>
<dataflow id="419" from="StgValue_418" to="add_i" fromId="418" toId="56">
</dataflow>
<dataflow id="420" from="sliding_window_back_ptr_load" to="trunc_ln161" fromId="43" toId="57">
</dataflow>
<dataflow id="421" from="tmp_1" to="empty_127" fromId="55" toId="58">
</dataflow>
<dataflow id="422" from="add_i" to="empty_127" fromId="56" toId="58">
</dataflow>
<dataflow id="423" from="empty" to="empty_127" fromId="53" toId="58">
</dataflow>
<dataflow id="424" from="cmp_i" to="empty_128" fromId="54" toId="59">
</dataflow>
<dataflow id="425" from="trunc_ln161" to="empty_128" fromId="57" toId="59">
</dataflow>
<dataflow id="426" from="empty_127" to="empty_128" fromId="58" toId="59">
</dataflow>
<dataflow id="428" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_2" fromId="427" toId="60">
</dataflow>
<dataflow id="429" from="empty_128" to="tmp_2" fromId="59" toId="60">
</dataflow>
<dataflow id="431" from="StgValue_430" to="tmp_2" fromId="430" toId="60">
</dataflow>
<dataflow id="432" from="tmp_2" to="zext_ln158" fromId="60" toId="61">
</dataflow>
<dataflow id="433" from="add_ln158_2" to="idx_1" fromId="222" toId="64">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="434" from="br_ln0" to="idx_1" fromId="223" toId="64">
<BackEdge/>
</dataflow>
<dataflow id="435" from="idx" to="idx_1" fromId="45" toId="64">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="436" from="br_ln158" to="idx_1" fromId="62" toId="64">
</dataflow>
<dataflow id="437" from="add_ln158_1" to="j" fromId="66" toId="65">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="438" from="br_ln0" to="j" fromId="223" toId="65">
<BackEdge/>
</dataflow>
<dataflow id="440" from="StgValue_439" to="j" fromId="439" toId="65">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="441" from="br_ln158" to="j" fromId="62" toId="65">
</dataflow>
<dataflow id="442" from="j" to="add_ln158_1" fromId="65" toId="66">
</dataflow>
<dataflow id="444" from="StgValue_443" to="add_ln158_1" fromId="443" toId="66">
</dataflow>
<dataflow id="445" from="j" to="zext_ln161" fromId="65" toId="67">
</dataflow>
<dataflow id="446" from="zext_ln158" to="add_ln161" fromId="61" toId="68">
</dataflow>
<dataflow id="447" from="zext_ln161" to="add_ln161" fromId="67" toId="68">
</dataflow>
<dataflow id="448" from="add_ln161" to="zext_ln161_1" fromId="68" toId="69">
</dataflow>
<dataflow id="449" from="add_ln161" to="trunc_ln161_1" fromId="68" toId="70">
</dataflow>
<dataflow id="451" from="_ssdm_op_BitConcatenate.i10.i6.i4" to="p_shl_cast" fromId="450" toId="71">
</dataflow>
<dataflow id="452" from="trunc_ln161_1" to="p_shl_cast" fromId="70" toId="71">
</dataflow>
<dataflow id="453" from="StgValue_439" to="p_shl_cast" fromId="439" toId="71">
</dataflow>
<dataflow id="455" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="p_shl1_cast" fromId="454" toId="72">
</dataflow>
<dataflow id="456" from="add_ln161" to="p_shl1_cast" fromId="68" toId="72">
</dataflow>
<dataflow id="458" from="StgValue_457" to="p_shl1_cast" fromId="457" toId="72">
</dataflow>
<dataflow id="459" from="p_shl_cast" to="sub_ln161" fromId="71" toId="73">
</dataflow>
<dataflow id="460" from="p_shl1_cast" to="sub_ln161" fromId="72" toId="73">
</dataflow>
<dataflow id="461" from="sub_ln161" to="zext_ln161_2" fromId="73" toId="74">
</dataflow>
<dataflow id="462" from="sub_ln161" to="add_ln161_1" fromId="73" toId="75">
</dataflow>
<dataflow id="464" from="StgValue_463" to="add_ln161_1" fromId="463" toId="75">
</dataflow>
<dataflow id="465" from="add_ln161_1" to="zext_ln161_3" fromId="75" toId="76">
</dataflow>
<dataflow id="466" from="sliding_window_buffer_samples_sample_V" to="sliding_window_buffer_samples_sample_V_addr" fromId="259" toId="77">
</dataflow>
<dataflow id="467" from="StgValue_295" to="sliding_window_buffer_samples_sample_V_addr" fromId="295" toId="77">
</dataflow>
<dataflow id="468" from="zext_ln161_3" to="sliding_window_buffer_samples_sample_V_addr" fromId="76" toId="77">
</dataflow>
<dataflow id="469" from="sub_ln161" to="add_ln161_2" fromId="73" toId="78">
</dataflow>
<dataflow id="471" from="StgValue_470" to="add_ln161_2" fromId="470" toId="78">
</dataflow>
<dataflow id="472" from="add_ln161_2" to="zext_ln161_4" fromId="78" toId="79">
</dataflow>
<dataflow id="473" from="sliding_window_buffer_samples_sample_V" to="sliding_window_buffer_samples_sample_V_addr_1" fromId="259" toId="80">
</dataflow>
<dataflow id="474" from="StgValue_295" to="sliding_window_buffer_samples_sample_V_addr_1" fromId="295" toId="80">
</dataflow>
<dataflow id="475" from="zext_ln161_4" to="sliding_window_buffer_samples_sample_V_addr_1" fromId="79" toId="80">
</dataflow>
<dataflow id="476" from="sub_ln161" to="add_ln161_3" fromId="73" toId="81">
</dataflow>
<dataflow id="478" from="StgValue_477" to="add_ln161_3" fromId="477" toId="81">
</dataflow>
<dataflow id="479" from="add_ln161_3" to="zext_ln161_5" fromId="81" toId="82">
</dataflow>
<dataflow id="480" from="sliding_window_buffer_samples_sample_V" to="sliding_window_buffer_samples_sample_V_addr_2" fromId="259" toId="83">
</dataflow>
<dataflow id="481" from="StgValue_295" to="sliding_window_buffer_samples_sample_V_addr_2" fromId="295" toId="83">
</dataflow>
<dataflow id="482" from="zext_ln161_5" to="sliding_window_buffer_samples_sample_V_addr_2" fromId="82" toId="83">
</dataflow>
<dataflow id="483" from="sub_ln161" to="add_ln161_4" fromId="73" toId="84">
</dataflow>
<dataflow id="485" from="StgValue_484" to="add_ln161_4" fromId="484" toId="84">
</dataflow>
<dataflow id="486" from="add_ln161_4" to="zext_ln161_6" fromId="84" toId="85">
</dataflow>
<dataflow id="487" from="sliding_window_buffer_samples_sample_V" to="sliding_window_buffer_samples_sample_V_addr_3" fromId="259" toId="86">
</dataflow>
<dataflow id="488" from="StgValue_295" to="sliding_window_buffer_samples_sample_V_addr_3" fromId="295" toId="86">
</dataflow>
<dataflow id="489" from="zext_ln161_6" to="sliding_window_buffer_samples_sample_V_addr_3" fromId="85" toId="86">
</dataflow>
<dataflow id="490" from="sub_ln161" to="add_ln161_5" fromId="73" toId="87">
</dataflow>
<dataflow id="492" from="StgValue_491" to="add_ln161_5" fromId="491" toId="87">
</dataflow>
<dataflow id="493" from="add_ln161_5" to="zext_ln161_7" fromId="87" toId="88">
</dataflow>
<dataflow id="494" from="sliding_window_buffer_samples_sample_V" to="sliding_window_buffer_samples_sample_V_addr_4" fromId="259" toId="89">
</dataflow>
<dataflow id="495" from="StgValue_295" to="sliding_window_buffer_samples_sample_V_addr_4" fromId="295" toId="89">
</dataflow>
<dataflow id="496" from="zext_ln161_7" to="sliding_window_buffer_samples_sample_V_addr_4" fromId="88" toId="89">
</dataflow>
<dataflow id="497" from="sub_ln161" to="add_ln161_6" fromId="73" toId="90">
</dataflow>
<dataflow id="499" from="StgValue_498" to="add_ln161_6" fromId="498" toId="90">
</dataflow>
<dataflow id="500" from="add_ln161_6" to="zext_ln161_8" fromId="90" toId="91">
</dataflow>
<dataflow id="501" from="sliding_window_buffer_samples_sample_V" to="sliding_window_buffer_samples_sample_V_addr_5" fromId="259" toId="92">
</dataflow>
<dataflow id="502" from="StgValue_295" to="sliding_window_buffer_samples_sample_V_addr_5" fromId="295" toId="92">
</dataflow>
<dataflow id="503" from="zext_ln161_8" to="sliding_window_buffer_samples_sample_V_addr_5" fromId="91" toId="92">
</dataflow>
<dataflow id="504" from="sub_ln161" to="add_ln161_7" fromId="73" toId="93">
</dataflow>
<dataflow id="506" from="StgValue_505" to="add_ln161_7" fromId="505" toId="93">
</dataflow>
<dataflow id="507" from="add_ln161_7" to="zext_ln161_9" fromId="93" toId="94">
</dataflow>
<dataflow id="508" from="sliding_window_buffer_samples_sample_V" to="sliding_window_buffer_samples_sample_V_addr_6" fromId="259" toId="95">
</dataflow>
<dataflow id="509" from="StgValue_295" to="sliding_window_buffer_samples_sample_V_addr_6" fromId="295" toId="95">
</dataflow>
<dataflow id="510" from="zext_ln161_9" to="sliding_window_buffer_samples_sample_V_addr_6" fromId="94" toId="95">
</dataflow>
<dataflow id="511" from="sub_ln161" to="add_ln161_8" fromId="73" toId="96">
</dataflow>
<dataflow id="513" from="StgValue_512" to="add_ln161_8" fromId="512" toId="96">
</dataflow>
<dataflow id="514" from="add_ln161_8" to="zext_ln161_10" fromId="96" toId="97">
</dataflow>
<dataflow id="515" from="sliding_window_buffer_samples_sample_V" to="sliding_window_buffer_samples_sample_V_addr_7" fromId="259" toId="98">
</dataflow>
<dataflow id="516" from="StgValue_295" to="sliding_window_buffer_samples_sample_V_addr_7" fromId="295" toId="98">
</dataflow>
<dataflow id="517" from="zext_ln161_10" to="sliding_window_buffer_samples_sample_V_addr_7" fromId="97" toId="98">
</dataflow>
<dataflow id="518" from="sub_ln161" to="or_ln161" fromId="73" toId="99">
</dataflow>
<dataflow id="520" from="StgValue_519" to="or_ln161" fromId="519" toId="99">
</dataflow>
<dataflow id="521" from="or_ln161" to="zext_ln161_11" fromId="99" toId="100">
</dataflow>
<dataflow id="522" from="sliding_window_buffer_samples_sample_V" to="sliding_window_buffer_samples_sample_V_addr_8" fromId="259" toId="101">
</dataflow>
<dataflow id="523" from="StgValue_295" to="sliding_window_buffer_samples_sample_V_addr_8" fromId="295" toId="101">
</dataflow>
<dataflow id="524" from="zext_ln161_11" to="sliding_window_buffer_samples_sample_V_addr_8" fromId="100" toId="101">
</dataflow>
<dataflow id="525" from="sub_ln161" to="or_ln161_1" fromId="73" toId="102">
</dataflow>
<dataflow id="527" from="StgValue_526" to="or_ln161_1" fromId="526" toId="102">
</dataflow>
<dataflow id="528" from="or_ln161_1" to="zext_ln161_12" fromId="102" toId="103">
</dataflow>
<dataflow id="529" from="sliding_window_buffer_samples_sample_V" to="sliding_window_buffer_samples_sample_V_addr_9" fromId="259" toId="104">
</dataflow>
<dataflow id="530" from="StgValue_295" to="sliding_window_buffer_samples_sample_V_addr_9" fromId="295" toId="104">
</dataflow>
<dataflow id="531" from="zext_ln161_12" to="sliding_window_buffer_samples_sample_V_addr_9" fromId="103" toId="104">
</dataflow>
<dataflow id="532" from="sub_ln161" to="or_ln161_2" fromId="73" toId="105">
</dataflow>
<dataflow id="534" from="StgValue_533" to="or_ln161_2" fromId="533" toId="105">
</dataflow>
<dataflow id="535" from="or_ln161_2" to="zext_ln161_13" fromId="105" toId="106">
</dataflow>
<dataflow id="536" from="sliding_window_buffer_samples_sample_V" to="sliding_window_buffer_samples_sample_V_addr_10" fromId="259" toId="107">
</dataflow>
<dataflow id="537" from="StgValue_295" to="sliding_window_buffer_samples_sample_V_addr_10" fromId="295" toId="107">
</dataflow>
<dataflow id="538" from="zext_ln161_13" to="sliding_window_buffer_samples_sample_V_addr_10" fromId="106" toId="107">
</dataflow>
<dataflow id="539" from="sliding_window_buffer_samples_sample_V" to="sliding_window_buffer_samples_sample_V_addr_11" fromId="259" toId="108">
</dataflow>
<dataflow id="540" from="StgValue_295" to="sliding_window_buffer_samples_sample_V_addr_11" fromId="295" toId="108">
</dataflow>
<dataflow id="541" from="zext_ln161_2" to="sliding_window_buffer_samples_sample_V_addr_11" fromId="74" toId="108">
</dataflow>
<dataflow id="542" from="sliding_window_buffer_samples_timestamp_V_0" to="sliding_window_buffer_samples_timestamp_V_0_addr" fromId="258" toId="109">
</dataflow>
<dataflow id="543" from="StgValue_295" to="sliding_window_buffer_samples_timestamp_V_0_addr" fromId="295" toId="109">
</dataflow>
<dataflow id="544" from="zext_ln161_1" to="sliding_window_buffer_samples_timestamp_V_0_addr" fromId="69" toId="109">
</dataflow>
<dataflow id="545" from="sliding_window_buffer_samples_timestamp_V_1" to="sliding_window_buffer_samples_timestamp_V_1_addr" fromId="257" toId="110">
</dataflow>
<dataflow id="546" from="StgValue_295" to="sliding_window_buffer_samples_timestamp_V_1_addr" fromId="295" toId="110">
</dataflow>
<dataflow id="547" from="zext_ln161_1" to="sliding_window_buffer_samples_timestamp_V_1_addr" fromId="69" toId="110">
</dataflow>
<dataflow id="548" from="sliding_window_buffer_samples_timestamp_V_10" to="sliding_window_buffer_samples_timestamp_V_10_addr" fromId="248" toId="111">
</dataflow>
<dataflow id="549" from="StgValue_295" to="sliding_window_buffer_samples_timestamp_V_10_addr" fromId="295" toId="111">
</dataflow>
<dataflow id="550" from="zext_ln161_1" to="sliding_window_buffer_samples_timestamp_V_10_addr" fromId="69" toId="111">
</dataflow>
<dataflow id="551" from="sliding_window_buffer_samples_timestamp_V_11" to="sliding_window_buffer_samples_timestamp_V_11_addr" fromId="247" toId="112">
</dataflow>
<dataflow id="552" from="StgValue_295" to="sliding_window_buffer_samples_timestamp_V_11_addr" fromId="295" toId="112">
</dataflow>
<dataflow id="553" from="zext_ln161_1" to="sliding_window_buffer_samples_timestamp_V_11_addr" fromId="69" toId="112">
</dataflow>
<dataflow id="554" from="sliding_window_buffer_samples_timestamp_V_2" to="sliding_window_buffer_samples_timestamp_V_2_addr" fromId="256" toId="113">
</dataflow>
<dataflow id="555" from="StgValue_295" to="sliding_window_buffer_samples_timestamp_V_2_addr" fromId="295" toId="113">
</dataflow>
<dataflow id="556" from="zext_ln161_1" to="sliding_window_buffer_samples_timestamp_V_2_addr" fromId="69" toId="113">
</dataflow>
<dataflow id="557" from="sliding_window_buffer_samples_timestamp_V_3" to="sliding_window_buffer_samples_timestamp_V_3_addr" fromId="255" toId="114">
</dataflow>
<dataflow id="558" from="StgValue_295" to="sliding_window_buffer_samples_timestamp_V_3_addr" fromId="295" toId="114">
</dataflow>
<dataflow id="559" from="zext_ln161_1" to="sliding_window_buffer_samples_timestamp_V_3_addr" fromId="69" toId="114">
</dataflow>
<dataflow id="560" from="sliding_window_buffer_samples_timestamp_V_4" to="sliding_window_buffer_samples_timestamp_V_4_addr" fromId="254" toId="115">
</dataflow>
<dataflow id="561" from="StgValue_295" to="sliding_window_buffer_samples_timestamp_V_4_addr" fromId="295" toId="115">
</dataflow>
<dataflow id="562" from="zext_ln161_1" to="sliding_window_buffer_samples_timestamp_V_4_addr" fromId="69" toId="115">
</dataflow>
<dataflow id="563" from="sliding_window_buffer_samples_timestamp_V_5" to="sliding_window_buffer_samples_timestamp_V_5_addr" fromId="253" toId="116">
</dataflow>
<dataflow id="564" from="StgValue_295" to="sliding_window_buffer_samples_timestamp_V_5_addr" fromId="295" toId="116">
</dataflow>
<dataflow id="565" from="zext_ln161_1" to="sliding_window_buffer_samples_timestamp_V_5_addr" fromId="69" toId="116">
</dataflow>
<dataflow id="566" from="sliding_window_buffer_samples_timestamp_V_6" to="sliding_window_buffer_samples_timestamp_V_6_addr" fromId="252" toId="117">
</dataflow>
<dataflow id="567" from="StgValue_295" to="sliding_window_buffer_samples_timestamp_V_6_addr" fromId="295" toId="117">
</dataflow>
<dataflow id="568" from="zext_ln161_1" to="sliding_window_buffer_samples_timestamp_V_6_addr" fromId="69" toId="117">
</dataflow>
<dataflow id="569" from="sliding_window_buffer_samples_timestamp_V_7" to="sliding_window_buffer_samples_timestamp_V_7_addr" fromId="251" toId="118">
</dataflow>
<dataflow id="570" from="StgValue_295" to="sliding_window_buffer_samples_timestamp_V_7_addr" fromId="295" toId="118">
</dataflow>
<dataflow id="571" from="zext_ln161_1" to="sliding_window_buffer_samples_timestamp_V_7_addr" fromId="69" toId="118">
</dataflow>
<dataflow id="572" from="sliding_window_buffer_samples_timestamp_V_8" to="sliding_window_buffer_samples_timestamp_V_8_addr" fromId="250" toId="119">
</dataflow>
<dataflow id="573" from="StgValue_295" to="sliding_window_buffer_samples_timestamp_V_8_addr" fromId="295" toId="119">
</dataflow>
<dataflow id="574" from="zext_ln161_1" to="sliding_window_buffer_samples_timestamp_V_8_addr" fromId="69" toId="119">
</dataflow>
<dataflow id="575" from="sliding_window_buffer_samples_timestamp_V_9" to="sliding_window_buffer_samples_timestamp_V_9_addr" fromId="249" toId="120">
</dataflow>
<dataflow id="576" from="StgValue_295" to="sliding_window_buffer_samples_timestamp_V_9_addr" fromId="295" toId="120">
</dataflow>
<dataflow id="577" from="zext_ln161_1" to="sliding_window_buffer_samples_timestamp_V_9_addr" fromId="69" toId="120">
</dataflow>
<dataflow id="578" from="j" to="icmp_ln158" fromId="65" toId="121">
</dataflow>
<dataflow id="580" from="StgValue_579" to="icmp_ln158" fromId="579" toId="121">
</dataflow>
<dataflow id="581" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="396" toId="122">
</dataflow>
<dataflow id="582" from="StgValue_327" to="speclooptripcount_ln0" fromId="327" toId="122">
</dataflow>
<dataflow id="583" from="StgValue_327" to="speclooptripcount_ln0" fromId="327" toId="122">
</dataflow>
<dataflow id="584" from="StgValue_327" to="speclooptripcount_ln0" fromId="327" toId="122">
</dataflow>
<dataflow id="585" from="icmp_ln158" to="br_ln158" fromId="121" toId="123">
</dataflow>
<dataflow id="586" from="sliding_window_buffer_samples_timestamp_V_1_addr" to="sliding_window_buffer_samples_timestamp_V_1_load" fromId="110" toId="124">
</dataflow>
<dataflow id="587" from="sliding_window_buffer_samples_timestamp_V_0_addr" to="sliding_window_buffer_samples_timestamp_V_0_load" fromId="109" toId="125">
</dataflow>
<dataflow id="588" from="sliding_window_buffer_samples_sample_V_addr" to="sliding_window_buffer_samples_sample_V_load" fromId="77" toId="126">
</dataflow>
<dataflow id="589" from="sliding_window_buffer_samples_sample_V_addr_1" to="sliding_window_buffer_samples_sample_V_load_1" fromId="80" toId="127">
</dataflow>
<dataflow id="590" from="idx" to="add_ln158" fromId="45" toId="128">
</dataflow>
<dataflow id="592" from="StgValue_591" to="add_ln158" fromId="591" toId="128">
</dataflow>
<dataflow id="593" from="i" to="i_1" fromId="46" toId="129">
</dataflow>
<dataflow id="595" from="StgValue_594" to="i_1" fromId="594" toId="129">
</dataflow>
<dataflow id="596" from="sliding_window_buffer_samples_timestamp_V_3_addr" to="sliding_window_buffer_samples_timestamp_V_3_load" fromId="114" toId="131">
</dataflow>
<dataflow id="597" from="sliding_window_buffer_samples_timestamp_V_2_addr" to="sliding_window_buffer_samples_timestamp_V_2_load" fromId="113" toId="132">
</dataflow>
<dataflow id="598" from="sliding_window_buffer_samples_timestamp_V_1_addr" to="sliding_window_buffer_samples_timestamp_V_1_load" fromId="110" toId="133">
</dataflow>
<dataflow id="599" from="sliding_window_buffer_samples_timestamp_V_0_addr" to="sliding_window_buffer_samples_timestamp_V_0_load" fromId="109" toId="134">
</dataflow>
<dataflow id="600" from="sliding_window_buffer_samples_sample_V_addr" to="sliding_window_buffer_samples_sample_V_load" fromId="77" toId="135">
</dataflow>
<dataflow id="601" from="sliding_window_buffer_samples_sample_V_addr_1" to="sliding_window_buffer_samples_sample_V_load_1" fromId="80" toId="136">
</dataflow>
<dataflow id="602" from="sliding_window_buffer_samples_sample_V_addr_2" to="sliding_window_buffer_samples_sample_V_load_2" fromId="83" toId="137">
</dataflow>
<dataflow id="603" from="sliding_window_buffer_samples_sample_V_addr_3" to="sliding_window_buffer_samples_sample_V_load_3" fromId="86" toId="138">
</dataflow>
<dataflow id="604" from="sliding_window_buffer_samples_sample_V_load_1" to="store_ln161" fromId="136" toId="139">
</dataflow>
<dataflow id="605" from="sample_sample_V_addr_11" to="store_ln161" fromId="27" toId="139">
</dataflow>
<dataflow id="606" from="sliding_window_buffer_samples_sample_V_load" to="store_ln161" fromId="135" toId="140">
</dataflow>
<dataflow id="607" from="sample_sample_V_addr_12" to="store_ln161" fromId="28" toId="140">
</dataflow>
<dataflow id="608" from="sliding_window_buffer_samples_timestamp_V_0_load" to="store_ln161" fromId="134" toId="141">
</dataflow>
<dataflow id="609" from="sample_timestamp_V_addr_1" to="store_ln161" fromId="29" toId="141">
</dataflow>
<dataflow id="610" from="sliding_window_buffer_samples_timestamp_V_1_load" to="store_ln161" fromId="133" toId="142">
</dataflow>
<dataflow id="611" from="sample_timestamp_V_addr_2" to="store_ln161" fromId="30" toId="142">
</dataflow>
<dataflow id="612" from="sliding_window_buffer_samples_timestamp_V_5_addr" to="sliding_window_buffer_samples_timestamp_V_5_load" fromId="116" toId="143">
</dataflow>
<dataflow id="613" from="sliding_window_buffer_samples_timestamp_V_4_addr" to="sliding_window_buffer_samples_timestamp_V_4_load" fromId="115" toId="144">
</dataflow>
<dataflow id="614" from="sliding_window_buffer_samples_timestamp_V_3_addr" to="sliding_window_buffer_samples_timestamp_V_3_load" fromId="114" toId="145">
</dataflow>
<dataflow id="615" from="sliding_window_buffer_samples_timestamp_V_2_addr" to="sliding_window_buffer_samples_timestamp_V_2_load" fromId="113" toId="146">
</dataflow>
<dataflow id="616" from="sliding_window_buffer_samples_sample_V_addr_2" to="sliding_window_buffer_samples_sample_V_load_2" fromId="83" toId="147">
</dataflow>
<dataflow id="617" from="sliding_window_buffer_samples_sample_V_addr_3" to="sliding_window_buffer_samples_sample_V_load_3" fromId="86" toId="148">
</dataflow>
<dataflow id="618" from="sliding_window_buffer_samples_sample_V_addr_4" to="sliding_window_buffer_samples_sample_V_load_4" fromId="89" toId="149">
</dataflow>
<dataflow id="619" from="sliding_window_buffer_samples_sample_V_addr_5" to="sliding_window_buffer_samples_sample_V_load_5" fromId="92" toId="150">
</dataflow>
<dataflow id="620" from="sliding_window_buffer_samples_sample_V_load_3" to="store_ln161" fromId="148" toId="151">
</dataflow>
<dataflow id="621" from="sample_sample_V_addr_9" to="store_ln161" fromId="25" toId="151">
</dataflow>
<dataflow id="622" from="sliding_window_buffer_samples_sample_V_load_2" to="store_ln161" fromId="147" toId="152">
</dataflow>
<dataflow id="623" from="sample_sample_V_addr_10" to="store_ln161" fromId="26" toId="152">
</dataflow>
<dataflow id="624" from="sliding_window_buffer_samples_timestamp_V_2_load" to="store_ln161" fromId="146" toId="153">
</dataflow>
<dataflow id="625" from="sample_timestamp_V_addr_3" to="store_ln161" fromId="31" toId="153">
</dataflow>
<dataflow id="626" from="sliding_window_buffer_samples_timestamp_V_3_load" to="store_ln161" fromId="145" toId="154">
</dataflow>
<dataflow id="627" from="sample_timestamp_V_addr_4" to="store_ln161" fromId="32" toId="154">
</dataflow>
<dataflow id="628" from="sliding_window_buffer_samples_timestamp_V_7_addr" to="sliding_window_buffer_samples_timestamp_V_7_load" fromId="118" toId="155">
</dataflow>
<dataflow id="629" from="sliding_window_buffer_samples_timestamp_V_6_addr" to="sliding_window_buffer_samples_timestamp_V_6_load" fromId="117" toId="156">
</dataflow>
<dataflow id="630" from="sliding_window_buffer_samples_timestamp_V_5_addr" to="sliding_window_buffer_samples_timestamp_V_5_load" fromId="116" toId="157">
</dataflow>
<dataflow id="631" from="sliding_window_buffer_samples_timestamp_V_4_addr" to="sliding_window_buffer_samples_timestamp_V_4_load" fromId="115" toId="158">
</dataflow>
<dataflow id="632" from="sliding_window_buffer_samples_sample_V_addr_4" to="sliding_window_buffer_samples_sample_V_load_4" fromId="89" toId="159">
</dataflow>
<dataflow id="633" from="sliding_window_buffer_samples_sample_V_addr_5" to="sliding_window_buffer_samples_sample_V_load_5" fromId="92" toId="160">
</dataflow>
<dataflow id="634" from="sliding_window_buffer_samples_sample_V_addr_6" to="sliding_window_buffer_samples_sample_V_load_6" fromId="95" toId="161">
</dataflow>
<dataflow id="635" from="sliding_window_buffer_samples_sample_V_addr_7" to="sliding_window_buffer_samples_sample_V_load_7" fromId="98" toId="162">
</dataflow>
<dataflow id="636" from="sliding_window_buffer_samples_sample_V_load_5" to="store_ln161" fromId="160" toId="163">
</dataflow>
<dataflow id="637" from="sample_sample_V_addr_7" to="store_ln161" fromId="23" toId="163">
</dataflow>
<dataflow id="638" from="sliding_window_buffer_samples_sample_V_load_4" to="store_ln161" fromId="159" toId="164">
</dataflow>
<dataflow id="639" from="sample_sample_V_addr_8" to="store_ln161" fromId="24" toId="164">
</dataflow>
<dataflow id="640" from="sliding_window_buffer_samples_timestamp_V_4_load" to="store_ln161" fromId="158" toId="165">
</dataflow>
<dataflow id="641" from="sample_timestamp_V_addr_5" to="store_ln161" fromId="33" toId="165">
</dataflow>
<dataflow id="642" from="sliding_window_buffer_samples_timestamp_V_5_load" to="store_ln161" fromId="157" toId="166">
</dataflow>
<dataflow id="643" from="sample_timestamp_V_addr_6" to="store_ln161" fromId="34" toId="166">
</dataflow>
<dataflow id="644" from="sliding_window_buffer_samples_timestamp_V_9_addr" to="sliding_window_buffer_samples_timestamp_V_9_load" fromId="120" toId="167">
</dataflow>
<dataflow id="645" from="sliding_window_buffer_samples_timestamp_V_8_addr" to="sliding_window_buffer_samples_timestamp_V_8_load" fromId="119" toId="168">
</dataflow>
<dataflow id="646" from="sliding_window_buffer_samples_timestamp_V_7_addr" to="sliding_window_buffer_samples_timestamp_V_7_load" fromId="118" toId="169">
</dataflow>
<dataflow id="647" from="sliding_window_buffer_samples_timestamp_V_6_addr" to="sliding_window_buffer_samples_timestamp_V_6_load" fromId="117" toId="170">
</dataflow>
<dataflow id="648" from="sliding_window_buffer_samples_sample_V_addr_6" to="sliding_window_buffer_samples_sample_V_load_6" fromId="95" toId="171">
</dataflow>
<dataflow id="649" from="sliding_window_buffer_samples_sample_V_addr_7" to="sliding_window_buffer_samples_sample_V_load_7" fromId="98" toId="172">
</dataflow>
<dataflow id="650" from="sliding_window_buffer_samples_sample_V_addr_8" to="sliding_window_buffer_samples_sample_V_load_8" fromId="101" toId="173">
</dataflow>
<dataflow id="651" from="sliding_window_buffer_samples_sample_V_addr_9" to="sliding_window_buffer_samples_sample_V_load_9" fromId="104" toId="174">
</dataflow>
<dataflow id="652" from="sliding_window_buffer_samples_sample_V_load_7" to="store_ln161" fromId="172" toId="175">
</dataflow>
<dataflow id="653" from="sample_sample_V_addr_5" to="store_ln161" fromId="21" toId="175">
</dataflow>
<dataflow id="654" from="sliding_window_buffer_samples_sample_V_load_6" to="store_ln161" fromId="171" toId="176">
</dataflow>
<dataflow id="655" from="sample_sample_V_addr_6" to="store_ln161" fromId="22" toId="176">
</dataflow>
<dataflow id="656" from="sliding_window_buffer_samples_timestamp_V_6_load" to="store_ln161" fromId="170" toId="177">
</dataflow>
<dataflow id="657" from="sample_timestamp_V_addr_7" to="store_ln161" fromId="35" toId="177">
</dataflow>
<dataflow id="658" from="sliding_window_buffer_samples_timestamp_V_7_load" to="store_ln161" fromId="169" toId="178">
</dataflow>
<dataflow id="659" from="sample_timestamp_V_addr_8" to="store_ln161" fromId="36" toId="178">
</dataflow>
<dataflow id="660" from="sliding_window_buffer_samples_timestamp_V_11_addr" to="sliding_window_buffer_samples_timestamp_V_11_load" fromId="112" toId="179">
</dataflow>
<dataflow id="661" from="sliding_window_buffer_samples_timestamp_V_10_addr" to="sliding_window_buffer_samples_timestamp_V_10_load" fromId="111" toId="180">
</dataflow>
<dataflow id="662" from="sliding_window_buffer_samples_timestamp_V_9_addr" to="sliding_window_buffer_samples_timestamp_V_9_load" fromId="120" toId="181">
</dataflow>
<dataflow id="663" from="sliding_window_buffer_samples_timestamp_V_8_addr" to="sliding_window_buffer_samples_timestamp_V_8_load" fromId="119" toId="182">
</dataflow>
<dataflow id="664" from="sliding_window_buffer_samples_sample_V_addr_8" to="sliding_window_buffer_samples_sample_V_load_8" fromId="101" toId="183">
</dataflow>
<dataflow id="665" from="sliding_window_buffer_samples_sample_V_addr_9" to="sliding_window_buffer_samples_sample_V_load_9" fromId="104" toId="184">
</dataflow>
<dataflow id="666" from="sliding_window_buffer_samples_sample_V_addr_10" to="sliding_window_buffer_samples_sample_V_load_10" fromId="107" toId="185">
</dataflow>
<dataflow id="667" from="sliding_window_buffer_samples_sample_V_addr_11" to="sliding_window_buffer_samples_sample_V_load_11" fromId="108" toId="186">
</dataflow>
<dataflow id="668" from="sliding_window_buffer_samples_sample_V_load_9" to="store_ln161" fromId="184" toId="187">
</dataflow>
<dataflow id="669" from="sample_sample_V_addr_3" to="store_ln161" fromId="19" toId="187">
</dataflow>
<dataflow id="670" from="sliding_window_buffer_samples_sample_V_load_8" to="store_ln161" fromId="183" toId="188">
</dataflow>
<dataflow id="671" from="sample_sample_V_addr_4" to="store_ln161" fromId="20" toId="188">
</dataflow>
<dataflow id="672" from="sliding_window_buffer_samples_timestamp_V_8_load" to="store_ln161" fromId="182" toId="189">
</dataflow>
<dataflow id="673" from="sample_timestamp_V_addr_9" to="store_ln161" fromId="37" toId="189">
</dataflow>
<dataflow id="674" from="sliding_window_buffer_samples_timestamp_V_9_load" to="store_ln161" fromId="181" toId="190">
</dataflow>
<dataflow id="675" from="sample_timestamp_V_addr_10" to="store_ln161" fromId="38" toId="190">
</dataflow>
<dataflow id="676" from="_ssdm_op_SpecLoopName" to="specloopname_ln161" fromId="402" toId="191">
</dataflow>
<dataflow id="678" from="empty_30" to="specloopname_ln161" fromId="677" toId="191">
</dataflow>
<dataflow id="679" from="sliding_window_buffer_samples_timestamp_V_11_addr" to="sliding_window_buffer_samples_timestamp_V_11_load" fromId="112" toId="192">
</dataflow>
<dataflow id="680" from="sliding_window_buffer_samples_timestamp_V_10_addr" to="sliding_window_buffer_samples_timestamp_V_10_load" fromId="111" toId="193">
</dataflow>
<dataflow id="681" from="sliding_window_buffer_samples_sample_V_addr_10" to="sliding_window_buffer_samples_sample_V_load_10" fromId="107" toId="194">
</dataflow>
<dataflow id="682" from="sliding_window_buffer_samples_sample_V_addr_11" to="sliding_window_buffer_samples_sample_V_load_11" fromId="108" toId="195">
</dataflow>
<dataflow id="683" from="sliding_window_buffer_samples_sample_V_load_11" to="store_ln161" fromId="195" toId="196">
</dataflow>
<dataflow id="684" from="sample_sample_V_addr_1" to="store_ln161" fromId="17" toId="196">
</dataflow>
<dataflow id="685" from="sliding_window_buffer_samples_sample_V_load_10" to="store_ln161" fromId="194" toId="197">
</dataflow>
<dataflow id="686" from="sample_sample_V_addr_2" to="store_ln161" fromId="18" toId="197">
</dataflow>
<dataflow id="687" from="sliding_window_buffer_samples_timestamp_V_10_load" to="store_ln161" fromId="193" toId="198">
</dataflow>
<dataflow id="688" from="sample_timestamp_V_addr_11" to="store_ln161" fromId="39" toId="198">
</dataflow>
<dataflow id="689" from="sliding_window_buffer_samples_timestamp_V_11_load" to="store_ln161" fromId="192" toId="199">
</dataflow>
<dataflow id="690" from="sample_timestamp_V_addr_12" to="store_ln161" fromId="40" toId="199">
</dataflow>
<dataflow id="691" from="add_ln172" to="idx_2" fromId="217" toId="201">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="692" from="br_ln0" to="idx_2" fromId="221" toId="201">
<BackEdge/>
</dataflow>
<dataflow id="693" from="idx_1" to="idx_2" fromId="64" toId="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="694" from="br_ln164" to="idx_2" fromId="200" toId="201">
</dataflow>
<dataflow id="695" from="add_ln164" to="k" fromId="203" toId="202">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="696" from="br_ln0" to="k" fromId="221" toId="202">
<BackEdge/>
</dataflow>
<dataflow id="697" from="StgValue_439" to="k" fromId="439" toId="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="698" from="br_ln164" to="k" fromId="200" toId="202">
</dataflow>
<dataflow id="699" from="k" to="add_ln164" fromId="202" toId="203">
</dataflow>
<dataflow id="700" from="StgValue_443" to="add_ln164" fromId="443" toId="203">
</dataflow>
<dataflow id="701" from="k" to="k_cast" fromId="202" toId="204">
</dataflow>
<dataflow id="703" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="702" toId="205">
</dataflow>
<dataflow id="704" from="StgValue_279" to="specpipeline_ln0" fromId="279" toId="205">
</dataflow>
<dataflow id="705" from="StgValue_274" to="specpipeline_ln0" fromId="274" toId="205">
</dataflow>
<dataflow id="707" from="StgValue_706" to="specpipeline_ln0" fromId="706" toId="205">
</dataflow>
<dataflow id="708" from="StgValue_274" to="specpipeline_ln0" fromId="274" toId="205">
</dataflow>
<dataflow id="710" from="p_str" to="specpipeline_ln0" fromId="709" toId="205">
</dataflow>
<dataflow id="711" from="k" to="icmp_ln164" fromId="202" toId="206">
</dataflow>
<dataflow id="713" from="StgValue_712" to="icmp_ln164" fromId="712" toId="206">
</dataflow>
<dataflow id="714" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="396" toId="207">
</dataflow>
<dataflow id="716" from="StgValue_715" to="speclooptripcount_ln0" fromId="715" toId="207">
</dataflow>
<dataflow id="717" from="StgValue_715" to="speclooptripcount_ln0" fromId="715" toId="207">
</dataflow>
<dataflow id="718" from="StgValue_715" to="speclooptripcount_ln0" fromId="715" toId="207">
</dataflow>
<dataflow id="719" from="icmp_ln164" to="br_ln164" fromId="206" toId="208">
</dataflow>
<dataflow id="720" from="sample_timestamp_V" to="sample_timestamp_V_addr" fromId="16" toId="209">
</dataflow>
<dataflow id="721" from="StgValue_295" to="sample_timestamp_V_addr" fromId="295" toId="209">
</dataflow>
<dataflow id="722" from="k_cast" to="sample_timestamp_V_addr" fromId="204" toId="209">
</dataflow>
<dataflow id="723" from="sample_timestamp_V_addr" to="timestamp_V" fromId="209" toId="210">
</dataflow>
<dataflow id="724" from="sample_sample_V" to="sample_sample_V_addr" fromId="15" toId="211">
</dataflow>
<dataflow id="725" from="StgValue_295" to="sample_sample_V_addr" fromId="295" toId="211">
</dataflow>
<dataflow id="726" from="k_cast" to="sample_sample_V_addr" fromId="204" toId="211">
</dataflow>
<dataflow id="727" from="sample_sample_V_addr" to="data_V" fromId="211" toId="212">
</dataflow>
<dataflow id="728" from="_ssdm_op_SpecLoopName" to="specloopname_ln151" fromId="402" toId="213">
</dataflow>
<dataflow id="730" from="empty_37" to="specloopname_ln151" fromId="729" toId="213">
</dataflow>
<dataflow id="731" from="sample_timestamp_V_addr" to="timestamp_V" fromId="209" toId="214">
</dataflow>
<dataflow id="732" from="sample_sample_V_addr" to="data_V" fromId="211" toId="215">
</dataflow>
<dataflow id="734" from="_ssdm_op_BitConcatenate.i32.i20.i12" to="item" fromId="733" toId="216">
</dataflow>
<dataflow id="735" from="timestamp_V" to="item" fromId="214" toId="216">
</dataflow>
<dataflow id="736" from="data_V" to="item" fromId="215" toId="216">
</dataflow>
<dataflow id="737" from="idx_2" to="add_ln172" fromId="201" toId="217">
</dataflow>
<dataflow id="738" from="StgValue_533" to="add_ln172" fromId="533" toId="217">
</dataflow>
<dataflow id="739" from="add_ln172" to="zext_ln172" fromId="217" toId="218">
</dataflow>
<dataflow id="740" from="samples_buffer_out" to="samples_buffer_out_addr" fromId="244" toId="219">
</dataflow>
<dataflow id="741" from="StgValue_295" to="samples_buffer_out_addr" fromId="295" toId="219">
</dataflow>
<dataflow id="742" from="zext_ln172" to="samples_buffer_out_addr" fromId="218" toId="219">
</dataflow>
<dataflow id="743" from="item" to="store_ln172" fromId="216" toId="220">
</dataflow>
<dataflow id="744" from="samples_buffer_out_addr" to="store_ln172" fromId="219" toId="220">
</dataflow>
<dataflow id="745" from="idx_1" to="add_ln158_2" fromId="64" toId="222">
</dataflow>
<dataflow id="747" from="StgValue_746" to="add_ln158_2" fromId="746" toId="222">
</dataflow>
<dataflow id="748" from="tmp" to="StgValue_2" fromId="48" toId="2">
</dataflow>
<dataflow id="749" from="icmp_ln158" to="StgValue_3" fromId="121" toId="3">
</dataflow>
<dataflow id="750" from="icmp_ln164" to="StgValue_10" fromId="206" toId="10">
</dataflow>
<dataflow id="751" from="icmp_ln164" to="StgValue_11" fromId="206" toId="11">
</dataflow>
</dataflows>


</stg>
