# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"cpu_test_func_synth.v" \
"../../../../../alu.srcs/sources_1/new/CPU.v" \
"../../../../../alu.srcs/sources_1/new/ControlUnit_FSM.v" \
"../../../../../alu.srcs/sources_1/new/Control_Unit.v" \
"../../../../../alu.srcs/sources_1/new/Register.v" \
"../../../../../alu.srcs/sources_1/new/SignImm.v" \
"../../../../../alu.srcs/sources_1/new/cpu_main.v" \
"../../../../../alu.srcs/sources_1/new/decoder_for_alu.v" \
"../../../../../alu.srcs/sources_1/new/mux2_5bit.v" \
"../../../../../alu.srcs/sources_1/new/mux_2.v" \
"../../../../../alu.srcs/sources_1/new/mux_4.v" \
"../../../../../alu.srcs/sources_1/new/trigger_D.v" \
"../../../../../alu.srcs/sources_1/new/trigger_D_rst.v" \
"../../../../../alu.srcs/sim_1/new/cpu_test.v" \

# Do not sort compile order
nosort
