;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4.4.2018. 11:39:05
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x312D0000  	12589
0x0008	0x31110000  	12561
0x000C	0x31110000  	12561
0x0010	0x31110000  	12561
0x0014	0x31110000  	12561
0x0018	0x31110000  	12561
0x001C	0x31110000  	12561
0x0020	0x31110000  	12561
0x0024	0x31110000  	12561
0x0028	0x31110000  	12561
0x002C	0x31110000  	12561
0x0030	0x31110000  	12561
0x0034	0x31110000  	12561
0x0038	0x31110000  	12561
0x003C	0x31110000  	12561
0x0040	0x31110000  	12561
0x0044	0x31110000  	12561
0x0048	0x31110000  	12561
0x004C	0x31110000  	12561
0x0050	0x31110000  	12561
0x0054	0x31110000  	12561
0x0058	0x31110000  	12561
0x005C	0x31110000  	12561
0x0060	0x31110000  	12561
0x0064	0x31110000  	12561
0x0068	0x31110000  	12561
0x006C	0x31110000  	12561
0x0070	0x31110000  	12561
0x0074	0x31110000  	12561
0x0078	0x31110000  	12561
0x007C	0x31110000  	12561
0x0080	0x31110000  	12561
0x0084	0x31110000  	12561
0x0088	0x31110000  	12561
0x008C	0x31110000  	12561
0x0090	0x31110000  	12561
0x0094	0x31110000  	12561
0x0098	0x31110000  	12561
0x009C	0x31110000  	12561
0x00A0	0x31110000  	12561
0x00A4	0x31110000  	12561
0x00A8	0x31110000  	12561
0x00AC	0x31110000  	12561
0x00B0	0x31110000  	12561
0x00B4	0x31110000  	12561
0x00B8	0x31110000  	12561
0x00BC	0x31110000  	12561
0x00C0	0x31110000  	12561
0x00C4	0x31110000  	12561
0x00C8	0x31110000  	12561
0x00CC	0x31110000  	12561
0x00D0	0x31110000  	12561
0x00D4	0x31110000  	12561
0x00D8	0x31110000  	12561
0x00DC	0x31110000  	12561
0x00E0	0x31110000  	12561
0x00E4	0x31110000  	12561
0x00E8	0x31110000  	12561
0x00EC	0x31110000  	12561
0x00F0	0x31110000  	12561
0x00F4	0x31110000  	12561
0x00F8	0x31110000  	12561
0x00FC	0x31110000  	12561
0x0100	0x31110000  	12561
0x0104	0x31110000  	12561
0x0108	0x31110000  	12561
0x010C	0x31110000  	12561
0x0110	0x31110000  	12561
0x0114	0x31110000  	12561
0x0118	0x31110000  	12561
0x011C	0x31110000  	12561
0x0120	0x31110000  	12561
0x0124	0x31110000  	12561
0x0128	0x31110000  	12561
0x012C	0x31110000  	12561
0x0130	0x31110000  	12561
0x0134	0x31110000  	12561
0x0138	0x31110000  	12561
0x013C	0x31110000  	12561
0x0140	0x31110000  	12561
0x0144	0x31110000  	12561
0x0148	0x31110000  	12561
0x014C	0x31110000  	12561
; end of ____SysVT
_main:
;Click_MP3_STM.c, 113 :: 		void main()
0x312C	0xF000F80E  BL	12620
0x3130	0xF000FB26  BL	14208
0x3134	0xF7FFFFF0  BL	12568
0x3138	0xF000FAE2  BL	14080
;Click_MP3_STM.c, 115 :: 		systemInit();
0x313C	0xF7FFFEC0  BL	_systemInit+0
;Click_MP3_STM.c, 116 :: 		applicationInit();
0x3140	0xF7FFFFA4  BL	_applicationInit+0
;Click_MP3_STM.c, 118 :: 		while (1)
L_main24:
;Click_MP3_STM.c, 120 :: 		applicationTask();
0x3144	0xF7FFFF24  BL	_applicationTask+0
;Click_MP3_STM.c, 121 :: 		}
0x3148	0xE7FC    B	L_main24
;Click_MP3_STM.c, 122 :: 		}
L_end_main:
L__main_end_loop:
0x314A	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x30FC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x30FE	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x3102	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x3106	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x310A	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x310C	0xB001    ADD	SP, SP, #4
0x310E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x2E80	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x2E82	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x2E86	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x2E8A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x2E8E	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x2E90	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x2E94	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x2E96	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x2E98	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x2E9A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x2E9E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x2EA2	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x2EA4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x2EA8	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x2EAA	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x2EAC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x2EB0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x2EB4	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x2EB6	0xB001    ADD	SP, SP, #4
0x2EB8	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_MP3_STM.c, 54 :: 		void systemInit()
0x2EC0	0xB081    SUB	SP, SP, #4
0x2EC2	0xF8CDE000  STR	LR, [SP, #0]
;Click_MP3_STM.c, 56 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_AN_PIN, _GPIO_INPUT );
0x2EC6	0x2201    MOVS	R2, #1
0x2EC8	0x2100    MOVS	R1, #0
0x2ECA	0x2000    MOVS	R0, #0
0x2ECC	0xF7FFFE72  BL	_mikrobus_gpioInit+0
;Click_MP3_STM.c, 57 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x2ED0	0x2200    MOVS	R2, #0
0x2ED2	0x2101    MOVS	R1, #1
0x2ED4	0x2000    MOVS	R0, #0
0x2ED6	0xF7FFFE6D  BL	_mikrobus_gpioInit+0
;Click_MP3_STM.c, 58 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x2EDA	0x2200    MOVS	R2, #0
0x2EDC	0x2102    MOVS	R1, #2
0x2EDE	0x2000    MOVS	R0, #0
0x2EE0	0xF7FFFE68  BL	_mikrobus_gpioInit+0
;Click_MP3_STM.c, 59 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_OUTPUT );
0x2EE4	0x2200    MOVS	R2, #0
0x2EE6	0x2107    MOVS	R1, #7
0x2EE8	0x2000    MOVS	R0, #0
0x2EEA	0xF7FFFE63  BL	_mikrobus_gpioInit+0
;Click_MP3_STM.c, 61 :: 		mikrobus_spiInit( _MIKROBUS1, &_MP3_SPI_CFG[0] );
0x2EEE	0x480C    LDR	R0, [PC, #48]
0x2EF0	0x4601    MOV	R1, R0
0x2EF2	0x2000    MOVS	R0, #0
0x2EF4	0xF7FFFD60  BL	_mikrobus_spiInit+0
;Click_MP3_STM.c, 62 :: 		mikrobus_logInit( _LOG_USBUART_A, 9600 );
0x2EF8	0xF2425180  MOVW	R1, #9600
0x2EFC	0x2020    MOVS	R0, #32
0x2EFE	0xF7FFFF63  BL	_mikrobus_logInit+0
;Click_MP3_STM.c, 63 :: 		Delay_ms( 100 );
0x2F02	0xF644777F  MOVW	R7, #20351
0x2F06	0xF2C00712  MOVT	R7, #18
L_systemInit0:
0x2F0A	0x1E7F    SUBS	R7, R7, #1
0x2F0C	0xD1FD    BNE	L_systemInit0
0x2F0E	0xBF00    NOP
0x2F10	0xBF00    NOP
0x2F12	0xBF00    NOP
0x2F14	0xBF00    NOP
0x2F16	0xBF00    NOP
;Click_MP3_STM.c, 64 :: 		}
L_end_systemInit:
0x2F18	0xF8DDE000  LDR	LR, [SP, #0]
0x2F1C	0xB001    ADD	SP, SP, #4
0x2F1E	0x4770    BX	LR
0x2F20	0x36F00000  	__MP3_SPI_CFG+0
; end of _systemInit
_mikrobus_gpioInit:
;easymx_v7_STM32F107VC.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2BB4	0xB081    SUB	SP, SP, #4
0x2BB6	0xF8CDE000  STR	LR, [SP, #0]
0x2BBA	0xFA5FF981  UXTB	R9, R1
0x2BBE	0xFA5FFA82  UXTB	R10, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 36 (R9)
; direction start address is: 40 (R10)
;easymx_v7_STM32F107VC.c, 164 :: 		switch( bus )
0x2BC2	0xE00F    B	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x2BC4	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x2BC8	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x2BCC	0xF7FFFC1C  BL	easymx_v7_STM32F107VC__gpioInit_1+0
0x2BD0	0xE00D    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x2BD2	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x2BD6	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x2BDA	0xF7FFFCF1  BL	easymx_v7_STM32F107VC__gpioInit_2+0
0x2BDE	0xE006    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x2BE0	0x2001    MOVS	R0, #1
0x2BE2	0xE004    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
; bus start address is: 0 (R0)
0x2BE4	0x2800    CMP	R0, #0
0x2BE6	0xD0ED    BEQ	L_mikrobus_gpioInit80
0x2BE8	0x2801    CMP	R0, #1
0x2BEA	0xD0F2    BEQ	L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 36 (R9)
; direction end address is: 40 (R10)
0x2BEC	0xE7F8    B	L_mikrobus_gpioInit82
;easymx_v7_STM32F107VC.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x2BEE	0xF8DDE000  LDR	LR, [SP, #0]
0x2BF2	0xB001    ADD	SP, SP, #4
0x2BF4	0x4770    BX	LR
; end of _mikrobus_gpioInit
easymx_v7_STM32F107VC__gpioInit_1:
;__em_f107vc_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2408	0xB081    SUB	SP, SP, #4
0x240A	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 83 :: 		switch( pin )
0x240E	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_10
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_4 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_4 ); break;
L_easymx_v7_STM32F107VC__gpioInit_12:
0x2410	0x2901    CMP	R1, #1
0x2412	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_13
; dir end address is: 4 (R1)
0x2414	0xF2400110  MOVW	R1, #16
0x2418	0x4865    LDR	R0, [PC, #404]
0x241A	0xF7FFF9DF  BL	_GPIO_Digital_Input+0
0x241E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_14
L_easymx_v7_STM32F107VC__gpioInit_13:
0x2420	0xF2400110  MOVW	R1, #16
0x2424	0x4862    LDR	R0, [PC, #392]
0x2426	0xF7FFF9CB  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_14:
0x242A	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_2 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_2 ); break;
L_easymx_v7_STM32F107VC__gpioInit_15:
; dir start address is: 4 (R1)
0x242C	0x2901    CMP	R1, #1
0x242E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_16
; dir end address is: 4 (R1)
0x2430	0xF2400104  MOVW	R1, #4
0x2434	0x485F    LDR	R0, [PC, #380]
0x2436	0xF7FFF9D1  BL	_GPIO_Digital_Input+0
0x243A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_17
L_easymx_v7_STM32F107VC__gpioInit_16:
0x243C	0xF2400104  MOVW	R1, #4
0x2440	0x485C    LDR	R0, [PC, #368]
0x2442	0xF7FFF9BD  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_17:
0x2446	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_13); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_13); break;
L_easymx_v7_STM32F107VC__gpioInit_18:
; dir start address is: 4 (R1)
0x2448	0x2901    CMP	R1, #1
0x244A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_19
; dir end address is: 4 (R1)
0x244C	0xF2420100  MOVW	R1, #8192
0x2450	0x4859    LDR	R0, [PC, #356]
0x2452	0xF7FFF9C3  BL	_GPIO_Digital_Input+0
0x2456	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_110
L_easymx_v7_STM32F107VC__gpioInit_19:
0x2458	0xF2420100  MOVW	R1, #8192
0x245C	0x4856    LDR	R0, [PC, #344]
0x245E	0xF7FFF9AF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_110:
0x2462	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_111:
; dir start address is: 4 (R1)
0x2464	0x2901    CMP	R1, #1
0x2466	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_112
; dir end address is: 4 (R1)
0x2468	0xF2404100  MOVW	R1, #1024
0x246C	0x4851    LDR	R0, [PC, #324]
0x246E	0xF7FFF9B5  BL	_GPIO_Digital_Input+0
0x2472	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_113
L_easymx_v7_STM32F107VC__gpioInit_112:
0x2474	0xF2404100  MOVW	R1, #1024
0x2478	0x484E    LDR	R0, [PC, #312]
0x247A	0xF7FFF9A1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_113:
0x247E	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_114:
; dir start address is: 4 (R1)
0x2480	0x2901    CMP	R1, #1
0x2482	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_115
; dir end address is: 4 (R1)
0x2484	0xF6400100  MOVW	R1, #2048
0x2488	0x484A    LDR	R0, [PC, #296]
0x248A	0xF7FFF9A7  BL	_GPIO_Digital_Input+0
0x248E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_116
L_easymx_v7_STM32F107VC__gpioInit_115:
0x2490	0xF6400100  MOVW	R1, #2048
0x2494	0x4847    LDR	R0, [PC, #284]
0x2496	0xF7FFF993  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_116:
0x249A	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_117:
; dir start address is: 4 (R1)
0x249C	0x2901    CMP	R1, #1
0x249E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_118
; dir end address is: 4 (R1)
0x24A0	0xF2410100  MOVW	R1, #4096
0x24A4	0x4843    LDR	R0, [PC, #268]
0x24A6	0xF7FFF999  BL	_GPIO_Digital_Input+0
0x24AA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_119
L_easymx_v7_STM32F107VC__gpioInit_118:
0x24AC	0xF2410100  MOVW	R1, #4096
0x24B0	0x4840    LDR	R0, [PC, #256]
0x24B2	0xF7FFF985  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_119:
0x24B6	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_0 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_0 ); break;
L_easymx_v7_STM32F107VC__gpioInit_120:
; dir start address is: 4 (R1)
0x24B8	0x2901    CMP	R1, #1
0x24BA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_121
; dir end address is: 4 (R1)
0x24BC	0xF2400101  MOVW	R1, #1
0x24C0	0x483B    LDR	R0, [PC, #236]
0x24C2	0xF7FFF98B  BL	_GPIO_Digital_Input+0
0x24C6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_122
L_easymx_v7_STM32F107VC__gpioInit_121:
0x24C8	0xF2400101  MOVW	R1, #1
0x24CC	0x4838    LDR	R0, [PC, #224]
0x24CE	0xF7FFF977  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_122:
0x24D2	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_123:
; dir start address is: 4 (R1)
0x24D4	0x2901    CMP	R1, #1
0x24D6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_124
; dir end address is: 4 (R1)
0x24D8	0xF2404100  MOVW	R1, #1024
0x24DC	0x4836    LDR	R0, [PC, #216]
0x24DE	0xF7FFF97D  BL	_GPIO_Digital_Input+0
0x24E2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_125
L_easymx_v7_STM32F107VC__gpioInit_124:
0x24E4	0xF2404100  MOVW	R1, #1024
0x24E8	0x4833    LDR	R0, [PC, #204]
0x24EA	0xF7FFF969  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_125:
0x24EE	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_9 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_9 ); break;
L_easymx_v7_STM32F107VC__gpioInit_126:
; dir start address is: 4 (R1)
0x24F0	0x2901    CMP	R1, #1
0x24F2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_127
; dir end address is: 4 (R1)
0x24F4	0xF2402100  MOVW	R1, #512
0x24F8	0x482F    LDR	R0, [PC, #188]
0x24FA	0xF7FFF96F  BL	_GPIO_Digital_Input+0
0x24FE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_128
L_easymx_v7_STM32F107VC__gpioInit_127:
0x2500	0xF2402100  MOVW	R1, #512
0x2504	0x482C    LDR	R0, [PC, #176]
0x2506	0xF7FFF95B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_128:
0x250A	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_8 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_8 ); break;
L_easymx_v7_STM32F107VC__gpioInit_129:
; dir start address is: 4 (R1)
0x250C	0x2901    CMP	R1, #1
0x250E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_130
; dir end address is: 4 (R1)
0x2510	0xF2401100  MOVW	R1, #256
0x2514	0x4828    LDR	R0, [PC, #160]
0x2516	0xF7FFF961  BL	_GPIO_Digital_Input+0
0x251A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_131
L_easymx_v7_STM32F107VC__gpioInit_130:
0x251C	0xF2401100  MOVW	R1, #256
0x2520	0x4825    LDR	R0, [PC, #148]
0x2522	0xF7FFF94D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_131:
0x2526	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_132:
; dir start address is: 4 (R1)
0x2528	0x2901    CMP	R1, #1
0x252A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_133
; dir end address is: 4 (R1)
0x252C	0xF2400140  MOVW	R1, #64
0x2530	0x4822    LDR	R0, [PC, #136]
0x2532	0xF7FFF953  BL	_GPIO_Digital_Input+0
0x2536	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_134
L_easymx_v7_STM32F107VC__gpioInit_133:
0x2538	0xF2400140  MOVW	R1, #64
0x253C	0x481F    LDR	R0, [PC, #124]
0x253E	0xF7FFF93F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_134:
0x2542	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_135:
; dir start address is: 4 (R1)
0x2544	0x2901    CMP	R1, #1
0x2546	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_136
; dir end address is: 4 (R1)
0x2548	0xF2400180  MOVW	R1, #128
0x254C	0x481B    LDR	R0, [PC, #108]
0x254E	0xF7FFF945  BL	_GPIO_Digital_Input+0
0x2552	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_137
L_easymx_v7_STM32F107VC__gpioInit_136:
0x2554	0xF2400180  MOVW	R1, #128
0x2558	0x4818    LDR	R0, [PC, #96]
0x255A	0xF7FFF931  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_137:
0x255E	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_138:
0x2560	0x2001    MOVS	R0, #1
0x2562	0xE020    B	L_end__gpioInit_1
;__em_f107vc_gpio.c, 98 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2564	0x2800    CMP	R0, #0
0x2566	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_12
0x256A	0x2801    CMP	R0, #1
0x256C	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_15
0x2570	0x2802    CMP	R0, #2
0x2572	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_18
0x2576	0x2803    CMP	R0, #3
0x2578	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_111
0x257C	0x2804    CMP	R0, #4
0x257E	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_114
0x2582	0x2805    CMP	R0, #5
0x2584	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_117
0x2588	0x2806    CMP	R0, #6
0x258A	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_120
0x258E	0x2807    CMP	R0, #7
0x2590	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_123
0x2592	0x2808    CMP	R0, #8
0x2594	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_126
0x2596	0x2809    CMP	R0, #9
0x2598	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_129
0x259A	0x280A    CMP	R0, #10
0x259C	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_132
0x259E	0x280B    CMP	R0, #11
0x25A0	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x25A2	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_138
L_easymx_v7_STM32F107VC__gpioInit_11:
;__em_f107vc_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x25A4	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x25A6	0xF8DDE000  LDR	LR, [SP, #0]
0x25AA	0xB001    ADD	SP, SP, #4
0x25AC	0x4770    BX	LR
0x25AE	0xBF00    NOP
0x25B0	0x08004001  	GPIOA_BASE+0
0x25B4	0x10004001  	GPIOC_BASE+0
0x25B8	0x14004001  	GPIOD_BASE+0
0x25BC	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x17DC	0xB081    SUB	SP, SP, #4
0x17DE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x17E2	0xF04F0242  MOV	R2, #66
0x17E6	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x17E8	0xF7FFFA4E  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x17EC	0xF8DDE000  LDR	LR, [SP, #0]
0x17F0	0xB001    ADD	SP, SP, #4
0x17F2	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0C88	0xB081    SUB	SP, SP, #4
0x0C8A	0xF8CDE000  STR	LR, [SP, #0]
0x0C8E	0xB28C    UXTH	R4, R1
0x0C90	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0C92	0x4B77    LDR	R3, [PC, #476]
0x0C94	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0C98	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0C9A	0x4618    MOV	R0, R3
0x0C9C	0xF7FFFA6E  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0CA0	0xF1B40FFF  CMP	R4, #255
0x0CA4	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0CA6	0x4B73    LDR	R3, [PC, #460]
0x0CA8	0x429D    CMP	R5, R3
0x0CAA	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0CAC	0xF04F3333  MOV	R3, #858993459
0x0CB0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0CB2	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0CB4	0x2D42    CMP	R5, #66
0x0CB6	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0CB8	0xF04F3344  MOV	R3, #1145324612
0x0CBC	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0CBE	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0CC0	0xF64F73FF  MOVW	R3, #65535
0x0CC4	0x429C    CMP	R4, R3
0x0CC6	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0CC8	0x4B6A    LDR	R3, [PC, #424]
0x0CCA	0x429D    CMP	R5, R3
0x0CCC	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0CCE	0xF04F3333  MOV	R3, #858993459
0x0CD2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0CD4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0CD6	0xF04F3333  MOV	R3, #858993459
0x0CDA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0CDC	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0CDE	0x2D42    CMP	R5, #66
0x0CE0	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0CE2	0xF04F3344  MOV	R3, #1145324612
0x0CE6	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0CE8	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0CEA	0xF04F3344  MOV	R3, #1145324612
0x0CEE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0CF0	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0CF2	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0CF4	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0CF6	0xF0050301  AND	R3, R5, #1
0x0CFA	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0CFC	0x2100    MOVS	R1, #0
0x0CFE	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0D00	0xF0050302  AND	R3, R5, #2
0x0D04	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0D06	0xF40573C0  AND	R3, R5, #384
0x0D0A	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0D0C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0D0E	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0D10	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0D12	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0D14	0xF0050304  AND	R3, R5, #4
0x0D18	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0D1A	0xF0050320  AND	R3, R5, #32
0x0D1E	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0D20	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0D22	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0D24	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0D26	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0D28	0xF0050308  AND	R3, R5, #8
0x0D2C	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0D2E	0xF0050320  AND	R3, R5, #32
0x0D32	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0D34	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0D36	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0D38	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0D3A	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0D3C	0x4B4E    LDR	R3, [PC, #312]
0x0D3E	0xEA050303  AND	R3, R5, R3, LSL #0
0x0D42	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0D44	0x2003    MOVS	R0, #3
0x0D46	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0D48	0xF4057300  AND	R3, R5, #512
0x0D4C	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0D4E	0x2002    MOVS	R0, #2
0x0D50	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0D52	0xF4056380  AND	R3, R5, #1024
0x0D56	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0D58	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0D5A	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0D5C	0xF005030C  AND	R3, R5, #12
0x0D60	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0D62	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0D64	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0D66	0xF00403FF  AND	R3, R4, #255
0x0D6A	0xB29B    UXTH	R3, R3
0x0D6C	0x2B00    CMP	R3, #0
0x0D6E	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0D70	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0D72	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0D74	0xFA1FF884  UXTH	R8, R4
0x0D78	0x4632    MOV	R2, R6
0x0D7A	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0D7C	0x2808    CMP	R0, #8
0x0D7E	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0D80	0xF04F0301  MOV	R3, #1
0x0D84	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0D88	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0D8C	0x42A3    CMP	R3, R4
0x0D8E	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0D90	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0D92	0xF04F030F  MOV	R3, #15
0x0D96	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0D98	0x43DB    MVN	R3, R3
0x0D9A	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0D9E	0xFA01F305  LSL	R3, R1, R5
0x0DA2	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0DA6	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0DA8	0xF4067381  AND	R3, R6, #258
0x0DAC	0xF5B37F81  CMP	R3, #258
0x0DB0	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0DB2	0xF2020414  ADDW	R4, R2, #20
0x0DB6	0xF04F0301  MOV	R3, #1
0x0DBA	0x4083    LSLS	R3, R0
0x0DBC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0DBE	0xF0060382  AND	R3, R6, #130
0x0DC2	0x2B82    CMP	R3, #130
0x0DC4	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0DC6	0xF2020410  ADDW	R4, R2, #16
0x0DCA	0xF04F0301  MOV	R3, #1
0x0DCE	0x4083    LSLS	R3, R0
0x0DD0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0DD2	0x462F    MOV	R7, R5
0x0DD4	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0DD6	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0DD8	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0DDA	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0DDC	0xFA1FF088  UXTH	R0, R8
0x0DE0	0x460F    MOV	R7, R1
0x0DE2	0x4631    MOV	R1, R6
0x0DE4	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0DE6	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0DE8	0x460F    MOV	R7, R1
0x0DEA	0x4629    MOV	R1, R5
0x0DEC	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0DEE	0xF1B00FFF  CMP	R0, #255
0x0DF2	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0DF4	0x1D33    ADDS	R3, R6, #4
0x0DF6	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0DFA	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0DFC	0x2A08    CMP	R2, #8
0x0DFE	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0E00	0xF2020408  ADDW	R4, R2, #8
0x0E04	0xF04F0301  MOV	R3, #1
0x0E08	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0E0C	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0E10	0x42A3    CMP	R3, R4
0x0E12	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0E14	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0E16	0xF04F030F  MOV	R3, #15
0x0E1A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0E1C	0x43DB    MVN	R3, R3
0x0E1E	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0E22	0xFA07F305  LSL	R3, R7, R5
0x0E26	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0E2A	0xF4017381  AND	R3, R1, #258
0x0E2E	0xF5B37F81  CMP	R3, #258
0x0E32	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0E34	0xF2060514  ADDW	R5, R6, #20
0x0E38	0xF2020408  ADDW	R4, R2, #8
0x0E3C	0xF04F0301  MOV	R3, #1
0x0E40	0x40A3    LSLS	R3, R4
0x0E42	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0E44	0xF0010382  AND	R3, R1, #130
0x0E48	0x2B82    CMP	R3, #130
0x0E4A	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0E4C	0xF2060510  ADDW	R5, R6, #16
0x0E50	0xF2020408  ADDW	R4, R2, #8
0x0E54	0xF04F0301  MOV	R3, #1
0x0E58	0x40A3    LSLS	R3, R4
0x0E5A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0E5C	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0E5E	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0E60	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0E62	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0E64	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0E68	0xF8DDE000  LDR	LR, [SP, #0]
0x0E6C	0xB001    ADD	SP, SP, #4
0x0E6E	0x4770    BX	LR
0x0E70	0xFC00FFFF  	#-1024
0x0E74	0x00140008  	#524308
0x0E78	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x017C	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x017E	0x4919    LDR	R1, [PC, #100]
0x0180	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0184	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x0186	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0188	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x018A	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x018C	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x018E	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0190	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0192	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0194	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0196	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0198	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x019A	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x019C	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x019E	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01A0	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01A2	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01A6	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01A8	0x490F    LDR	R1, [PC, #60]
0x01AA	0x4288    CMP	R0, R1
0x01AC	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x01AE	0x490F    LDR	R1, [PC, #60]
0x01B0	0x4288    CMP	R0, R1
0x01B2	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x01B4	0x490E    LDR	R1, [PC, #56]
0x01B6	0x4288    CMP	R0, R1
0x01B8	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x01BA	0x490E    LDR	R1, [PC, #56]
0x01BC	0x4288    CMP	R0, R1
0x01BE	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x01C0	0x490D    LDR	R1, [PC, #52]
0x01C2	0x4288    CMP	R0, R1
0x01C4	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x01C6	0x490D    LDR	R1, [PC, #52]
0x01C8	0x4288    CMP	R0, R1
0x01CA	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x01CC	0x490C    LDR	R1, [PC, #48]
0x01CE	0x4288    CMP	R0, R1
0x01D0	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01D2	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x01D4	0x490B    LDR	R1, [PC, #44]
0x01D6	0x6809    LDR	R1, [R1, #0]
0x01D8	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01DC	0x4909    LDR	R1, [PC, #36]
0x01DE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x01E0	0xB001    ADD	SP, SP, #4
0x01E2	0x4770    BX	LR
0x01E4	0xFC00FFFF  	#-1024
0x01E8	0x08004001  	#1073809408
0x01EC	0x0C004001  	#1073810432
0x01F0	0x10004001  	#1073811456
0x01F4	0x14004001  	#1073812480
0x01F8	0x18004001  	#1073813504
0x01FC	0x1C004001  	#1073814528
0x0200	0x20004001  	#1073815552
0x0204	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x17C0	0xB081    SUB	SP, SP, #4
0x17C2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x17C6	0x4A04    LDR	R2, [PC, #16]
0x17C8	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x17CA	0xF7FFFA5D  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x17CE	0xF8DDE000  LDR	LR, [SP, #0]
0x17D2	0xB001    ADD	SP, SP, #4
0x17D4	0x4770    BX	LR
0x17D6	0xBF00    NOP
0x17D8	0x00140008  	#524308
; end of _GPIO_Digital_Output
easymx_v7_STM32F107VC__gpioInit_2:
;__em_f107vc_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x25C0	0xB081    SUB	SP, SP, #4
0x25C2	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 104 :: 		switch( pin )
0x25C6	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_239
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_241:
0x25C8	0x2901    CMP	R1, #1
0x25CA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_242
; dir end address is: 4 (R1)
0x25CC	0xF2400120  MOVW	R1, #32
0x25D0	0x4865    LDR	R0, [PC, #404]
0x25D2	0xF7FFF903  BL	_GPIO_Digital_Input+0
0x25D6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_243
L_easymx_v7_STM32F107VC__gpioInit_242:
0x25D8	0xF2400120  MOVW	R1, #32
0x25DC	0x4862    LDR	R0, [PC, #392]
0x25DE	0xF7FFF8EF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_243:
0x25E2	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_3 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_3 ); break;
L_easymx_v7_STM32F107VC__gpioInit_244:
; dir start address is: 4 (R1)
0x25E4	0x2901    CMP	R1, #1
0x25E6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_245
; dir end address is: 4 (R1)
0x25E8	0xF2400108  MOVW	R1, #8
0x25EC	0x485F    LDR	R0, [PC, #380]
0x25EE	0xF7FFF8F5  BL	_GPIO_Digital_Input+0
0x25F2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_246
L_easymx_v7_STM32F107VC__gpioInit_245:
0x25F4	0xF2400108  MOVW	R1, #8
0x25F8	0x485C    LDR	R0, [PC, #368]
0x25FA	0xF7FFF8E1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_246:
0x25FE	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_14); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_14); break;
L_easymx_v7_STM32F107VC__gpioInit_247:
; dir start address is: 4 (R1)
0x2600	0x2901    CMP	R1, #1
0x2602	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_248
; dir end address is: 4 (R1)
0x2604	0xF2440100  MOVW	R1, #16384
0x2608	0x4859    LDR	R0, [PC, #356]
0x260A	0xF7FFF8E7  BL	_GPIO_Digital_Input+0
0x260E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_249
L_easymx_v7_STM32F107VC__gpioInit_248:
0x2610	0xF2440100  MOVW	R1, #16384
0x2614	0x4856    LDR	R0, [PC, #344]
0x2616	0xF7FFF8D3  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_249:
0x261A	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_250:
; dir start address is: 4 (R1)
0x261C	0x2901    CMP	R1, #1
0x261E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_251
; dir end address is: 4 (R1)
0x2620	0xF2404100  MOVW	R1, #1024
0x2624	0x4851    LDR	R0, [PC, #324]
0x2626	0xF7FFF8D9  BL	_GPIO_Digital_Input+0
0x262A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_252
L_easymx_v7_STM32F107VC__gpioInit_251:
0x262C	0xF2404100  MOVW	R1, #1024
0x2630	0x484E    LDR	R0, [PC, #312]
0x2632	0xF7FFF8C5  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_252:
0x2636	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_253:
; dir start address is: 4 (R1)
0x2638	0x2901    CMP	R1, #1
0x263A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_254
; dir end address is: 4 (R1)
0x263C	0xF6400100  MOVW	R1, #2048
0x2640	0x484A    LDR	R0, [PC, #296]
0x2642	0xF7FFF8CB  BL	_GPIO_Digital_Input+0
0x2646	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_255
L_easymx_v7_STM32F107VC__gpioInit_254:
0x2648	0xF6400100  MOVW	R1, #2048
0x264C	0x4847    LDR	R0, [PC, #284]
0x264E	0xF7FFF8B7  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_255:
0x2652	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_256:
; dir start address is: 4 (R1)
0x2654	0x2901    CMP	R1, #1
0x2656	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_257
; dir end address is: 4 (R1)
0x2658	0xF2410100  MOVW	R1, #4096
0x265C	0x4843    LDR	R0, [PC, #268]
0x265E	0xF7FFF8BD  BL	_GPIO_Digital_Input+0
0x2662	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_258
L_easymx_v7_STM32F107VC__gpioInit_257:
0x2664	0xF2410100  MOVW	R1, #4096
0x2668	0x4840    LDR	R0, [PC, #256]
0x266A	0xF7FFF8A9  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_258:
0x266E	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_259:
; dir start address is: 4 (R1)
0x2670	0x2901    CMP	R1, #1
0x2672	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_260
; dir end address is: 4 (R1)
0x2674	0xF2410100  MOVW	R1, #4096
0x2678	0x483D    LDR	R0, [PC, #244]
0x267A	0xF7FFF8AF  BL	_GPIO_Digital_Input+0
0x267E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_261
L_easymx_v7_STM32F107VC__gpioInit_260:
0x2680	0xF2410100  MOVW	R1, #4096
0x2684	0x483A    LDR	R0, [PC, #232]
0x2686	0xF7FFF89B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_261:
0x268A	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_262:
; dir start address is: 4 (R1)
0x268C	0x2901    CMP	R1, #1
0x268E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_263
; dir end address is: 4 (R1)
0x2690	0xF6400100  MOVW	R1, #2048
0x2694	0x4836    LDR	R0, [PC, #216]
0x2696	0xF7FFF8A1  BL	_GPIO_Digital_Input+0
0x269A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_264
L_easymx_v7_STM32F107VC__gpioInit_263:
0x269C	0xF6400100  MOVW	R1, #2048
0x26A0	0x4833    LDR	R0, [PC, #204]
0x26A2	0xF7FFF88D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_264:
0x26A6	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_265:
; dir start address is: 4 (R1)
0x26A8	0x2901    CMP	R1, #1
0x26AA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_266
; dir end address is: 4 (R1)
0x26AC	0xF2400140  MOVW	R1, #64
0x26B0	0x482F    LDR	R0, [PC, #188]
0x26B2	0xF7FFF893  BL	_GPIO_Digital_Input+0
0x26B6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_267
L_easymx_v7_STM32F107VC__gpioInit_266:
0x26B8	0xF2400140  MOVW	R1, #64
0x26BC	0x482C    LDR	R0, [PC, #176]
0x26BE	0xF7FFF87F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_267:
0x26C2	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_268:
; dir start address is: 4 (R1)
0x26C4	0x2901    CMP	R1, #1
0x26C6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_269
; dir end address is: 4 (R1)
0x26C8	0xF2400120  MOVW	R1, #32
0x26CC	0x4828    LDR	R0, [PC, #160]
0x26CE	0xF7FFF885  BL	_GPIO_Digital_Input+0
0x26D2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_270
L_easymx_v7_STM32F107VC__gpioInit_269:
0x26D4	0xF2400120  MOVW	R1, #32
0x26D8	0x4825    LDR	R0, [PC, #148]
0x26DA	0xF7FFF871  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_270:
0x26DE	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_271:
; dir start address is: 4 (R1)
0x26E0	0x2901    CMP	R1, #1
0x26E2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_272
; dir end address is: 4 (R1)
0x26E4	0xF2400140  MOVW	R1, #64
0x26E8	0x4822    LDR	R0, [PC, #136]
0x26EA	0xF7FFF877  BL	_GPIO_Digital_Input+0
0x26EE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_273
L_easymx_v7_STM32F107VC__gpioInit_272:
0x26F0	0xF2400140  MOVW	R1, #64
0x26F4	0x481F    LDR	R0, [PC, #124]
0x26F6	0xF7FFF863  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_273:
0x26FA	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_274:
; dir start address is: 4 (R1)
0x26FC	0x2901    CMP	R1, #1
0x26FE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_275
; dir end address is: 4 (R1)
0x2700	0xF2400180  MOVW	R1, #128
0x2704	0x481B    LDR	R0, [PC, #108]
0x2706	0xF7FFF869  BL	_GPIO_Digital_Input+0
0x270A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_276
L_easymx_v7_STM32F107VC__gpioInit_275:
0x270C	0xF2400180  MOVW	R1, #128
0x2710	0x4818    LDR	R0, [PC, #96]
0x2712	0xF7FFF855  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_276:
0x2716	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_277:
0x2718	0x2001    MOVS	R0, #1
0x271A	0xE020    B	L_end__gpioInit_2
;__em_f107vc_gpio.c, 119 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x271C	0x2800    CMP	R0, #0
0x271E	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_241
0x2722	0x2801    CMP	R0, #1
0x2724	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_244
0x2728	0x2802    CMP	R0, #2
0x272A	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_247
0x272E	0x2803    CMP	R0, #3
0x2730	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_250
0x2734	0x2804    CMP	R0, #4
0x2736	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_253
0x273A	0x2805    CMP	R0, #5
0x273C	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_256
0x2740	0x2806    CMP	R0, #6
0x2742	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_259
0x2746	0x2807    CMP	R0, #7
0x2748	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_262
0x274A	0x2808    CMP	R0, #8
0x274C	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_265
0x274E	0x2809    CMP	R0, #9
0x2750	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_268
0x2752	0x280A    CMP	R0, #10
0x2754	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_271
0x2756	0x280B    CMP	R0, #11
0x2758	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x275A	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_277
L_easymx_v7_STM32F107VC__gpioInit_240:
;__em_f107vc_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x275C	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x275E	0xF8DDE000  LDR	LR, [SP, #0]
0x2762	0xB001    ADD	SP, SP, #4
0x2764	0x4770    BX	LR
0x2766	0xBF00    NOP
0x2768	0x08004001  	GPIOA_BASE+0
0x276C	0x10004001  	GPIOC_BASE+0
0x2770	0x14004001  	GPIOD_BASE+0
0x2774	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_2
_mikrobus_spiInit:
;easymx_v7_STM32F107VC.c, 192 :: 		T_mikrobus_ret mikrobus_spiInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x29B8	0xB081    SUB	SP, SP, #4
0x29BA	0xF8CDE000  STR	LR, [SP, #0]
0x29BE	0x468B    MOV	R11, R1
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 44 (R11)
;easymx_v7_STM32F107VC.c, 194 :: 		switch( bus )
0x29C0	0xE009    B	L_mikrobus_spiInit83
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 197 :: 		case _MIKROBUS1 : return _spiInit_1( cfg );
L_mikrobus_spiInit85:
0x29C2	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x29C4	0xF7FFFED8  BL	easymx_v7_STM32F107VC__spiInit_1+0
0x29C8	0xE00A    B	L_end_mikrobus_spiInit
;easymx_v7_STM32F107VC.c, 200 :: 		case _MIKROBUS2 : return _spiInit_2( cfg );
L_mikrobus_spiInit86:
; cfg start address is: 44 (R11)
0x29CA	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x29CC	0xF7FFFCD2  BL	easymx_v7_STM32F107VC__spiInit_2+0
0x29D0	0xE006    B	L_end_mikrobus_spiInit
;easymx_v7_STM32F107VC.c, 214 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_spiInit87:
0x29D2	0x2001    MOVS	R0, #1
0x29D4	0xE004    B	L_end_mikrobus_spiInit
;easymx_v7_STM32F107VC.c, 215 :: 		}
L_mikrobus_spiInit83:
; cfg start address is: 44 (R11)
; bus start address is: 0 (R0)
0x29D6	0x2800    CMP	R0, #0
0x29D8	0xD0F3    BEQ	L_mikrobus_spiInit85
0x29DA	0x2801    CMP	R0, #1
0x29DC	0xD0F5    BEQ	L_mikrobus_spiInit86
; bus end address is: 0 (R0)
; cfg end address is: 44 (R11)
0x29DE	0xE7F8    B	L_mikrobus_spiInit87
;easymx_v7_STM32F107VC.c, 217 :: 		}
L_end_mikrobus_spiInit:
0x29E0	0xF8DDE000  LDR	LR, [SP, #0]
0x29E4	0xB001    ADD	SP, SP, #4
0x29E6	0x4770    BX	LR
; end of _mikrobus_spiInit
easymx_v7_STM32F107VC__spiInit_1:
;__em_f107vc_spi.c, 27 :: 		static T_mikrobus_ret _spiInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x2778	0xB081    SUB	SP, SP, #4
0x277A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_spi.c, 29 :: 		SPI3_Init_Advanced( (unsigned char)cfg[0], (long)cfg[1], &_GPIO_MODULE_SPI3_PC10_11_12 );
0x277E	0x1D01    ADDS	R1, R0, #4
0x2780	0x680A    LDR	R2, [R1, #0]
0x2782	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x2784	0xB2C8    UXTB	R0, R1
0x2786	0x4611    MOV	R1, R2
0x2788	0x4A03    LDR	R2, [PC, #12]
0x278A	0xF7FEFEAD  BL	_SPI3_Init_Advanced+0
;__em_f107vc_spi.c, 30 :: 		return _MIKROBUS_OK;
0x278E	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_spi.c, 31 :: 		}
L_end__spiInit_1:
0x2790	0xF8DDE000  LDR	LR, [SP, #0]
0x2794	0xB001    ADD	SP, SP, #4
0x2796	0x4770    BX	LR
0x2798	0x36140000  	__GPIO_MODULE_SPI3_PC10_11_12+0
; end of easymx_v7_STM32F107VC__spiInit_1
_SPI3_Init_Advanced:
;__Lib_SPI_123.c, 133 :: 		
; module start address is: 8 (R2)
0x14E8	0xB083    SUB	SP, SP, #12
0x14EA	0xF8CDE000  STR	LR, [SP, #0]
0x14EE	0xF88D0004  STRB	R0, [SP, #4]
0x14F2	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 134 :: 		
0x14F4	0x4C0B    LDR	R4, [PC, #44]
0x14F6	0x4B0C    LDR	R3, [PC, #48]
0x14F8	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 135 :: 		
0x14FA	0x4C0C    LDR	R4, [PC, #48]
0x14FC	0x4B0C    LDR	R3, [PC, #48]
0x14FE	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 137 :: 		
0x1500	0x2401    MOVS	R4, #1
0x1502	0xB264    SXTB	R4, R4
0x1504	0x4B0B    LDR	R3, [PC, #44]
0x1506	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 138 :: 		
0x1508	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x150A	0xF7FFFCC1  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 140 :: 		
0x150E	0x9A02    LDR	R2, [SP, #8]
0x1510	0xF89D1004  LDRB	R1, [SP, #4]
0x1514	0x4808    LDR	R0, [PC, #32]
0x1516	0xF7FFFD43  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 141 :: 		
L_end_SPI3_Init_Advanced:
0x151A	0xF8DDE000  LDR	LR, [SP, #0]
0x151E	0xB003    ADD	SP, SP, #12
0x1520	0x4770    BX	LR
0x1522	0xBF00    NOP
0x1524	0x12110000  	_SPI3_Read+0
0x1528	0x044C2000  	_SPI_Rd_Ptr+0
0x152C	0x124D0000  	_SPI3_Write+0
0x1530	0x07142000  	_SPI_Wr_Ptr+0
0x1534	0x03BC4242  	RCC_APB1ENR+0
0x1538	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0E90	0xB081    SUB	SP, SP, #4
0x0E92	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0E96	0x2201    MOVS	R2, #1
0x0E98	0xB252    SXTB	R2, R2
0x0E9A	0x493E    LDR	R1, [PC, #248]
0x0E9C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x0E9E	0xF2000168  ADDW	R1, R0, #104
0x0EA2	0x680B    LDR	R3, [R1, #0]
0x0EA4	0xF06F6100  MVN	R1, #134217728
0x0EA8	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0EAC	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x0EAE	0xF0036100  AND	R1, R3, #134217728
0x0EB2	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0EB4	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x0EB6	0xF0024100  AND	R1, R2, #-2147483648
0x0EBA	0xF1B14F00  CMP	R1, #-2147483648
0x0EBE	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0EC0	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0EC2	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0EC4	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0EC6	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0EC8	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x0ECA	0xF4042170  AND	R1, R4, #983040
0x0ECE	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0ED0	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0ED2	0xF64F71FF  MOVW	R1, #65535
0x0ED6	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x0EDA	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0EDC	0xF4041140  AND	R1, R4, #3145728
0x0EE0	0xF5B11F40  CMP	R1, #3145728
0x0EE4	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0EE6	0xF06F6170  MVN	R1, #251658240
0x0EEA	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x0EEE	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0EF0	0x492A    LDR	R1, [PC, #168]
0x0EF2	0x680A    LDR	R2, [R1, #0]
0x0EF4	0xF06F6170  MVN	R1, #251658240
0x0EF8	0x400A    ANDS	R2, R1
0x0EFA	0x4928    LDR	R1, [PC, #160]
0x0EFC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x0EFE	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0F00	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0F02	0xF4041180  AND	R1, R4, #1048576
0x0F06	0xF5B11F80  CMP	R1, #1048576
0x0F0A	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0F0C	0xF04F0103  MOV	R1, #3
0x0F10	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0F12	0x43C9    MVN	R1, R1
0x0F14	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0F18	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0F1C	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x0F1E	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0F20	0x0D61    LSRS	R1, R4, #21
0x0F22	0x0109    LSLS	R1, R1, #4
0x0F24	0xFA05F101  LSL	R1, R5, R1
0x0F28	0x43C9    MVN	R1, R1
0x0F2A	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0F2C	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0F30	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0F32	0x0D61    LSRS	R1, R4, #21
0x0F34	0x0109    LSLS	R1, R1, #4
0x0F36	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0F3A	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0F3C	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x0F3E	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0F42	0xF1B14F00  CMP	R1, #-2147483648
0x0F46	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0F48	0x4913    LDR	R1, [PC, #76]
0x0F4A	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0F4C	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x0F4E	0x4913    LDR	R1, [PC, #76]
0x0F50	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x0F52	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0F56	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0F58	0xEA4F018A  LSL	R1, R10, #2
0x0F5C	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0F60	0x6809    LDR	R1, [R1, #0]
0x0F62	0xF1B13FFF  CMP	R1, #-1
0x0F66	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x0F68	0xF1090134  ADD	R1, R9, #52
0x0F6C	0xEA4F038A  LSL	R3, R10, #2
0x0F70	0x18C9    ADDS	R1, R1, R3
0x0F72	0x6809    LDR	R1, [R1, #0]
0x0F74	0x460A    MOV	R2, R1
0x0F76	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0F7A	0x6809    LDR	R1, [R1, #0]
0x0F7C	0x4608    MOV	R0, R1
0x0F7E	0x4611    MOV	R1, R2
0x0F80	0xF7FFF942  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0F84	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0F88	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0F8A	0xF8DDE000  LDR	LR, [SP, #0]
0x0F8E	0xB001    ADD	SP, SP, #4
0x0F90	0x4770    BX	LR
0x0F92	0xBF00    NOP
0x0F94	0x03004242  	RCC_APB2ENRbits+0
0x0F98	0x001C4001  	AFIO_MAPR2+0
0x0F9C	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0208	0xB083    SUB	SP, SP, #12
0x020A	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x020E	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x0212	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0214	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x0216	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x021A	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x021C	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x021E	0x4A19    LDR	R2, [PC, #100]
0x0220	0x9202    STR	R2, [SP, #8]
0x0222	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0224	0x4A18    LDR	R2, [PC, #96]
0x0226	0x9202    STR	R2, [SP, #8]
0x0228	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x022A	0x4A18    LDR	R2, [PC, #96]
0x022C	0x9202    STR	R2, [SP, #8]
0x022E	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0230	0x4A17    LDR	R2, [PC, #92]
0x0232	0x9202    STR	R2, [SP, #8]
0x0234	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x0236	0x4A17    LDR	R2, [PC, #92]
0x0238	0x9202    STR	R2, [SP, #8]
0x023A	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x023C	0x4A16    LDR	R2, [PC, #88]
0x023E	0x9202    STR	R2, [SP, #8]
0x0240	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0242	0x4A16    LDR	R2, [PC, #88]
0x0244	0x9202    STR	R2, [SP, #8]
0x0246	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0248	0x2800    CMP	R0, #0
0x024A	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x024C	0x2801    CMP	R0, #1
0x024E	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0250	0x2802    CMP	R0, #2
0x0252	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0254	0x2803    CMP	R0, #3
0x0256	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0258	0x2804    CMP	R0, #4
0x025A	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x025C	0x2805    CMP	R0, #5
0x025E	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0260	0x2806    CMP	R0, #6
0x0262	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0264	0x2201    MOVS	R2, #1
0x0266	0xB212    SXTH	R2, R2
0x0268	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x026A	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x026E	0x9802    LDR	R0, [SP, #8]
0x0270	0x460A    MOV	R2, R1
0x0272	0xF8BD1004  LDRH	R1, [SP, #4]
0x0276	0xF000FD07  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x027A	0xF8DDE000  LDR	LR, [SP, #0]
0x027E	0xB003    ADD	SP, SP, #12
0x0280	0x4770    BX	LR
0x0282	0xBF00    NOP
0x0284	0x08004001  	#1073809408
0x0288	0x0C004001  	#1073810432
0x028C	0x10004001  	#1073811456
0x0290	0x14004001  	#1073812480
0x0294	0x18004001  	#1073813504
0x0298	0x1C004001  	#1073814528
0x029C	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x0FA0	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x0FA2	0x2300    MOVS	R3, #0
0x0FA4	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x0FA6	0x00CB    LSLS	R3, R1, #3
0x0FA8	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x0FAA	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x0FAE	0x6804    LDR	R4, [R0, #0]
0x0FB0	0xB29B    UXTH	R3, R3
0x0FB2	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0FB6	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x0FB8	0x1D05    ADDS	R5, R0, #4
0x0FBA	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x0FBC	0x461C    MOV	R4, R3
0x0FBE	0x682B    LDR	R3, [R5, #0]
0x0FC0	0xF3640382  BFI	R3, R4, #2, #1
0x0FC4	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x0FC6	0xF200051C  ADDW	R5, R0, #28
0x0FCA	0x2400    MOVS	R4, #0
0x0FCC	0x682B    LDR	R3, [R5, #0]
0x0FCE	0xF36423CB  BFI	R3, R4, #11, #1
0x0FD2	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x0FD4	0x2401    MOVS	R4, #1
0x0FD6	0x6803    LDR	R3, [R0, #0]
0x0FD8	0xF3641386  BFI	R3, R4, #6, #1
0x0FDC	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x0FDE	0xB001    ADD	SP, SP, #4
0x0FE0	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
easymx_v7_STM32F107VC__spiInit_2:
;__em_f107vc_spi.c, 33 :: 		static T_mikrobus_ret _spiInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x2374	0xB081    SUB	SP, SP, #4
0x2376	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_spi.c, 35 :: 		SPI3_Init_Advanced( (unsigned char)cfg[0], (long)cfg[1], &_GPIO_MODULE_SPI3_PC10_11_12 );
0x237A	0x1D01    ADDS	R1, R0, #4
0x237C	0x680A    LDR	R2, [R1, #0]
0x237E	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x2380	0xB2C8    UXTB	R0, R1
0x2382	0x4611    MOV	R1, R2
0x2384	0x4A03    LDR	R2, [PC, #12]
0x2386	0xF7FFF8AF  BL	_SPI3_Init_Advanced+0
;__em_f107vc_spi.c, 36 :: 		return _MIKROBUS_OK;
0x238A	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_spi.c, 37 :: 		}
L_end__spiInit_2:
0x238C	0xF8DDE000  LDR	LR, [SP, #0]
0x2390	0xB001    ADD	SP, SP, #4
0x2392	0x4770    BX	LR
0x2394	0x36140000  	__GPIO_MODULE_SPI3_PC10_11_12+0
; end of easymx_v7_STM32F107VC__spiInit_2
_mikrobus_logInit:
;easymx_v7_STM32F107VC.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2DC8	0xB081    SUB	SP, SP, #4
0x2DCA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 285 :: 		switch( port )
0x2DCE	0xE011    B	L_mikrobus_logInit88
; port end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x2DD0	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2DD2	0xF7FFFAE1  BL	easymx_v7_STM32F107VC__log_init1+0
0x2DD6	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x2DD8	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2DDA	0xF7FFFAF9  BL	easymx_v7_STM32F107VC__log_init2+0
0x2DDE	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
0x2DE0	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2DE2	0xF7FFFCDB  BL	easymx_v7_STM32F107VC__log_initUartA+0
0x2DE6	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
0x2DE8	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2DEA	0xF7FFFD05  BL	easymx_v7_STM32F107VC__log_initUartB+0
0x2DEE	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit94:
0x2DF0	0x2001    MOVS	R0, #1
0x2DF2	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 315 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2DF4	0x2800    CMP	R0, #0
0x2DF6	0xD0EB    BEQ	L_mikrobus_logInit90
0x2DF8	0x2801    CMP	R0, #1
0x2DFA	0xD0ED    BEQ	L_mikrobus_logInit91
0x2DFC	0x2820    CMP	R0, #32
0x2DFE	0xD0EF    BEQ	L_mikrobus_logInit92
0x2E00	0x2830    CMP	R0, #48
0x2E02	0xD0F1    BEQ	L_mikrobus_logInit93
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x2E04	0xE7F4    B	L_mikrobus_logInit94
;easymx_v7_STM32F107VC.c, 317 :: 		}
L_end_mikrobus_logInit:
0x2E06	0xF8DDE000  LDR	LR, [SP, #0]
0x2E0A	0xB001    ADD	SP, SP, #4
0x2E0C	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_STM32F107VC__log_init1:
;__em_f107vc_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x2398	0xB081    SUB	SP, SP, #4
0x239A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 25 :: 		UART3_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PD89);
0x239E	0x4909    LDR	R1, [PC, #36]
0x23A0	0xB402    PUSH	(R1)
0x23A2	0xF2400300  MOVW	R3, #0
0x23A6	0xF2400200  MOVW	R2, #0
0x23AA	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x23AE	0xF7FEFFDF  BL	_UART3_Init_Advanced+0
0x23B2	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 26 :: 		logger = UART3_Write;
0x23B4	0x4A04    LDR	R2, [PC, #16]
0x23B6	0x4905    LDR	R1, [PC, #20]
0x23B8	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 27 :: 		return 0;
0x23BA	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 28 :: 		}
L_end__log_init1:
0x23BC	0xF8DDE000  LDR	LR, [SP, #0]
0x23C0	0xB001    ADD	SP, SP, #4
0x23C2	0x4770    BX	LR
0x23C4	0x353C0000  	__GPIO_MODULE_USART3_PD89+0
0x23C8	0x13110000  	_UART3_Write+0
0x23CC	0x04442000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init1
_UART3_Init_Advanced:
;__Lib_UART_123_45.c, 384 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x1370	0xB081    SUB	SP, SP, #4
0x1372	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x1376	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 386 :: 		
0x1378	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x137A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x137C	0xB408    PUSH	(R3)
0x137E	0xB293    UXTH	R3, R2
0x1380	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x1382	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1384	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x1386	0xF7FFF881  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x138A	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 387 :: 		
L_end_UART3_Init_Advanced:
0x138C	0xF8DDE000  LDR	LR, [SP, #0]
0x1390	0xB001    ADD	SP, SP, #4
0x1392	0x4770    BX	LR
0x1394	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x048C	0xB089    SUB	SP, SP, #36
0x048E	0xF8CDE000  STR	LR, [SP, #0]
0x0492	0x4683    MOV	R11, R0
0x0494	0xB298    UXTH	R0, R3
0x0496	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x0498	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x049C	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x049E	0xAC04    ADD	R4, SP, #16
0x04A0	0xF8AD1004  STRH	R1, [SP, #4]
0x04A4	0xF8AD0008  STRH	R0, [SP, #8]
0x04A8	0x4620    MOV	R0, R4
0x04AA	0xF7FFFF1B  BL	_RCC_GetClocksFrequency+0
0x04AE	0xF8BD0008  LDRH	R0, [SP, #8]
0x04B2	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x04B6	0x4C64    LDR	R4, [PC, #400]
0x04B8	0x45A3    CMP	R11, R4
0x04BA	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x04BC	0x2501    MOVS	R5, #1
0x04BE	0xB26D    SXTB	R5, R5
0x04C0	0x4C62    LDR	R4, [PC, #392]
0x04C2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x04C4	0x4D62    LDR	R5, [PC, #392]
0x04C6	0x4C63    LDR	R4, [PC, #396]
0x04C8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x04CA	0x4D63    LDR	R5, [PC, #396]
0x04CC	0x4C63    LDR	R4, [PC, #396]
0x04CE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x04D0	0x4D63    LDR	R5, [PC, #396]
0x04D2	0x4C64    LDR	R4, [PC, #400]
0x04D4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x04D6	0x4D64    LDR	R5, [PC, #400]
0x04D8	0x4C64    LDR	R4, [PC, #400]
0x04DA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x04DC	0x9C07    LDR	R4, [SP, #28]
0x04DE	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x04E0	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x04E2	0x4C63    LDR	R4, [PC, #396]
0x04E4	0x45A3    CMP	R11, R4
0x04E6	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x04E8	0x2501    MOVS	R5, #1
0x04EA	0xB26D    SXTB	R5, R5
0x04EC	0x4C61    LDR	R4, [PC, #388]
0x04EE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x04F0	0x4D61    LDR	R5, [PC, #388]
0x04F2	0x4C58    LDR	R4, [PC, #352]
0x04F4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x04F6	0x4D61    LDR	R5, [PC, #388]
0x04F8	0x4C58    LDR	R4, [PC, #352]
0x04FA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x04FC	0x4D60    LDR	R5, [PC, #384]
0x04FE	0x4C59    LDR	R4, [PC, #356]
0x0500	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x0502	0x4D60    LDR	R5, [PC, #384]
0x0504	0x4C59    LDR	R4, [PC, #356]
0x0506	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x0508	0x9C06    LDR	R4, [SP, #24]
0x050A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x050C	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x050E	0x4C5E    LDR	R4, [PC, #376]
0x0510	0x45A3    CMP	R11, R4
0x0512	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x0514	0x2501    MOVS	R5, #1
0x0516	0xB26D    SXTB	R5, R5
0x0518	0x4C5C    LDR	R4, [PC, #368]
0x051A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x051C	0x4D5C    LDR	R5, [PC, #368]
0x051E	0x4C4D    LDR	R4, [PC, #308]
0x0520	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x0522	0x4D5C    LDR	R5, [PC, #368]
0x0524	0x4C4D    LDR	R4, [PC, #308]
0x0526	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x0528	0x4D5B    LDR	R5, [PC, #364]
0x052A	0x4C4E    LDR	R4, [PC, #312]
0x052C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x052E	0x4D5B    LDR	R5, [PC, #364]
0x0530	0x4C4E    LDR	R4, [PC, #312]
0x0532	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x0534	0x9C06    LDR	R4, [SP, #24]
0x0536	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x0538	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x053A	0x4C59    LDR	R4, [PC, #356]
0x053C	0x45A3    CMP	R11, R4
0x053E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x0540	0x2501    MOVS	R5, #1
0x0542	0xB26D    SXTB	R5, R5
0x0544	0x4C57    LDR	R4, [PC, #348]
0x0546	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x0548	0x4D57    LDR	R5, [PC, #348]
0x054A	0x4C42    LDR	R4, [PC, #264]
0x054C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x054E	0x4D57    LDR	R5, [PC, #348]
0x0550	0x4C42    LDR	R4, [PC, #264]
0x0552	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x0554	0x4D56    LDR	R5, [PC, #344]
0x0556	0x4C43    LDR	R4, [PC, #268]
0x0558	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x055A	0x4D56    LDR	R5, [PC, #344]
0x055C	0x4C43    LDR	R4, [PC, #268]
0x055E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x0560	0x9C06    LDR	R4, [SP, #24]
0x0562	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x0564	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x0566	0x4C54    LDR	R4, [PC, #336]
0x0568	0x45A3    CMP	R11, R4
0x056A	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x056C	0x2501    MOVS	R5, #1
0x056E	0xB26D    SXTB	R5, R5
0x0570	0x4C52    LDR	R4, [PC, #328]
0x0572	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x0574	0x4D52    LDR	R5, [PC, #328]
0x0576	0x4C37    LDR	R4, [PC, #220]
0x0578	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x057A	0x4D52    LDR	R5, [PC, #328]
0x057C	0x4C37    LDR	R4, [PC, #220]
0x057E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x0580	0x4D51    LDR	R5, [PC, #324]
0x0582	0x4C38    LDR	R4, [PC, #224]
0x0584	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x0586	0x4D51    LDR	R5, [PC, #324]
0x0588	0x4C38    LDR	R4, [PC, #224]
0x058A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x058C	0x9C06    LDR	R4, [SP, #24]
0x058E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x0590	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x0594	0xF8AD0008  STRH	R0, [SP, #8]
0x0598	0x4630    MOV	R0, R6
0x059A	0xF000FC79  BL	_GPIO_Alternate_Function_Enable+0
0x059E	0xF8BD0008  LDRH	R0, [SP, #8]
0x05A2	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x05A6	0xF10B0510  ADD	R5, R11, #16
0x05AA	0x2400    MOVS	R4, #0
0x05AC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x05AE	0xF10B0510  ADD	R5, R11, #16
0x05B2	0x682C    LDR	R4, [R5, #0]
0x05B4	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x05B6	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x05B8	0xF10B050C  ADD	R5, R11, #12
0x05BC	0x2400    MOVS	R4, #0
0x05BE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x05C0	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x05C2	0xF4406080  ORR	R0, R0, #1024
0x05C6	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x05C8	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x05CA	0xF10B050C  ADD	R5, R11, #12
0x05CE	0x682C    LDR	R4, [R5, #0]
0x05D0	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x05D2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x05D4	0xF10B060C  ADD	R6, R11, #12
0x05D8	0x2501    MOVS	R5, #1
0x05DA	0x6834    LDR	R4, [R6, #0]
0x05DC	0xF365344D  BFI	R4, R5, #13, #1
0x05E0	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x05E2	0xF10B060C  ADD	R6, R11, #12
0x05E6	0x2501    MOVS	R5, #1
0x05E8	0x6834    LDR	R4, [R6, #0]
0x05EA	0xF36504C3  BFI	R4, R5, #3, #1
0x05EE	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x05F0	0xF10B060C  ADD	R6, R11, #12
0x05F4	0x2501    MOVS	R5, #1
0x05F6	0x6834    LDR	R4, [R6, #0]
0x05F8	0xF3650482  BFI	R4, R5, #2, #1
0x05FC	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x05FE	0xF10B0514  ADD	R5, R11, #20
0x0602	0x2400    MOVS	R4, #0
0x0604	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x0606	0x9D03    LDR	R5, [SP, #12]
0x0608	0x2419    MOVS	R4, #25
0x060A	0x4365    MULS	R5, R4, R5
0x060C	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x0610	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x0614	0x2464    MOVS	R4, #100
0x0616	0xFBB7F4F4  UDIV	R4, R7, R4
0x061A	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x061C	0x0935    LSRS	R5, R6, #4
0x061E	0x2464    MOVS	R4, #100
0x0620	0x436C    MULS	R4, R5, R4
0x0622	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x0624	0x0124    LSLS	R4, R4, #4
0x0626	0xF2040532  ADDW	R5, R4, #50
0x062A	0x2464    MOVS	R4, #100
0x062C	0xFBB5F4F4  UDIV	R4, R5, R4
0x0630	0xF004040F  AND	R4, R4, #15
0x0634	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x0638	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x063C	0xB2A4    UXTH	R4, R4
0x063E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x0640	0xF8DDE000  LDR	LR, [SP, #0]
0x0644	0xB009    ADD	SP, SP, #36
0x0646	0x4770    BX	LR
0x0648	0x38004001  	USART1_SR+0
0x064C	0x03384242  	RCC_APB2ENR+0
0x0650	0x12690000  	_UART1_Write+0
0x0654	0x07182000  	_UART_Wr_Ptr+0
0x0658	0xFFFFFFFF  	_UART1_Read+0
0x065C	0x071C2000  	_UART_Rd_Ptr+0
0x0660	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0664	0x07202000  	_UART_Rdy_Ptr+0
0x0668	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x066C	0x07242000  	_UART_Tx_Idle_Ptr+0
0x0670	0x44004000  	USART2_SR+0
0x0674	0x03C44242  	RCC_APB1ENR+0
0x0678	0x12BD0000  	_UART2_Write+0
0x067C	0xFFFFFFFF  	_UART2_Read+0
0x0680	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0684	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0688	0x48004000  	USART3_SR+0
0x068C	0x03C84242  	RCC_APB1ENR+0
0x0690	0x13110000  	_UART3_Write+0
0x0694	0xFFFFFFFF  	_UART3_Read+0
0x0698	0xFFFFFFFF  	_UART3_Data_Ready+0
0x069C	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x06A0	0x4C004000  	UART4_SR+0
0x06A4	0x03CC4242  	RCC_APB1ENR+0
0x06A8	0x132D0000  	_UART4_Write+0
0x06AC	0xFFFFFFFF  	_UART4_Read+0
0x06B0	0xFFFFFFFF  	_UART4_Data_Ready+0
0x06B4	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x06B8	0x50004000  	UART5_SR+0
0x06BC	0x03D04242  	RCC_APB1ENR+0
0x06C0	0x12D90000  	_UART5_Write+0
0x06C4	0xFFFFFFFF  	_UART5_Read+0
0x06C8	0xFFFFFFFF  	_UART5_Data_Ready+0
0x06CC	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 452 :: 		
; RCC_Clocks start address is: 0 (R0)
0x02E4	0xB082    SUB	SP, SP, #8
0x02E6	0xF8CDE000  STR	LR, [SP, #0]
0x02EA	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 455 :: 		
0x02EC	0x4619    MOV	R1, R3
0x02EE	0x9101    STR	R1, [SP, #4]
0x02F0	0xF7FFFF2E  BL	_Get_Fosc_kHz+0
0x02F4	0xF24031E8  MOVW	R1, #1000
0x02F8	0xFB00F201  MUL	R2, R0, R1
0x02FC	0x9901    LDR	R1, [SP, #4]
0x02FE	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 458 :: 		
0x0300	0x491F    LDR	R1, [PC, #124]
0x0302	0x7809    LDRB	R1, [R1, #0]
0x0304	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0308	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 459 :: 		
0x030A	0x491E    LDR	R1, [PC, #120]
0x030C	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x030E	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0310	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 461 :: 		
0x0312	0x1D1A    ADDS	R2, R3, #4
0x0314	0x6819    LDR	R1, [R3, #0]
0x0316	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0318	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 463 :: 		
0x031A	0x4919    LDR	R1, [PC, #100]
0x031C	0x8809    LDRH	R1, [R1, #0]
0x031E	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x0322	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 464 :: 		
0x0324	0x4917    LDR	R1, [PC, #92]
0x0326	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0328	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x032A	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 466 :: 		
0x032C	0xF2030208  ADDW	R2, R3, #8
0x0330	0x1D19    ADDS	R1, R3, #4
0x0332	0x6809    LDR	R1, [R1, #0]
0x0334	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0336	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
0x0338	0x4911    LDR	R1, [PC, #68]
0x033A	0x8809    LDRH	R1, [R1, #0]
0x033C	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x0340	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 469 :: 		
0x0342	0x4910    LDR	R1, [PC, #64]
0x0344	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0346	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0348	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 471 :: 		
0x034A	0xF203020C  ADDW	R2, R3, #12
0x034E	0x1D19    ADDS	R1, R3, #4
0x0350	0x6809    LDR	R1, [R1, #0]
0x0352	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0354	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 473 :: 		
0x0356	0x490A    LDR	R1, [PC, #40]
0x0358	0x8809    LDRH	R1, [R1, #0]
0x035A	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x035E	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 474 :: 		
0x0360	0x4909    LDR	R1, [PC, #36]
0x0362	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0364	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0366	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x0368	0xF2030210  ADDW	R2, R3, #16
0x036C	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x0370	0x6809    LDR	R1, [R1, #0]
0x0372	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0376	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 477 :: 		
L_end_RCC_GetClocksFrequency:
0x0378	0xF8DDE000  LDR	LR, [SP, #0]
0x037C	0xB002    ADD	SP, SP, #8
0x037E	0x4770    BX	LR
0x0380	0x10044002  	RCC_CFGRbits+0
0x0384	0x36E00000  	__Lib_System_105_107_APBAHBPrescTable+0
0x0388	0x1FEC0000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0150	0x4801    LDR	R0, [PC, #4]
0x0152	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0154	0x4770    BX	LR
0x0156	0xBF00    NOP
0x0158	0x04482000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
easymx_v7_STM32F107VC__log_init2:
;__em_f107vc_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x23D0	0xB081    SUB	SP, SP, #4
0x23D2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 32 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x23D6	0x4909    LDR	R1, [PC, #36]
0x23D8	0xB402    PUSH	(R1)
0x23DA	0xF2400300  MOVW	R3, #0
0x23DE	0xF2400200  MOVW	R2, #0
0x23E2	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x23E6	0xF7FEFFAF  BL	_UART2_Init_Advanced+0
0x23EA	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 33 :: 		logger = UART2_Write;
0x23EC	0x4A04    LDR	R2, [PC, #16]
0x23EE	0x4905    LDR	R1, [PC, #20]
0x23F0	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 34 :: 		return 0;
0x23F2	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 35 :: 		}
L_end__log_init2:
0x23F4	0xF8DDE000  LDR	LR, [SP, #0]
0x23F8	0xB001    ADD	SP, SP, #4
0x23FA	0x4770    BX	LR
0x23FC	0x34D00000  	__GPIO_MODULE_USART2_PD56+0
0x2400	0x12BD0000  	_UART2_Write+0
0x2404	0x04442000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init2
_UART2_Init_Advanced:
;__Lib_UART_123_45.c, 378 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x1348	0xB081    SUB	SP, SP, #4
0x134A	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x134E	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 380 :: 		
0x1350	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x1352	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x1354	0xB408    PUSH	(R3)
0x1356	0xB293    UXTH	R3, R2
0x1358	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x135A	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x135C	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x135E	0xF7FFF895  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x1362	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 381 :: 		
L_end_UART2_Init_Advanced:
0x1364	0xF8DDE000  LDR	LR, [SP, #0]
0x1368	0xB001    ADD	SP, SP, #4
0x136A	0x4770    BX	LR
0x136C	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
easymx_v7_STM32F107VC__log_initUartA:
;__em_f107vc_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x279C	0xB081    SUB	SP, SP, #4
0x279E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 39 :: 		UART1_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x27A2	0x4909    LDR	R1, [PC, #36]
0x27A4	0xB402    PUSH	(R1)
0x27A6	0xF2400300  MOVW	R3, #0
0x27AA	0xF2400200  MOVW	R2, #0
0x27AE	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x27B2	0xF7FEFE85  BL	_UART1_Init_Advanced+0
0x27B6	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 40 :: 		logger = UART1_Write;
0x27B8	0x4A04    LDR	R2, [PC, #16]
0x27BA	0x4905    LDR	R1, [PC, #20]
0x27BC	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 41 :: 		return 0;
0x27BE	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 42 :: 		}
L_end__log_initUartA:
0x27C0	0xF8DDE000  LDR	LR, [SP, #0]
0x27C4	0xB001    ADD	SP, SP, #4
0x27C6	0x4770    BX	LR
0x27C8	0x35A80000  	__GPIO_MODULE_USART1_PA9_10+0
0x27CC	0x12690000  	_UART1_Write+0
0x27D0	0x04442000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartA
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x14C0	0xB081    SUB	SP, SP, #4
0x14C2	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x14C6	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x14C8	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x14CA	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x14CC	0xB408    PUSH	(R3)
0x14CE	0xB293    UXTH	R3, R2
0x14D0	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x14D2	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x14D4	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x14D6	0xF7FEFFD9  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x14DA	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x14DC	0xF8DDE000  LDR	LR, [SP, #0]
0x14E0	0xB001    ADD	SP, SP, #4
0x14E2	0x4770    BX	LR
0x14E4	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
easymx_v7_STM32F107VC__log_initUartB:
;__em_f107vc_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x27F8	0xB081    SUB	SP, SP, #4
0x27FA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 46 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x27FE	0x4909    LDR	R1, [PC, #36]
0x2800	0xB402    PUSH	(R1)
0x2802	0xF2400300  MOVW	R3, #0
0x2806	0xF2400200  MOVW	R2, #0
0x280A	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x280E	0xF7FEFD9B  BL	_UART2_Init_Advanced+0
0x2812	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 47 :: 		logger = UART2_Write;
0x2814	0x4A04    LDR	R2, [PC, #16]
0x2816	0x4905    LDR	R1, [PC, #20]
0x2818	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 48 :: 		return 0;
0x281A	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 49 :: 		}
L_end__log_initUartB:
0x281C	0xF8DDE000  LDR	LR, [SP, #0]
0x2820	0xB001    ADD	SP, SP, #4
0x2822	0x4770    BX	LR
0x2824	0x34D00000  	__GPIO_MODULE_USART2_PD56+0
0x2828	0x12BD0000  	_UART2_Write+0
0x282C	0x04442000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartB
_applicationInit:
;Click_MP3_STM.c, 66 :: 		void applicationInit()
0x308C	0xB081    SUB	SP, SP, #4
0x308E	0xF8CDE000  STR	LR, [SP, #0]
;Click_MP3_STM.c, 68 :: 		mp3_spiDriverInit( (T_MP3_P)&_MIKROBUS1_GPIO, (T_MP3_P)&_MIKROBUS1_SPI );
0x3092	0x4916    LDR	R1, [PC, #88]
0x3094	0x4816    LDR	R0, [PC, #88]
0x3096	0xF7FFFE75  BL	_mp3_spiDriverInit+0
;Click_MP3_STM.c, 69 :: 		mp3_init();
0x309A	0xF7FFFDCF  BL	_mp3_init+0
;Click_MP3_STM.c, 70 :: 		mp3_reset();
0x309E	0xF7FFFE57  BL	_mp3_reset+0
;Click_MP3_STM.c, 73 :: 		mp3_cmdWrite(_MP3_MODE_ADDR, 0x0800);
0x30A2	0xF6400100  MOVW	R1, #2048
0x30A6	0x2000    MOVS	R0, __MP3_MODE_ADDR
0x30A8	0xF7FFFDE2  BL	_mp3_cmdWrite+0
;Click_MP3_STM.c, 74 :: 		mp3_cmdWrite(_MP3_BASS_ADDR, 0x7A00);
0x30AC	0xF6472100  MOVW	R1, #31232
0x30B0	0x2002    MOVS	R0, __MP3_BASS_ADDR
0x30B2	0xF7FFFDDD  BL	_mp3_cmdWrite+0
;Click_MP3_STM.c, 75 :: 		mp3_cmdWrite(_MP3_CLOCKF_ADDR, 0x2000);
0x30B6	0xF2420100  MOVW	R1, #8192
0x30BA	0x2003    MOVS	R0, __MP3_CLOCKF_ADDR
0x30BC	0xF7FFFDD8  BL	_mp3_cmdWrite+0
;Click_MP3_STM.c, 78 :: 		mp3_setVolume( 0x2F, 0x2F );
0x30C0	0x212F    MOVS	R1, #47
0x30C2	0x202F    MOVS	R0, #47
0x30C4	0xF7FFFE72  BL	_mp3_setVolume+0
;Click_MP3_STM.c, 80 :: 		mikrobus_logWrite(" --- MMC FAT initialized",_LOG_LINE);
0x30C8	0x480A    LDR	R0, [PC, #40]
0x30CA	0x2102    MOVS	R1, #2
0x30CC	0xF7FFFEA0  BL	_mikrobus_logWrite+0
;Click_MP3_STM.c, 81 :: 		while ( Mmc_Fat_Init());
L_applicationInit2:
0x30D0	0xF7FFFC54  BL	_Mmc_Fat_Init+0
0x30D4	0xB100    CBZ	R0, L_applicationInit3
0x30D6	0xE7FB    B	L_applicationInit2
L_applicationInit3:
;Click_MP3_STM.c, 82 :: 		while ( !Mmc_Fat_Assign(&mp3_filename[0], 0));
L_applicationInit4:
0x30D8	0x2100    MOVS	R1, #0
0x30DA	0x4807    LDR	R0, [PC, #28]
0x30DC	0xF7FFFDF2  BL	_Mmc_Fat_Assign+0
0x30E0	0xB900    CBNZ	R0, L_applicationInit5
0x30E2	0xE7F9    B	L_applicationInit4
L_applicationInit5:
;Click_MP3_STM.c, 83 :: 		}
L_end_applicationInit:
0x30E4	0xF8DDE000  LDR	LR, [SP, #0]
0x30E8	0xB001    ADD	SP, SP, #4
0x30EA	0x4770    BX	LR
0x30EC	0x36F80000  	__MIKROBUS1_SPI+0
0x30F0	0x36800000  	__MIKROBUS1_GPIO+0
0x30F4	0x00002000  	?lstr1_Click_MP3_STM+0
0x30F8	0x00192000  	_mp3_filename+0
; end of _applicationInit
_mp3_spiDriverInit:
;__mp3_driver.c, 59 :: 		void mp3_spiDriverInit(T_MP3_P gpioObj, T_MP3_P spiObj)
; spiObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x2D84	0xB081    SUB	SP, SP, #4
0x2D86	0xF8CDE000  STR	LR, [SP, #0]
0x2D8A	0x4603    MOV	R3, R0
; spiObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 12 (R3)
; spiObj start address is: 4 (R1)
;__mp3_driver.c, 61 :: 		hal_spiMap( (T_HAL_P)spiObj );
0x2D8C	0x4608    MOV	R0, R1
; spiObj end address is: 4 (R1)
0x2D8E	0xF7FFFDA9  BL	__mp3_driver_hal_spiMap+0
;__mp3_driver.c, 62 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x2D92	0x4618    MOV	R0, R3
; gpioObj end address is: 12 (R3)
0x2D94	0xF7FFFDB2  BL	__mp3_driver_hal_gpioMap+0
;__mp3_driver.c, 64 :: 		hal_gpio_csSet(1);
0x2D98	0x2001    MOVS	R0, #1
0x2D9A	0x4C03    LDR	R4, [PC, #12]
0x2D9C	0x6824    LDR	R4, [R4, #0]
0x2D9E	0x47A0    BLX	R4
;__mp3_driver.c, 65 :: 		}
L_end_mp3_spiDriverInit:
0x2DA0	0xF8DDE000  LDR	LR, [SP, #0]
0x2DA4	0xB001    ADD	SP, SP, #4
0x2DA6	0x4770    BX	LR
0x2DA8	0x072C2000  	__mp3_driver_hal_gpio_csSet+0
; end of _mp3_spiDriverInit
easymx_v7_STM32F107VC__setAN_1:
;__em_f107vc_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIOA_ODR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2830	0x4901    LDR	R1, [PC, #4]
0x2832	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x2834	0x4770    BX	LR
0x2836	0xBF00    NOP
0x2838	0x01904221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_1
easymx_v7_STM32F107VC__setRST_1:
;__em_f107vc_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIOC_ODR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x283C	0x4901    LDR	R1, [PC, #4]
0x283E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x2840	0x4770    BX	LR
0x2842	0xBF00    NOP
0x2844	0x01884222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_1
easymx_v7_STM32F107VC__setCS_1:
;__em_f107vc_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIOD_ODR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x27D4	0x4901    LDR	R1, [PC, #4]
0x27D6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x27D8	0x4770    BX	LR
0x27DA	0xBF00    NOP
0x27DC	0x81B44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_1
easymx_v7_STM32F107VC__setSCK_1:
;__em_f107vc_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x27E0	0x4901    LDR	R1, [PC, #4]
0x27E2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x27E4	0x4770    BX	LR
0x27E6	0xBF00    NOP
0x27E8	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_1
easymx_v7_STM32F107VC__setMISO_1:
;__em_f107vc_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x27EC	0x4901    LDR	R1, [PC, #4]
0x27EE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x27F0	0x4770    BX	LR
0x27F2	0xBF00    NOP
0x27F4	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_1
easymx_v7_STM32F107VC__setMOSI_1:
;__em_f107vc_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2368	0x4901    LDR	R1, [PC, #4]
0x236A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x236C	0x4770    BX	LR
0x236E	0xBF00    NOP
0x2370	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_1
easymx_v7_STM32F107VC__setPWM_1:
;__em_f107vc_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIOA_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22F0	0x4901    LDR	R1, [PC, #4]
0x22F2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x22F4	0x4770    BX	LR
0x22F6	0xBF00    NOP
0x22F8	0x01804221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_1
easymx_v7_STM32F107VC__setINT_1:
;__em_f107vc_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIOD_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22FC	0x4901    LDR	R1, [PC, #4]
0x22FE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x2300	0x4770    BX	LR
0x2302	0xBF00    NOP
0x2304	0x81A84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_1
easymx_v7_STM32F107VC__setRX_1:
;__em_f107vc_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIOD_ODR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2308	0x4901    LDR	R1, [PC, #4]
0x230A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x230C	0x4770    BX	LR
0x230E	0xBF00    NOP
0x2310	0x81A44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_1
easymx_v7_STM32F107VC__setTX_1:
;__em_f107vc_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIOD_ODR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22CC	0x4901    LDR	R1, [PC, #4]
0x22CE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x22D0	0x4770    BX	LR
0x22D2	0xBF00    NOP
0x22D4	0x81A04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_1
easymx_v7_STM32F107VC__setSCL_1:
;__em_f107vc_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22D8	0x4901    LDR	R1, [PC, #4]
0x22DA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x22DC	0x4770    BX	LR
0x22DE	0xBF00    NOP
0x22E0	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_1
easymx_v7_STM32F107VC__setSDA_1:
;__em_f107vc_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22E4	0x4901    LDR	R1, [PC, #4]
0x22E6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x22E8	0x4770    BX	LR
0x22EA	0xBF00    NOP
0x22EC	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_1
easymx_v7_STM32F107VC__setAN_2:
;__em_f107vc_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2314	0x4901    LDR	R1, [PC, #4]
0x2316	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x2318	0x4770    BX	LR
0x231A	0xBF00    NOP
0x231C	0x01944221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_2
easymx_v7_STM32F107VC__setRST_2:
;__em_f107vc_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIOC_ODR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2344	0x4901    LDR	R1, [PC, #4]
0x2346	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x2348	0x4770    BX	LR
0x234A	0xBF00    NOP
0x234C	0x018C4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_2
easymx_v7_STM32F107VC__setCS_2:
;__em_f107vc_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIOD_ODR.B14 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2350	0x4901    LDR	R1, [PC, #4]
0x2352	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x2354	0x4770    BX	LR
0x2356	0xBF00    NOP
0x2358	0x81B84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_2
easymx_v7_STM32F107VC__setSCK_2:
;__em_f107vc_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x235C	0x4901    LDR	R1, [PC, #4]
0x235E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x2360	0x4770    BX	LR
0x2362	0xBF00    NOP
0x2364	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_2
easymx_v7_STM32F107VC__setMISO_2:
;__em_f107vc_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2320	0x4901    LDR	R1, [PC, #4]
0x2322	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x2324	0x4770    BX	LR
0x2326	0xBF00    NOP
0x2328	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_2
easymx_v7_STM32F107VC__setMOSI_2:
;__em_f107vc_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x232C	0x4901    LDR	R1, [PC, #4]
0x232E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x2330	0x4770    BX	LR
0x2332	0xBF00    NOP
0x2334	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_2
easymx_v7_STM32F107VC__setPWM_2:
;__em_f107vc_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2338	0x4901    LDR	R1, [PC, #4]
0x233A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x233C	0x4770    BX	LR
0x233E	0xBF00    NOP
0x2340	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_2
easymx_v7_STM32F107VC__setINT_2:
;__em_f107vc_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x294C	0x4901    LDR	R1, [PC, #4]
0x294E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x2950	0x4770    BX	LR
0x2952	0xBF00    NOP
0x2954	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_2
easymx_v7_STM32F107VC__setRX_2:
;__em_f107vc_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIOD_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2958	0x4901    LDR	R1, [PC, #4]
0x295A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x295C	0x4770    BX	LR
0x295E	0xBF00    NOP
0x2960	0x81984222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_2
easymx_v7_STM32F107VC__setTX_2:
;__em_f107vc_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIOD_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2970	0x4901    LDR	R1, [PC, #4]
0x2972	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x2974	0x4770    BX	LR
0x2976	0xBF00    NOP
0x2978	0x81944222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_2
easymx_v7_STM32F107VC__setSCL_2:
;__em_f107vc_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2934	0x4901    LDR	R1, [PC, #4]
0x2936	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x2938	0x4770    BX	LR
0x293A	0xBF00    NOP
0x293C	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_2
easymx_v7_STM32F107VC__setSDA_2:
;__em_f107vc_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2940	0x4901    LDR	R1, [PC, #4]
0x2942	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x2944	0x4770    BX	LR
0x2946	0xBF00    NOP
0x2948	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_2
__mp3_driver_hal_spiMap:
;__hal_stm32.c, 33 :: 		static void hal_spiMap(T_HAL_P spiObj)
; spiObj start address is: 0 (R0)
; spiObj end address is: 0 (R0)
; spiObj start address is: 0 (R0)
;__hal_stm32.c, 37 :: 		fp_spiWrite = tmp->spiWrite;
0x28E4	0x6802    LDR	R2, [R0, #0]
0x28E6	0x4903    LDR	R1, [PC, #12]
0x28E8	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 38 :: 		fp_spiRead  = tmp->spiRead;
0x28EA	0x1D01    ADDS	R1, R0, #4
; spiObj end address is: 0 (R0)
0x28EC	0x680A    LDR	R2, [R1, #0]
0x28EE	0x4902    LDR	R1, [PC, #8]
0x28F0	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 39 :: 		}
L_end_hal_spiMap:
0x28F2	0x4770    BX	LR
0x28F4	0x07382000  	__mp3_driver_fp_spiWrite+0
0x28F8	0x073C2000  	__mp3_driver_fp_spiRead+0
; end of __mp3_driver_hal_spiMap
__mp3_driver_hal_gpioMap:
;__mp3_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__mp3_hal.c, 326 :: 		hal_gpio_anGet = tmp->gpioGet[ __AN_PIN_INPUT__ ];
0x28FC	0xF2000130  ADDW	R1, R0, #48
0x2900	0x680A    LDR	R2, [R1, #0]
0x2902	0x4908    LDR	R1, [PC, #32]
0x2904	0x600A    STR	R2, [R1, #0]
;__mp3_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x2906	0xF2000108  ADDW	R1, R0, #8
0x290A	0x680A    LDR	R2, [R1, #0]
0x290C	0x4906    LDR	R1, [PC, #24]
0x290E	0x600A    STR	R2, [R1, #0]
;__mp3_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x2910	0x1D01    ADDS	R1, R0, #4
0x2912	0x680A    LDR	R2, [R1, #0]
0x2914	0x4905    LDR	R1, [PC, #20]
0x2916	0x600A    STR	R2, [R1, #0]
;__mp3_hal.c, 383 :: 		hal_gpio_intSet = tmp->gpioSet[ __INT_PIN_OUTPUT__ ];
0x2918	0xF200011C  ADDW	R1, R0, #28
; gpioObj end address is: 0 (R0)
0x291C	0x680A    LDR	R2, [R1, #0]
0x291E	0x4904    LDR	R1, [PC, #16]
0x2920	0x600A    STR	R2, [R1, #0]
;__mp3_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x2922	0x4770    BX	LR
0x2924	0x07342000  	__mp3_driver_hal_gpio_anGet+0
0x2928	0x072C2000  	__mp3_driver_hal_gpio_csSet+0
0x292C	0x07302000  	__mp3_driver_hal_gpio_rstSet+0
0x2930	0x07282000  	__mp3_driver_hal_gpio_intSet+0
; end of __mp3_driver_hal_gpioMap
_mp3_init:
;__mp3_driver.c, 97 :: 		void mp3_init()
0x2C3C	0xB081    SUB	SP, SP, #4
0x2C3E	0xF8CDE000  STR	LR, [SP, #0]
;__mp3_driver.c, 99 :: 		hal_gpio_intSet( 1 );
0x2C42	0x2001    MOVS	R0, #1
0x2C44	0x4C07    LDR	R4, [PC, #28]
0x2C46	0x6824    LDR	R4, [R4, #0]
0x2C48	0x47A0    BLX	R4
;__mp3_driver.c, 100 :: 		hal_gpio_csSet( 1 );
0x2C4A	0x2001    MOVS	R0, #1
0x2C4C	0x4C06    LDR	R4, [PC, #24]
0x2C4E	0x6824    LDR	R4, [R4, #0]
0x2C50	0x47A0    BLX	R4
;__mp3_driver.c, 101 :: 		hal_gpio_rstSet( 1 );
0x2C52	0x2001    MOVS	R0, #1
0x2C54	0x4C05    LDR	R4, [PC, #20]
0x2C56	0x6824    LDR	R4, [R4, #0]
0x2C58	0x47A0    BLX	R4
;__mp3_driver.c, 102 :: 		}
L_end_mp3_init:
0x2C5A	0xF8DDE000  LDR	LR, [SP, #0]
0x2C5E	0xB001    ADD	SP, SP, #4
0x2C60	0x4770    BX	LR
0x2C62	0xBF00    NOP
0x2C64	0x07282000  	__mp3_driver_hal_gpio_intSet+0
0x2C68	0x072C2000  	__mp3_driver_hal_gpio_csSet+0
0x2C6C	0x07302000  	__mp3_driver_hal_gpio_rstSet+0
; end of _mp3_init
_mp3_reset:
;__mp3_driver.c, 104 :: 		void mp3_reset()
0x2D50	0xB081    SUB	SP, SP, #4
0x2D52	0xF8CDE000  STR	LR, [SP, #0]
;__mp3_driver.c, 106 :: 		hal_gpio_rstSet( 0 );
0x2D56	0x2000    MOVS	R0, #0
0x2D58	0x4C08    LDR	R4, [PC, #32]
0x2D5A	0x6824    LDR	R4, [R4, #0]
0x2D5C	0x47A0    BLX	R4
;__mp3_driver.c, 107 :: 		Delay_100ms();
0x2D5E	0xF7FFF947  BL	_Delay_100ms+0
;__mp3_driver.c, 108 :: 		hal_gpio_rstSet( 1 );
0x2D62	0x2001    MOVS	R0, #1
0x2D64	0x4C05    LDR	R4, [PC, #20]
0x2D66	0x6824    LDR	R4, [R4, #0]
0x2D68	0x47A0    BLX	R4
;__mp3_driver.c, 110 :: 		while (!hal_gpio_anGet())
L_mp3_reset6:
0x2D6A	0x4C05    LDR	R4, [PC, #20]
0x2D6C	0x6824    LDR	R4, [R4, #0]
0x2D6E	0x47A0    BLX	R4
0x2D70	0xB900    CBNZ	R0, L_mp3_reset7
;__mp3_driver.c, 112 :: 		}
0x2D72	0xE7FA    B	L_mp3_reset6
L_mp3_reset7:
;__mp3_driver.c, 113 :: 		}
L_end_mp3_reset:
0x2D74	0xF8DDE000  LDR	LR, [SP, #0]
0x2D78	0xB001    ADD	SP, SP, #4
0x2D7A	0x4770    BX	LR
0x2D7C	0x07302000  	__mp3_driver_hal_gpio_rstSet+0
0x2D80	0x07342000  	__mp3_driver_hal_gpio_anGet+0
; end of _mp3_reset
easymx_v7_STM32F107VC__getAN_1:
;__em_f107vc_gpio.c, 31 :: 		static uint8_t _getAN_1  () 			{ return GPIOA_IDR.B4 ;  }
0x2964	0x4801    LDR	R0, [PC, #4]
0x2966	0x6800    LDR	R0, [R0, #0]
L_end__getAN_1:
0x2968	0x4770    BX	LR
0x296A	0xBF00    NOP
0x296C	0x01104221  	GPIOA_IDR+0
; end of easymx_v7_STM32F107VC__getAN_1
easymx_v7_STM32F107VC__getRST_1:
;__em_f107vc_gpio.c, 32 :: 		static uint8_t _getRST_1 () 			{ return GPIOC_IDR.B2 ;  }
0x286C	0x4801    LDR	R0, [PC, #4]
0x286E	0x6800    LDR	R0, [R0, #0]
L_end__getRST_1:
0x2870	0x4770    BX	LR
0x2872	0xBF00    NOP
0x2874	0x01084222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getRST_1
easymx_v7_STM32F107VC__getCS_1:
;__em_f107vc_gpio.c, 33 :: 		static uint8_t _getCS_1  () 			{ return GPIOD_IDR.B13;  }
0x2878	0x4801    LDR	R0, [PC, #4]
0x287A	0x6800    LDR	R0, [R0, #0]
L_end__getCS_1:
0x287C	0x4770    BX	LR
0x287E	0xBF00    NOP
0x2880	0x81344222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getCS_1
easymx_v7_STM32F107VC__getSCK_1:
;__em_f107vc_gpio.c, 34 :: 		static uint8_t _getSCK_1 () 			{ return GPIOC_IDR.B10;  }
0x2884	0x4801    LDR	R0, [PC, #4]
0x2886	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_1:
0x2888	0x4770    BX	LR
0x288A	0xBF00    NOP
0x288C	0x01284222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getSCK_1
easymx_v7_STM32F107VC__getMISO_1:
;__em_f107vc_gpio.c, 35 :: 		static uint8_t _getMISO_1() 			{ return GPIOC_IDR.B11;  }
0x2848	0x4801    LDR	R0, [PC, #4]
0x284A	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_1:
0x284C	0x4770    BX	LR
0x284E	0xBF00    NOP
0x2850	0x012C4222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getMISO_1
easymx_v7_STM32F107VC__getMOSI_1:
;__em_f107vc_gpio.c, 36 :: 		static uint8_t _getMOSI_1() 			{ return GPIOC_IDR.B12;  }
0x2854	0x4801    LDR	R0, [PC, #4]
0x2856	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_1:
0x2858	0x4770    BX	LR
0x285A	0xBF00    NOP
0x285C	0x01304222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getMOSI_1
easymx_v7_STM32F107VC__getPWM_1:
;__em_f107vc_gpio.c, 37 :: 		static uint8_t _getPWM_1 () 			{ return GPIOA_IDR.B0 ;  }
0x2860	0x4801    LDR	R0, [PC, #4]
0x2862	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_1:
0x2864	0x4770    BX	LR
0x2866	0xBF00    NOP
0x2868	0x01004221  	GPIOA_IDR+0
; end of easymx_v7_STM32F107VC__getPWM_1
easymx_v7_STM32F107VC__getINT_1:
;__em_f107vc_gpio.c, 38 :: 		static uint8_t _getINT_1 () 			{ return GPIOD_IDR.B10;  }
0x2890	0x4801    LDR	R0, [PC, #4]
0x2892	0x6800    LDR	R0, [R0, #0]
L_end__getINT_1:
0x2894	0x4770    BX	LR
0x2896	0xBF00    NOP
0x2898	0x81284222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getINT_1
easymx_v7_STM32F107VC__getRX_1:
;__em_f107vc_gpio.c, 39 :: 		static uint8_t _getRX_1  () 			{ return GPIOD_IDR.B9 ;  }
0x28C0	0x4801    LDR	R0, [PC, #4]
0x28C2	0x6800    LDR	R0, [R0, #0]
L_end__getRX_1:
0x28C4	0x4770    BX	LR
0x28C6	0xBF00    NOP
0x28C8	0x81244222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getRX_1
easymx_v7_STM32F107VC__getTX_1:
;__em_f107vc_gpio.c, 40 :: 		static uint8_t _getTX_1  () 			{ return GPIOD_IDR.B8 ;  }
0x28CC	0x4801    LDR	R0, [PC, #4]
0x28CE	0x6800    LDR	R0, [R0, #0]
L_end__getTX_1:
0x28D0	0x4770    BX	LR
0x28D2	0xBF00    NOP
0x28D4	0x81204222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getTX_1
easymx_v7_STM32F107VC__getSCL_1:
;__em_f107vc_gpio.c, 41 :: 		static uint8_t _getSCL_1 () 			{ return GPIOB_IDR.B6 ;  }
0x28D8	0x4801    LDR	R0, [PC, #4]
0x28DA	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_1:
0x28DC	0x4770    BX	LR
0x28DE	0xBF00    NOP
0x28E0	0x81184221  	GPIOB_IDR+0
; end of easymx_v7_STM32F107VC__getSCL_1
easymx_v7_STM32F107VC__getSDA_1:
;__em_f107vc_gpio.c, 42 :: 		static uint8_t _getSDA_1 () 			{ return GPIOB_IDR.B7 ;  }
0x289C	0x4801    LDR	R0, [PC, #4]
0x289E	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_1:
0x28A0	0x4770    BX	LR
0x28A2	0xBF00    NOP
0x28A4	0x811C4221  	GPIOB_IDR+0
; end of easymx_v7_STM32F107VC__getSDA_1
easymx_v7_STM32F107VC__getAN_2:
;__em_f107vc_gpio.c, 56 :: 		static uint8_t _getAN_2  ()             { return GPIOA_IDR.B5 ;  }
0x28A8	0x4801    LDR	R0, [PC, #4]
0x28AA	0x6800    LDR	R0, [R0, #0]
L_end__getAN_2:
0x28AC	0x4770    BX	LR
0x28AE	0xBF00    NOP
0x28B0	0x01144221  	GPIOA_IDR+0
; end of easymx_v7_STM32F107VC__getAN_2
easymx_v7_STM32F107VC__getRST_2:
;__em_f107vc_gpio.c, 57 :: 		static uint8_t _getRST_2 ()             { return GPIOC_IDR.B3 ;  }
0x28B4	0x4801    LDR	R0, [PC, #4]
0x28B6	0x6800    LDR	R0, [R0, #0]
L_end__getRST_2:
0x28B8	0x4770    BX	LR
0x28BA	0xBF00    NOP
0x28BC	0x010C4222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getRST_2
easymx_v7_STM32F107VC__getCS_2:
;__em_f107vc_gpio.c, 58 :: 		static uint8_t _getCS_2  ()             { return GPIOD_IDR.B14;  }
0x22C0	0x4801    LDR	R0, [PC, #4]
0x22C2	0x6800    LDR	R0, [R0, #0]
L_end__getCS_2:
0x22C4	0x4770    BX	LR
0x22C6	0xBF00    NOP
0x22C8	0x81384222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getCS_2
easymx_v7_STM32F107VC__getSCK_2:
;__em_f107vc_gpio.c, 59 :: 		static uint8_t _getSCK_2 ()             { return GPIOC_IDR.B10;  }
0x1B20	0x4801    LDR	R0, [PC, #4]
0x1B22	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_2:
0x1B24	0x4770    BX	LR
0x1B26	0xBF00    NOP
0x1B28	0x01284222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getSCK_2
easymx_v7_STM32F107VC__getMISO_2:
;__em_f107vc_gpio.c, 60 :: 		static uint8_t _getMISO_2()             { return GPIOC_IDR.B11;  }
0x1AFC	0x4801    LDR	R0, [PC, #4]
0x1AFE	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_2:
0x1B00	0x4770    BX	LR
0x1B02	0xBF00    NOP
0x1B04	0x012C4222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getMISO_2
easymx_v7_STM32F107VC__getMOSI_2:
;__em_f107vc_gpio.c, 61 :: 		static uint8_t _getMOSI_2()             { return GPIOC_IDR.B12;  }
0x1B08	0x4801    LDR	R0, [PC, #4]
0x1B0A	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_2:
0x1B0C	0x4770    BX	LR
0x1B0E	0xBF00    NOP
0x1B10	0x01304222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getMOSI_2
easymx_v7_STM32F107VC__getPWM_2:
;__em_f107vc_gpio.c, 62 :: 		static uint8_t _getPWM_2 ()             { return GPIOD_IDR.B12;  }
0x1B14	0x4801    LDR	R0, [PC, #4]
0x1B16	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_2:
0x1B18	0x4770    BX	LR
0x1B1A	0xBF00    NOP
0x1B1C	0x81304222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getPWM_2
easymx_v7_STM32F107VC__getINT_2:
;__em_f107vc_gpio.c, 63 :: 		static uint8_t _getINT_2 ()             { return GPIOD_IDR.B12;  }
0x1AD8	0x4801    LDR	R0, [PC, #4]
0x1ADA	0x6800    LDR	R0, [R0, #0]
L_end__getINT_2:
0x1ADC	0x4770    BX	LR
0x1ADE	0xBF00    NOP
0x1AE0	0x81304222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getINT_2
easymx_v7_STM32F107VC__getRX_2:
;__em_f107vc_gpio.c, 64 :: 		static uint8_t _getRX_2  ()             { return GPIOD_IDR.B6 ;  }
0x1ACC	0x4801    LDR	R0, [PC, #4]
0x1ACE	0x6800    LDR	R0, [R0, #0]
L_end__getRX_2:
0x1AD0	0x4770    BX	LR
0x1AD2	0xBF00    NOP
0x1AD4	0x81184222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getRX_2
easymx_v7_STM32F107VC__getTX_2:
;__em_f107vc_gpio.c, 65 :: 		static uint8_t _getTX_2  ()             { return GPIOD_IDR.B5 ;  }
0x1AF0	0x4801    LDR	R0, [PC, #4]
0x1AF2	0x6800    LDR	R0, [R0, #0]
L_end__getTX_2:
0x1AF4	0x4770    BX	LR
0x1AF6	0xBF00    NOP
0x1AF8	0x81144222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getTX_2
easymx_v7_STM32F107VC__getSCL_2:
;__em_f107vc_gpio.c, 66 :: 		static uint8_t _getSCL_2 ()             { return GPIOB_IDR.B6 ;  }
0x1AE4	0x4801    LDR	R0, [PC, #4]
0x1AE6	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_2:
0x1AE8	0x4770    BX	LR
0x1AEA	0xBF00    NOP
0x1AEC	0x81184221  	GPIOB_IDR+0
; end of easymx_v7_STM32F107VC__getSCL_2
easymx_v7_STM32F107VC__getSDA_2:
;__em_f107vc_gpio.c, 67 :: 		static uint8_t _getSDA_2 ()             { return GPIOB_IDR.B7 ;  }
0x1B2C	0x4801    LDR	R0, [PC, #4]
0x1B2E	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_2:
0x1B30	0x4770    BX	LR
0x1B32	0xBF00    NOP
0x1B34	0x811C4221  	GPIOB_IDR+0
; end of easymx_v7_STM32F107VC__getSDA_2
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x1FF0	0xF644777F  MOVW	R7, #20351
0x1FF4	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x1FF8	0x1E7F    SUBS	R7, R7, #1
0x1FFA	0xD1FD    BNE	L_Delay_100ms20
0x1FFC	0xBF00    NOP
0x1FFE	0xBF00    NOP
0x2000	0xBF00    NOP
0x2002	0xBF00    NOP
0x2004	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x2006	0x4770    BX	LR
; end of _Delay_100ms
_mp3_cmdWrite:
;__mp3_driver.c, 127 :: 		void mp3_cmdWrite( uint8_t address, uint16_t input )
; input start address is: 4 (R1)
; address start address is: 0 (R0)
0x2C70	0xB082    SUB	SP, SP, #8
0x2C72	0xF8CDE000  STR	LR, [SP, #0]
; input end address is: 4 (R1)
; address end address is: 0 (R0)
; address start address is: 0 (R0)
; input start address is: 4 (R1)
;__mp3_driver.c, 131 :: 		tmp[ 0 ] = _MP3_WRITE_CMD;
0x2C76	0xAC01    ADD	R4, SP, #4
0x2C78	0x2202    MOVS	R2, #2
0x2C7A	0x7022    STRB	R2, [R4, #0]
;__mp3_driver.c, 132 :: 		tmp[ 1 ] = address;
0x2C7C	0x1C62    ADDS	R2, R4, #1
0x2C7E	0x7010    STRB	R0, [R2, #0]
; address end address is: 0 (R0)
;__mp3_driver.c, 133 :: 		tmp[ 2 ] = input >> 8;
0x2C80	0x1CA3    ADDS	R3, R4, #2
0x2C82	0x0A0A    LSRS	R2, R1, #8
0x2C84	0x701A    STRB	R2, [R3, #0]
;__mp3_driver.c, 134 :: 		tmp[ 3 ] = input & 0x00FF;
0x2C86	0x1CE3    ADDS	R3, R4, #3
0x2C88	0xF00102FF  AND	R2, R1, #255
; input end address is: 4 (R1)
0x2C8C	0x701A    STRB	R2, [R3, #0]
;__mp3_driver.c, 136 :: 		hal_gpio_csSet( 0 );
0x2C8E	0x2000    MOVS	R0, #0
0x2C90	0x4C0A    LDR	R4, [PC, #40]
0x2C92	0x6824    LDR	R4, [R4, #0]
0x2C94	0x47A0    BLX	R4
;__mp3_driver.c, 137 :: 		hal_spiWrite( tmp, 4 );
0x2C96	0xAA01    ADD	R2, SP, #4
0x2C98	0x2104    MOVS	R1, #4
0x2C9A	0x4610    MOV	R0, R2
0x2C9C	0xF7FFF988  BL	__mp3_driver_hal_spiWrite+0
;__mp3_driver.c, 138 :: 		hal_gpio_csSet( 1 );
0x2CA0	0x2001    MOVS	R0, #1
0x2CA2	0x4C06    LDR	R4, [PC, #24]
0x2CA4	0x6824    LDR	R4, [R4, #0]
0x2CA6	0x47A0    BLX	R4
;__mp3_driver.c, 141 :: 		while (!hal_gpio_anGet());
L_mp3_cmdWrite10:
0x2CA8	0x4C05    LDR	R4, [PC, #20]
0x2CAA	0x6824    LDR	R4, [R4, #0]
0x2CAC	0x47A0    BLX	R4
0x2CAE	0xB900    CBNZ	R0, L_mp3_cmdWrite11
0x2CB0	0xE7FA    B	L_mp3_cmdWrite10
L_mp3_cmdWrite11:
;__mp3_driver.c, 142 :: 		}
L_end_mp3_cmdWrite:
0x2CB2	0xF8DDE000  LDR	LR, [SP, #0]
0x2CB6	0xB002    ADD	SP, SP, #8
0x2CB8	0x4770    BX	LR
0x2CBA	0xBF00    NOP
0x2CBC	0x072C2000  	__mp3_driver_hal_gpio_csSet+0
0x2CC0	0x07342000  	__mp3_driver_hal_gpio_anGet+0
; end of _mp3_cmdWrite
__mp3_driver_hal_spiWrite:
;__hal_stm32.c, 41 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0x1FB0	0xB083    SUB	SP, SP, #12
0x1FB2	0xF8CDE000  STR	LR, [SP, #0]
0x1FB6	0xB28A    UXTH	R2, R1
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 8 (R2)
;__hal_stm32.c, 43 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x1FB8	0x4601    MOV	R1, R0
; pBuf end address is: 0 (R0)
; nBytes end address is: 8 (R2)
; ptr end address is: 4 (R1)
0x1FBA	0xB290    UXTH	R0, R2
;__hal_stm32.c, 44 :: 		while( nBytes-- )
L___mp3_driver_hal_spiWrite0:
; ptr start address is: 4 (R1)
; nBytes start address is: 0 (R0)
; nBytes start address is: 0 (R0)
0x1FBC	0xB283    UXTH	R3, R0
0x1FBE	0x1E42    SUBS	R2, R0, #1
0x1FC0	0xB290    UXTH	R0, R2
; nBytes end address is: 0 (R0)
0x1FC2	0xB16B    CBZ	R3, L___mp3_driver_hal_spiWrite1
; nBytes end address is: 0 (R0)
;__hal_stm32.c, 45 :: 		fp_spiWrite( *( ptr++ ) );
; nBytes start address is: 0 (R0)
0x1FC4	0x780A    LDRB	R2, [R1, #0]
0x1FC6	0xB2D4    UXTB	R4, R2
0x1FC8	0xF8AD0004  STRH	R0, [SP, #4]
0x1FCC	0x9102    STR	R1, [SP, #8]
0x1FCE	0xB2A0    UXTH	R0, R4
0x1FD0	0x4C05    LDR	R4, [PC, #20]
0x1FD2	0x6824    LDR	R4, [R4, #0]
0x1FD4	0x47A0    BLX	R4
0x1FD6	0x9902    LDR	R1, [SP, #8]
0x1FD8	0xF8BD0004  LDRH	R0, [SP, #4]
0x1FDC	0x1C49    ADDS	R1, R1, #1
; nBytes end address is: 0 (R0)
; ptr end address is: 4 (R1)
0x1FDE	0xE7ED    B	L___mp3_driver_hal_spiWrite0
L___mp3_driver_hal_spiWrite1:
;__hal_stm32.c, 46 :: 		}
L_end_hal_spiWrite:
0x1FE0	0xF8DDE000  LDR	LR, [SP, #0]
0x1FE4	0xB003    ADD	SP, SP, #12
0x1FE6	0x4770    BX	LR
0x1FE8	0x07382000  	__mp3_driver_fp_spiWrite+0
; end of __mp3_driver_hal_spiWrite
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x1284	0xB081    SUB	SP, SP, #4
0x1286	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x128A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x128C	0x4803    LDR	R0, [PC, #12]
0x128E	0xF7FFFBB9  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x1292	0xF8DDE000  LDR	LR, [SP, #0]
0x1296	0xB001    ADD	SP, SP, #4
0x1298	0x4770    BX	LR
0x129A	0xBF00    NOP
0x129C	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0A04	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x0A06	0xF200020C  ADDW	R2, R0, #12
0x0A0A	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0A0C	0xF2000208  ADDW	R2, R0, #8
0x0A10	0x6813    LDR	R3, [R2, #0]
0x0A12	0xF3C30200  UBFX	R2, R3, #0, #1
0x0A16	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x0A18	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x0A1A	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x0A1E	0x6812    LDR	R2, [R2, #0]
0x0A20	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x0A22	0xB001    ADD	SP, SP, #4
0x0A24	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x12A0	0xB081    SUB	SP, SP, #4
0x12A2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x12A6	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x12A8	0x4803    LDR	R0, [PC, #12]
0x12AA	0xF7FFFBAB  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x12AE	0xF8DDE000  LDR	LR, [SP, #0]
0x12B2	0xB001    ADD	SP, SP, #4
0x12B4	0x4770    BX	LR
0x12B6	0xBF00    NOP
0x12B8	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
_SPI3_Write:
;__Lib_SPI_123.c, 129 :: 		
; data_out start address is: 0 (R0)
0x124C	0xB081    SUB	SP, SP, #4
0x124E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 130 :: 		
0x1252	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x1254	0x4803    LDR	R0, [PC, #12]
0x1256	0xF7FFFBD5  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 131 :: 		
L_end_SPI3_Write:
0x125A	0xF8DDE000  LDR	LR, [SP, #0]
0x125E	0xB001    ADD	SP, SP, #4
0x1260	0x4770    BX	LR
0x1262	0xBF00    NOP
0x1264	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x1268	0xB081    SUB	SP, SP, #4
0x126A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x126E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1270	0x4803    LDR	R0, [PC, #12]
0x1272	0xF7FFFEB7  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x1276	0xF8DDE000  LDR	LR, [SP, #0]
0x127A	0xB001    ADD	SP, SP, #4
0x127C	0x4770    BX	LR
0x127E	0xBF00    NOP
0x1280	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0FE4	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0FE6	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0FEA	0x4601    MOV	R1, R0
0x0FEC	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0FF0	0x680B    LDR	R3, [R1, #0]
0x0FF2	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0FF6	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0FF8	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x0FFA	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0FFC	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x0FFE	0xB001    ADD	SP, SP, #4
0x1000	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x12BC	0xB081    SUB	SP, SP, #4
0x12BE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x12C2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x12C4	0x4803    LDR	R0, [PC, #12]
0x12C6	0xF7FFFE8D  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x12CA	0xF8DDE000  LDR	LR, [SP, #0]
0x12CE	0xB001    ADD	SP, SP, #4
0x12D0	0x4770    BX	LR
0x12D2	0xBF00    NOP
0x12D4	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x1310	0xB081    SUB	SP, SP, #4
0x1312	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x1316	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1318	0x4803    LDR	R0, [PC, #12]
0x131A	0xF7FFFE63  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x131E	0xF8DDE000  LDR	LR, [SP, #0]
0x1322	0xB001    ADD	SP, SP, #4
0x1324	0x4770    BX	LR
0x1326	0xBF00    NOP
0x1328	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x132C	0xB081    SUB	SP, SP, #4
0x132E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x1332	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1334	0x4803    LDR	R0, [PC, #12]
0x1336	0xF7FFFE55  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x133A	0xF8DDE000  LDR	LR, [SP, #0]
0x133E	0xB001    ADD	SP, SP, #4
0x1340	0x4770    BX	LR
0x1342	0xBF00    NOP
0x1344	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x12D8	0xB081    SUB	SP, SP, #4
0x12DA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x12DE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x12E0	0x4803    LDR	R0, [PC, #12]
0x12E2	0xF7FFFE7F  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x12E6	0xF8DDE000  LDR	LR, [SP, #0]
0x12EA	0xB001    ADD	SP, SP, #4
0x12EC	0x4770    BX	LR
0x12EE	0xBF00    NOP
0x12F0	0x50004000  	UART5_SR+0
; end of _UART5_Write
_mp3_setVolume:
;Click_MP3_STM.c, 47 :: 		void mp3_setVolume(uint8_t volumeLeft, uint8_t volumeRight)
; volumeRight start address is: 4 (R1)
; volumeLeft start address is: 0 (R0)
0x2DAC	0xB081    SUB	SP, SP, #4
0x2DAE	0xF8CDE000  STR	LR, [SP, #0]
; volumeRight end address is: 4 (R1)
; volumeLeft end address is: 0 (R0)
; volumeLeft start address is: 0 (R0)
; volumeRight start address is: 4 (R1)
;Click_MP3_STM.c, 50 :: 		volume = ( volumeLeft << 8 ) + volumeRight;
0x2DB2	0x0202    LSLS	R2, R0, #8
0x2DB4	0xB292    UXTH	R2, R2
; volumeLeft end address is: 0 (R0)
0x2DB6	0x1852    ADDS	R2, R2, R1
; volumeRight end address is: 4 (R1)
;Click_MP3_STM.c, 51 :: 		mp3_cmdWrite(_MP3_VOL_ADDR, volume);
0x2DB8	0xB291    UXTH	R1, R2
0x2DBA	0x200B    MOVS	R0, __MP3_VOL_ADDR
0x2DBC	0xF7FFFF58  BL	_mp3_cmdWrite+0
;Click_MP3_STM.c, 52 :: 		}
L_end_mp3_setVolume:
0x2DC0	0xF8DDE000  LDR	LR, [SP, #0]
0x2DC4	0xB001    ADD	SP, SP, #4
0x2DC6	0x4770    BX	LR
; end of _mp3_setVolume
_mikrobus_logWrite:
;easymx_v7_STM32F107VC.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x2E10	0xB083    SUB	SP, SP, #12
0x2E12	0xF8CDE000  STR	LR, [SP, #0]
0x2E16	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x2E18	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_STM32F107VC.c, 322 :: 		uint8_t row = 13;
0x2E1A	0x220D    MOVS	R2, #13
0x2E1C	0xF88D2008  STRB	R2, [SP, #8]
0x2E20	0x220A    MOVS	R2, #10
0x2E22	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_STM32F107VC.c, 323 :: 		uint8_t line = 10;
;easymx_v7_STM32F107VC.c, 324 :: 		switch( format )
0x2E26	0xE01F    B	L_mikrobus_logWrite95
; format end address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite97:
;easymx_v7_STM32F107VC.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x2E28	0xF7FFF8B2  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 328 :: 		break;
0x2E2C	0xE023    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite98:
;easymx_v7_STM32F107VC.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite99:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x2E2E	0x7802    LDRB	R2, [R0, #0]
0x2E30	0xB12A    CBZ	R2, L_mikrobus_logWrite100
;easymx_v7_STM32F107VC.c, 332 :: 		_log_write( ptr );
0x2E32	0x9001    STR	R0, [SP, #4]
0x2E34	0xF7FFF8AC  BL	easymx_v7_STM32F107VC__log_write+0
0x2E38	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 333 :: 		ptr++;
0x2E3A	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x2E3C	0xE7F7    B	L_mikrobus_logWrite99
L_mikrobus_logWrite100:
;easymx_v7_STM32F107VC.c, 335 :: 		break;
0x2E3E	0xE01A    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite101:
;easymx_v7_STM32F107VC.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite102:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x2E40	0x7802    LDRB	R2, [R0, #0]
0x2E42	0xB12A    CBZ	R2, L_mikrobus_logWrite103
;easymx_v7_STM32F107VC.c, 339 :: 		_log_write( ptr );
0x2E44	0x9001    STR	R0, [SP, #4]
0x2E46	0xF7FFF8A3  BL	easymx_v7_STM32F107VC__log_write+0
0x2E4A	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 340 :: 		ptr++;
0x2E4C	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x2E4E	0xE7F7    B	L_mikrobus_logWrite102
L_mikrobus_logWrite103:
;easymx_v7_STM32F107VC.c, 342 :: 		_log_write( &row );
0x2E50	0xAA02    ADD	R2, SP, #8
0x2E52	0x4610    MOV	R0, R2
0x2E54	0xF7FFF89C  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 343 :: 		_log_write( &line );
0x2E58	0xF10D0209  ADD	R2, SP, #9
0x2E5C	0x4610    MOV	R0, R2
0x2E5E	0xF7FFF897  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 344 :: 		break;
0x2E62	0xE008    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 345 :: 		default :
L_mikrobus_logWrite104:
;easymx_v7_STM32F107VC.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x2E64	0x2006    MOVS	R0, #6
0x2E66	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_STM32F107VC.c, 347 :: 		}
L_mikrobus_logWrite95:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x2E68	0x2900    CMP	R1, #0
0x2E6A	0xD0DD    BEQ	L_mikrobus_logWrite97
0x2E6C	0x2901    CMP	R1, #1
0x2E6E	0xD0DE    BEQ	L_mikrobus_logWrite98
0x2E70	0x2902    CMP	R1, #2
0x2E72	0xD0E5    BEQ	L_mikrobus_logWrite101
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x2E74	0xE7F6    B	L_mikrobus_logWrite104
L_mikrobus_logWrite96:
;easymx_v7_STM32F107VC.c, 348 :: 		return 0;
0x2E76	0x2000    MOVS	R0, #0
;easymx_v7_STM32F107VC.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x2E78	0xF8DDE000  LDR	LR, [SP, #0]
0x2E7C	0xB003    ADD	SP, SP, #12
0x2E7E	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_STM32F107VC__log_write:
;__em_f107vc_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x1F90	0xB081    SUB	SP, SP, #4
0x1F92	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_f107vc_log.c, 19 :: 		logger( *data_ );
0x1F96	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x1F98	0xB2CC    UXTB	R4, R1
0x1F9A	0xB2A0    UXTH	R0, R4
0x1F9C	0x4C03    LDR	R4, [PC, #12]
0x1F9E	0x6824    LDR	R4, [R4, #0]
0x1FA0	0x47A0    BLX	R4
;__em_f107vc_log.c, 20 :: 		return 0;
0x1FA2	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 21 :: 		}
L_end__log_write:
0x1FA4	0xF8DDE000  LDR	LR, [SP, #0]
0x1FA8	0xB001    ADD	SP, SP, #4
0x1FAA	0x4770    BX	LR
0x1FAC	0x04442000  	_logger+0
; end of easymx_v7_STM32F107VC__log_write
_Mmc_Fat_Init:
;__Lib_MmcFat16.c, 2134 :: 		
0x297C	0xB082    SUB	SP, SP, #8
0x297E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 2136 :: 		
; rslt start address is: 8 (R2)
0x2982	0x2200    MOVS	R2, #0
; rslt end address is: 8 (R2)
;__Lib_MmcFat16.c, 2139 :: 		
L_Mmc_Fat_Init326:
;__Lib_MmcFat16.c, 2141 :: 		
; rslt start address is: 8 (R2)
0x2984	0xF88D2004  STRB	R2, [SP, #4]
0x2988	0xF7FFFA7E  BL	_Mmc_Init+0
0x298C	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_MmcFat16.c, 2142 :: 		
0x2990	0x1C51    ADDS	R1, R2, #1
; rslt end address is: 8 (R2)
; rslt start address is: 4 (R1)
;__Lib_MmcFat16.c, 2144 :: 		
0x2992	0xB2C0    UXTB	R0, R0
0x2994	0xB118    CBZ	R0, L__Mmc_Fat_Init461
0x2996	0x2932    CMP	R1, #50
0x2998	0xD201    BCS	L__Mmc_Fat_Init460
0x299A	0xB2CA    UXTB	R2, R1
0x299C	0xE7F2    B	L_Mmc_Fat_Init326
L__Mmc_Fat_Init461:
L__Mmc_Fat_Init460:
;__Lib_MmcFat16.c, 2146 :: 		
0x299E	0x2932    CMP	R1, #50
0x29A0	0xD301    BCC	L_Mmc_Fat_Init331
; rslt end address is: 4 (R1)
;__Lib_MmcFat16.c, 2147 :: 		
0x29A2	0x20FF    MOVS	R0, #255
0x29A4	0xE003    B	L_end_Mmc_Fat_Init
L_Mmc_Fat_Init331:
;__Lib_MmcFat16.c, 2148 :: 		
0x29A6	0xF7FFF9F3  BL	_Mmc_Init_Vars+0
;__Lib_MmcFat16.c, 2151 :: 		
0x29AA	0xF7FFFBB9  BL	__Lib_MmcFat16_Mmc_Fat_Get_Info+0
;__Lib_MmcFat16.c, 2152 :: 		
;__Lib_MmcFat16.c, 2153 :: 		
L_end_Mmc_Fat_Init:
0x29AE	0xF8DDE000  LDR	LR, [SP, #0]
0x29B2	0xB002    ADD	SP, SP, #8
0x29B4	0x4770    BX	LR
; end of _Mmc_Fat_Init
_Mmc_Init:
;__Lib_Mmc.c, 163 :: 		
0x1E88	0xB083    SUB	SP, SP, #12
0x1E8A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc.c, 167 :: 		
0x1E8E	0x2105    MOVS	R1, #5
0x1E90	0x483C    LDR	R0, [PC, #240]
0x1E92	0x7001    STRB	R1, [R0, #0]
;__Lib_Mmc.c, 170 :: 		
0x1E94	0xF241400C  MOVW	R0, #lo_addr(Mmc_Chip_Select+0)
;__Lib_Mmc.c, 171 :: 		
0x1E98	0xF2C40001  MOVT	R0, #hi_addr(Mmc_Chip_Select+0)
;__Lib_Mmc.c, 172 :: 		
0x1E9C	0xF04F0101  MOV	R1, #1
;__Lib_Mmc.c, 173 :: 		
0x1EA0	0xEA4F01C1  LSL	R1, R1, BitPos(Mmc_Chip_Select+0)
;__Lib_Mmc.c, 175 :: 		
0x1EA4	0x4A38    LDR	R2, [PC, #224]
0x1EA6	0xB289    UXTH	R1, R1
0x1EA8	0xF7FEFEEE  BL	_GPIO_Config+0
;__Lib_Mmc.c, 177 :: 		
0x1EAC	0xF7FFF992  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 180 :: 		
; cnt start address is: 4 (R1)
0x1EB0	0x2100    MOVS	R1, #0
; cnt end address is: 4 (R1)
L_Mmc_Init19:
; cnt start address is: 4 (R1)
0x1EB2	0x290A    CMP	R1, #10
0x1EB4	0xD20A    BCS	L_Mmc_Init20
;__Lib_Mmc.c, 181 :: 		
0x1EB6	0xF8AD1004  STRH	R1, [SP, #4]
0x1EBA	0x20FF    MOVS	R0, #255
0x1EBC	0x4C33    LDR	R4, [PC, #204]
0x1EBE	0x6824    LDR	R4, [R4, #0]
0x1EC0	0x47A0    BLX	R4
0x1EC2	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_Mmc.c, 180 :: 		
0x1EC6	0x1C48    ADDS	R0, R1, #1
; cnt end address is: 4 (R1)
; cnt start address is: 0 (R0)
;__Lib_Mmc.c, 181 :: 		
0x1EC8	0xB281    UXTH	R1, R0
; cnt end address is: 0 (R0)
0x1ECA	0xE7F2    B	L_Mmc_Init19
L_Mmc_Init20:
;__Lib_Mmc.c, 185 :: 		
0x1ECC	0xF7FFF996  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 187 :: 		
0x1ED0	0x2295    MOVS	R2, #149
0x1ED2	0x2100    MOVS	R1, #0
0x1ED4	0x2000    MOVS	R0, #0
0x1ED6	0xF7FFF925  BL	__Lib_Mmc_Mmc_Send_Command+0
0x1EDA	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc.c, 188 :: 		
0x1EDE	0xF7FFF979  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 191 :: 		
0x1EE2	0xF8BD0008  LDRH	R0, [SP, #8]
0x1EE6	0x2801    CMP	R0, #1
0x1EE8	0xD001    BEQ	L_Mmc_Init22
;__Lib_Mmc.c, 192 :: 		
0x1EEA	0x2001    MOVS	R0, #1
0x1EEC	0xE046    B	L_end_Mmc_Init
L_Mmc_Init22:
;__Lib_Mmc.c, 194 :: 		
0x1EEE	0xF7FFF985  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 195 :: 		
0x1EF2	0x2287    MOVS	R2, #135
0x1EF4	0xF24011AA  MOVW	R1, #426
0x1EF8	0x2008    MOVS	R0, #8
0x1EFA	0xF7FFF913  BL	__Lib_Mmc_Mmc_Send_Command+0
0x1EFE	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc.c, 197 :: 		
0x1F02	0x20FF    MOVS	R0, #255
0x1F04	0x4C21    LDR	R4, [PC, #132]
0x1F06	0x6824    LDR	R4, [R4, #0]
0x1F08	0x47A0    BLX	R4
;__Lib_Mmc.c, 198 :: 		
0x1F0A	0x20FF    MOVS	R0, #255
0x1F0C	0x4C1F    LDR	R4, [PC, #124]
0x1F0E	0x6824    LDR	R4, [R4, #0]
0x1F10	0x47A0    BLX	R4
;__Lib_Mmc.c, 199 :: 		
0x1F12	0x20FF    MOVS	R0, #255
0x1F14	0x4C1D    LDR	R4, [PC, #116]
0x1F16	0x6824    LDR	R4, [R4, #0]
0x1F18	0x47A0    BLX	R4
;__Lib_Mmc.c, 200 :: 		
0x1F1A	0x20FF    MOVS	R0, #255
0x1F1C	0x4C1B    LDR	R4, [PC, #108]
0x1F1E	0x6824    LDR	R4, [R4, #0]
0x1F20	0x47A0    BLX	R4
;__Lib_Mmc.c, 201 :: 		
0x1F22	0xF7FFF957  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 204 :: 		
0x1F26	0xF8BD0008  LDRH	R0, [SP, #8]
0x1F2A	0x2801    CMP	R0, #1
0x1F2C	0xD007    BEQ	L_Mmc_Init23
;__Lib_Mmc.c, 206 :: 		
0x1F2E	0x2001    MOVS	R0, #1
0x1F30	0xF7FFF868  BL	__Lib_Mmc_Mmc_UnIdle+0
0x1F34	0xB110    CBZ	R0, L_Mmc_Init24
;__Lib_Mmc.c, 207 :: 		
0x1F36	0x2000    MOVS	R0, #0
0x1F38	0xF7FFF864  BL	__Lib_Mmc_Mmc_UnIdle+0
L_Mmc_Init24:
;__Lib_Mmc.c, 208 :: 		
0x1F3C	0xE002    B	L_Mmc_Init25
L_Mmc_Init23:
;__Lib_Mmc.c, 211 :: 		
0x1F3E	0x2002    MOVS	R0, #2
0x1F40	0xF7FFF860  BL	__Lib_Mmc_Mmc_UnIdle+0
;__Lib_Mmc.c, 212 :: 		
L_Mmc_Init25:
;__Lib_Mmc.c, 215 :: 		
0x1F44	0x480F    LDR	R0, [PC, #60]
0x1F46	0x7800    LDRB	R0, [R0, #0]
0x1F48	0x2805    CMP	R0, #5
0x1F4A	0xD101    BNE	L_Mmc_Init26
;__Lib_Mmc.c, 216 :: 		
0x1F4C	0x2002    MOVS	R0, #2
0x1F4E	0xE015    B	L_end_Mmc_Init
L_Mmc_Init26:
;__Lib_Mmc.c, 218 :: 		
0x1F50	0x480C    LDR	R0, [PC, #48]
0x1F52	0x7800    LDRB	R0, [R0, #0]
0x1F54	0x2804    CMP	R0, #4
0x1F56	0xD010    BEQ	L_Mmc_Init27
;__Lib_Mmc.c, 220 :: 		
0x1F58	0xF7FFF950  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 222 :: 		
0x1F5C	0x22FF    MOVS	R2, #255
0x1F5E	0xF2402100  MOVW	R1, #512
0x1F62	0x2010    MOVS	R0, #16
0x1F64	0xF7FFF8DE  BL	__Lib_Mmc_Mmc_Send_Command+0
0x1F68	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc.c, 223 :: 		
0x1F6C	0xF7FFF932  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 225 :: 		
0x1F70	0xF8BD0008  LDRH	R0, [SP, #8]
0x1F74	0xB108    CBZ	R0, L_Mmc_Init28
;__Lib_Mmc.c, 226 :: 		
0x1F76	0x2003    MOVS	R0, #3
0x1F78	0xE000    B	L_end_Mmc_Init
L_Mmc_Init28:
;__Lib_Mmc.c, 227 :: 		
L_Mmc_Init27:
;__Lib_Mmc.c, 229 :: 		
0x1F7A	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 230 :: 		
L_end_Mmc_Init:
0x1F7C	0xF8DDE000  LDR	LR, [SP, #0]
0x1F80	0xB003    ADD	SP, SP, #12
0x1F82	0x4770    BX	LR
0x1F84	0x023A2000  	__Lib_Mmc_cardType+0
0x1F88	0x00140008  	#524308
0x1F8C	0x044C2000  	_SPI_Rd_Ptr+0
; end of _Mmc_Init
_SPI1_Read:
;__Lib_SPI_123.c, 74 :: 		
; data_out start address is: 0 (R0)
0x12F4	0xB081    SUB	SP, SP, #4
0x12F6	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 75 :: 		
0x12FA	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x12FC	0x4803    LDR	R0, [PC, #12]
0x12FE	0xF7FFFB81  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 76 :: 		
L_end_SPI1_Read:
0x1302	0xF8DDE000  LDR	LR, [SP, #0]
0x1306	0xB001    ADD	SP, SP, #4
0x1308	0x4770    BX	LR
0x130A	0xBF00    NOP
0x130C	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x11B8	0xB081    SUB	SP, SP, #4
0x11BA	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x11BE	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x11C0	0x4803    LDR	R0, [PC, #12]
0x11C2	0xF7FFFC1F  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x11C6	0xF8DDE000  LDR	LR, [SP, #0]
0x11CA	0xB001    ADD	SP, SP, #4
0x11CC	0x4770    BX	LR
0x11CE	0xBF00    NOP
0x11D0	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_SPI3_Read:
;__Lib_SPI_123.c, 125 :: 		
; data_out start address is: 0 (R0)
0x1210	0xB081    SUB	SP, SP, #4
0x1212	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 126 :: 		
0x1216	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x1218	0x4803    LDR	R0, [PC, #12]
0x121A	0xF7FFFBF3  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 127 :: 		
L_end_SPI3_Read:
0x121E	0xF8DDE000  LDR	LR, [SP, #0]
0x1222	0xB001    ADD	SP, SP, #4
0x1224	0x4770    BX	LR
0x1226	0xBF00    NOP
0x1228	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
__Lib_Mmc_Mmc_DeSelect:
;__Lib_Mmc.c, 66 :: 		
0x11D4	0xB081    SUB	SP, SP, #4
0x11D6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc.c, 68 :: 		
0x11DA	0x2101    MOVS	R1, #1
0x11DC	0xB249    SXTB	R1, R1
0x11DE	0x4805    LDR	R0, [PC, #20]
0x11E0	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc.c, 72 :: 		
0x11E2	0x20FF    MOVS	R0, #255
0x11E4	0x4C04    LDR	R4, [PC, #16]
0x11E6	0x6824    LDR	R4, [R4, #0]
0x11E8	0x47A0    BLX	R4
;__Lib_Mmc.c, 73 :: 		
L_end_Mmc_DeSelect:
0x11EA	0xF8DDE000  LDR	LR, [SP, #0]
0x11EE	0xB001    ADD	SP, SP, #4
0x11F0	0x4770    BX	LR
0x11F2	0xBF00    NOP
0x11F4	0x818C4222  	Mmc_Chip_Select+0
0x11F8	0x044C2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_Mmc_DeSelect
__Lib_Mmc_Mmc_Select:
;__Lib_Mmc.c, 52 :: 		
0x11FC	0xB081    SUB	SP, SP, #4
;__Lib_Mmc.c, 54 :: 		
0x11FE	0x2100    MOVS	R1, #0
0x1200	0xB249    SXTB	R1, R1
0x1202	0x4802    LDR	R0, [PC, #8]
0x1204	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc.c, 64 :: 		
L_end_Mmc_Select:
0x1206	0xB001    ADD	SP, SP, #4
0x1208	0x4770    BX	LR
0x120A	0xBF00    NOP
0x120C	0x818C4222  	Mmc_Chip_Select+0
; end of __Lib_Mmc_Mmc_Select
__Lib_Mmc_Mmc_Send_Command:
;__Lib_Mmc.c, 76 :: 		
; partial_cmm start address is: 0 (R0)
0x1124	0xB084    SUB	SP, SP, #16
0x1126	0xF8CDE000  STR	LR, [SP, #0]
0x112A	0x9102    STR	R1, [SP, #8]
0x112C	0xF88D200C  STRB	R2, [SP, #12]
; partial_cmm end address is: 0 (R0)
; partial_cmm start address is: 0 (R0)
;__Lib_Mmc.c, 80 :: 		
0x1130	0xF2000440  ADDW	R4, R0, #64
; partial_cmm end address is: 0 (R0)
0x1134	0xB2A0    UXTH	R0, R4
0x1136	0x4C1F    LDR	R4, [PC, #124]
0x1138	0x6824    LDR	R4, [R4, #0]
0x113A	0x47A0    BLX	R4
;__Lib_Mmc.c, 81 :: 		
0x113C	0xAB02    ADD	R3, SP, #8
0x113E	0x1CDB    ADDS	R3, R3, #3
0x1140	0x781B    LDRB	R3, [R3, #0]
0x1142	0xB2DC    UXTB	R4, R3
0x1144	0xB2A0    UXTH	R0, R4
0x1146	0x4C1B    LDR	R4, [PC, #108]
0x1148	0x6824    LDR	R4, [R4, #0]
0x114A	0x47A0    BLX	R4
;__Lib_Mmc.c, 82 :: 		
0x114C	0xAB02    ADD	R3, SP, #8
0x114E	0x1C9B    ADDS	R3, R3, #2
0x1150	0x781B    LDRB	R3, [R3, #0]
0x1152	0xB2DC    UXTB	R4, R3
0x1154	0xB2A0    UXTH	R0, R4
0x1156	0x4C17    LDR	R4, [PC, #92]
0x1158	0x6824    LDR	R4, [R4, #0]
0x115A	0x47A0    BLX	R4
;__Lib_Mmc.c, 83 :: 		
0x115C	0xAB02    ADD	R3, SP, #8
0x115E	0x1C5B    ADDS	R3, R3, #1
0x1160	0x781B    LDRB	R3, [R3, #0]
0x1162	0xB2DC    UXTB	R4, R3
0x1164	0xB2A0    UXTH	R0, R4
0x1166	0x4C13    LDR	R4, [PC, #76]
0x1168	0x6824    LDR	R4, [R4, #0]
0x116A	0x47A0    BLX	R4
;__Lib_Mmc.c, 84 :: 		
0x116C	0xAB02    ADD	R3, SP, #8
0x116E	0x781B    LDRB	R3, [R3, #0]
0x1170	0xB2DC    UXTB	R4, R3
0x1172	0xB2A0    UXTH	R0, R4
0x1174	0x4C0F    LDR	R4, [PC, #60]
0x1176	0x6824    LDR	R4, [R4, #0]
0x1178	0x47A0    BLX	R4
;__Lib_Mmc.c, 85 :: 		
0x117A	0xF89D000C  LDRB	R0, [SP, #12]
0x117E	0x4C0D    LDR	R4, [PC, #52]
0x1180	0x6824    LDR	R4, [R4, #0]
0x1182	0x47A0    BLX	R4
;__Lib_Mmc.c, 88 :: 		
; timeout start address is: 4 (R1)
; timeout start address is: 4 (R1)
0x1184	0x2100    MOVS	R1, #0
; timeout end address is: 4 (R1)
;__Lib_Mmc.c, 89 :: 		
L___Lib_Mmc_Mmc_Send_Command0:
;__Lib_Mmc.c, 90 :: 		
; timeout start address is: 4 (R1)
0x1186	0xF8AD1004  STRH	R1, [SP, #4]
0x118A	0x20FF    MOVS	R0, #255
0x118C	0x4C09    LDR	R4, [PC, #36]
0x118E	0x6824    LDR	R4, [R4, #0]
0x1190	0x47A0    BLX	R4
0x1192	0xF8BD1004  LDRH	R1, [SP, #4]
; response start address is: 8 (R2)
0x1196	0xB282    UXTH	R2, R0
;__Lib_Mmc.c, 91 :: 		
0x1198	0x1C4B    ADDS	R3, R1, #1
0x119A	0xB299    UXTH	R1, R3
; timeout end address is: 4 (R1)
;__Lib_Mmc.c, 92 :: 		
0x119C	0xF0000380  AND	R3, R0, #128
0x11A0	0xB29B    UXTH	R3, R3
0x11A2	0xB113    CBZ	R3, L___Lib_Mmc_Mmc_Send_Command77
; timeout end address is: 4 (R1)
; timeout start address is: 4 (R1)
0x11A4	0x2964    CMP	R1, #100
0x11A6	0xD200    BCS	L___Lib_Mmc_Mmc_Send_Command76
; timeout end address is: 4 (R1)
0x11A8	0xE7ED    B	L___Lib_Mmc_Mmc_Send_Command0
L___Lib_Mmc_Mmc_Send_Command77:
L___Lib_Mmc_Mmc_Send_Command76:
;__Lib_Mmc.c, 94 :: 		
0x11AA	0xB290    UXTH	R0, R2
; response end address is: 8 (R2)
;__Lib_Mmc.c, 95 :: 		
L_end_Mmc_Send_Command:
0x11AC	0xF8DDE000  LDR	LR, [SP, #0]
0x11B0	0xB004    ADD	SP, SP, #16
0x11B2	0x4770    BX	LR
0x11B4	0x044C2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_Mmc_Send_Command
__Lib_Mmc_Mmc_UnIdle:
;__Lib_Mmc.c, 97 :: 		
0x1004	0xB084    SUB	SP, SP, #16
0x1006	0xF8CDE000  STR	LR, [SP, #0]
0x100A	0xF88D000C  STRB	R0, [SP, #12]
;__Lib_Mmc.c, 101 :: 		
0x100E	0x2100    MOVS	R1, #0
0x1010	0xF8AD1004  STRH	R1, [SP, #4]
L___Lib_Mmc_Mmc_UnIdle5:
0x1014	0xF8BD2004  LDRH	R2, [SP, #4]
0x1018	0xF2427110  MOVW	R1, #10000
0x101C	0x428A    CMP	R2, R1
0x101E	0xF0808077  BCS	L___Lib_Mmc_Mmc_UnIdle6
;__Lib_Mmc.c, 102 :: 		
0x1022	0xF89D100C  LDRB	R1, [SP, #12]
0x1026	0xB999    CBNZ	R1, L___Lib_Mmc_Mmc_UnIdle8
;__Lib_Mmc.c, 103 :: 		
0x1028	0xF000F8E8  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 105 :: 		
0x102C	0x22FF    MOVS	R2, #255
0x102E	0x2100    MOVS	R1, #0
0x1030	0x2001    MOVS	R0, #1
0x1032	0xF000F877  BL	__Lib_Mmc_Mmc_Send_Command+0
0x1036	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc.c, 106 :: 		
0x103A	0xF000F8CB  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 107 :: 		
0x103E	0xF8BD1006  LDRH	R1, [SP, #6]
0x1042	0xB921    CBNZ	R1, L___Lib_Mmc_Mmc_UnIdle9
;__Lib_Mmc.c, 109 :: 		
0x1044	0x2200    MOVS	R2, #0
0x1046	0x4935    LDR	R1, [PC, #212]
0x1048	0x700A    STRB	R2, [R1, #0]
;__Lib_Mmc.c, 110 :: 		
0x104A	0x2000    MOVS	R0, #0
0x104C	0xE061    B	L_end_Mmc_UnIdle
;__Lib_Mmc.c, 111 :: 		
L___Lib_Mmc_Mmc_UnIdle9:
;__Lib_Mmc.c, 112 :: 		
0x104E	0xE059    B	L___Lib_Mmc_Mmc_UnIdle10
L___Lib_Mmc_Mmc_UnIdle8:
;__Lib_Mmc.c, 114 :: 		
0x1050	0xF000F8D4  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 117 :: 		
0x1054	0x22FF    MOVS	R2, #255
0x1056	0x2100    MOVS	R1, #0
0x1058	0x2037    MOVS	R0, #55
0x105A	0xF000F863  BL	__Lib_Mmc_Mmc_Send_Command+0
0x105E	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc.c, 118 :: 		
0x1062	0xF000F8B7  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 119 :: 		
0x1066	0xF8BD1006  LDRH	R1, [SP, #6]
0x106A	0x2901    CMP	R1, #1
0x106C	0xD149    BNE	L___Lib_Mmc_Mmc_UnIdle11
;__Lib_Mmc.c, 121 :: 		
0x106E	0xF000F8C5  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 123 :: 		
0x1072	0x22FF    MOVS	R2, #255
0x1074	0xF04F4180  MOV	R1, #1073741824
0x1078	0x2029    MOVS	R0, #41
0x107A	0xF000F853  BL	__Lib_Mmc_Mmc_Send_Command+0
0x107E	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc.c, 124 :: 		
0x1082	0xF000F8A7  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 125 :: 		
0x1086	0xF8BD1006  LDRH	R1, [SP, #6]
0x108A	0x2900    CMP	R1, #0
0x108C	0xD138    BNE	L___Lib_Mmc_Mmc_UnIdle12
;__Lib_Mmc.c, 126 :: 		
0x108E	0xF89D100C  LDRB	R1, [SP, #12]
0x1092	0x2902    CMP	R1, #2
0x1094	0xD12F    BNE	L___Lib_Mmc_Mmc_UnIdle13
;__Lib_Mmc.c, 127 :: 		
0x1096	0xF000F8B1  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 128 :: 		
0x109A	0x22FF    MOVS	R2, #255
0x109C	0x2100    MOVS	R1, #0
0x109E	0x203A    MOVS	R0, #58
0x10A0	0xF000F840  BL	__Lib_Mmc_Mmc_Send_Command+0
0x10A4	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc.c, 129 :: 		
0x10A8	0x20FF    MOVS	R0, #255
0x10AA	0x4C1D    LDR	R4, [PC, #116]
0x10AC	0x6824    LDR	R4, [R4, #0]
0x10AE	0x47A0    BLX	R4
0x10B0	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc.c, 130 :: 		
0x10B4	0x20FF    MOVS	R0, #255
0x10B6	0x4C1A    LDR	R4, [PC, #104]
0x10B8	0x6824    LDR	R4, [R4, #0]
0x10BA	0x47A0    BLX	R4
;__Lib_Mmc.c, 131 :: 		
0x10BC	0x20FF    MOVS	R0, #255
0x10BE	0x4C18    LDR	R4, [PC, #96]
0x10C0	0x6824    LDR	R4, [R4, #0]
0x10C2	0x47A0    BLX	R4
;__Lib_Mmc.c, 132 :: 		
0x10C4	0x20FF    MOVS	R0, #255
0x10C6	0x4C16    LDR	R4, [PC, #88]
0x10C8	0x6824    LDR	R4, [R4, #0]
0x10CA	0x47A0    BLX	R4
;__Lib_Mmc.c, 133 :: 		
0x10CC	0xF000F882  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 134 :: 		
0x10D0	0xF8BD1006  LDRH	R1, [SP, #6]
0x10D4	0xB971    CBNZ	R1, L___Lib_Mmc_Mmc_UnIdle14
;__Lib_Mmc.c, 135 :: 		
0x10D6	0xF8BD1008  LDRH	R1, [SP, #8]
0x10DA	0xF0010140  AND	R1, R1, #64
0x10DE	0xB289    UXTH	R1, R1
0x10E0	0xB119    CBZ	R1, L___Lib_Mmc_Mmc_UnIdle15
;__Lib_Mmc.c, 137 :: 		
0x10E2	0x2204    MOVS	R2, #4
0x10E4	0x490D    LDR	R1, [PC, #52]
0x10E6	0x700A    STRB	R2, [R1, #0]
0x10E8	0xE002    B	L___Lib_Mmc_Mmc_UnIdle16
L___Lib_Mmc_Mmc_UnIdle15:
;__Lib_Mmc.c, 140 :: 		
0x10EA	0x2203    MOVS	R2, #3
0x10EC	0x490B    LDR	R1, [PC, #44]
0x10EE	0x700A    STRB	R2, [R1, #0]
L___Lib_Mmc_Mmc_UnIdle16:
;__Lib_Mmc.c, 141 :: 		
0x10F0	0x2000    MOVS	R0, #0
0x10F2	0xE00E    B	L_end_Mmc_UnIdle
;__Lib_Mmc.c, 142 :: 		
L___Lib_Mmc_Mmc_UnIdle14:
;__Lib_Mmc.c, 143 :: 		
0x10F4	0xE004    B	L___Lib_Mmc_Mmc_UnIdle17
L___Lib_Mmc_Mmc_UnIdle13:
;__Lib_Mmc.c, 145 :: 		
0x10F6	0x2201    MOVS	R2, #1
0x10F8	0x4908    LDR	R1, [PC, #32]
0x10FA	0x700A    STRB	R2, [R1, #0]
;__Lib_Mmc.c, 146 :: 		
0x10FC	0x2000    MOVS	R0, #0
0x10FE	0xE008    B	L_end_Mmc_UnIdle
;__Lib_Mmc.c, 147 :: 		
L___Lib_Mmc_Mmc_UnIdle17:
;__Lib_Mmc.c, 148 :: 		
L___Lib_Mmc_Mmc_UnIdle12:
;__Lib_Mmc.c, 149 :: 		
0x1100	0xE000    B	L___Lib_Mmc_Mmc_UnIdle18
L___Lib_Mmc_Mmc_UnIdle11:
;__Lib_Mmc.c, 152 :: 		
0x1102	0xE005    B	L___Lib_Mmc_Mmc_UnIdle6
;__Lib_Mmc.c, 153 :: 		
L___Lib_Mmc_Mmc_UnIdle18:
;__Lib_Mmc.c, 154 :: 		
L___Lib_Mmc_Mmc_UnIdle10:
;__Lib_Mmc.c, 101 :: 		
0x1104	0xF8BD1004  LDRH	R1, [SP, #4]
0x1108	0x1C49    ADDS	R1, R1, #1
0x110A	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_Mmc.c, 155 :: 		
0x110E	0xE781    B	L___Lib_Mmc_Mmc_UnIdle5
L___Lib_Mmc_Mmc_UnIdle6:
;__Lib_Mmc.c, 156 :: 		
0x1110	0x2001    MOVS	R0, #1
;__Lib_Mmc.c, 157 :: 		
L_end_Mmc_UnIdle:
0x1112	0xF8DDE000  LDR	LR, [SP, #0]
0x1116	0xB004    ADD	SP, SP, #16
0x1118	0x4770    BX	LR
0x111A	0xBF00    NOP
0x111C	0x023A2000  	__Lib_Mmc_cardType+0
0x1120	0x044C2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_Mmc_UnIdle
_Mmc_Init_Vars:
;__Lib_MmcFat16.c, 2093 :: 		
0x1D90	0xB081    SUB	SP, SP, #4
0x1D92	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 2097 :: 		
0x1D96	0x2101    MOVS	R1, #1
0x1D98	0x482B    LDR	R0, [PC, #172]
0x1D9A	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2098 :: 		
0x1D9C	0xF2402200  MOVW	R2, #512
0x1DA0	0xB212    SXTH	R2, R2
0x1DA2	0x2100    MOVS	R1, #0
0x1DA4	0x4829    LDR	R0, [PC, #164]
0x1DA6	0xF7FFFA41  BL	_memset+0
;__Lib_MmcFat16.c, 2101 :: 		
; i start address is: 24 (R6)
0x1DAA	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_Mmc_Init_Vars320:
; i start address is: 24 (R6)
0x1DAC	0x2E02    CMP	R6, _MAX_FILES
0x1DAE	0xD20A    BCS	L_Mmc_Init_Vars321
;__Lib_MmcFat16.c, 2103 :: 		
0x1DB0	0x0171    LSLS	R1, R6, #5
0x1DB2	0x4827    LDR	R0, [PC, #156]
0x1DB4	0x1840    ADDS	R0, R0, R1
0x1DB6	0x2220    MOVS	R2, #32
0x1DB8	0xB212    SXTH	R2, R2
0x1DBA	0x2100    MOVS	R1, #0
0x1DBC	0xF7FFFA36  BL	_memset+0
;__Lib_MmcFat16.c, 2101 :: 		
0x1DC0	0x1C76    ADDS	R6, R6, #1
0x1DC2	0xB2F6    UXTB	R6, R6
;__Lib_MmcFat16.c, 2104 :: 		
; i end address is: 24 (R6)
0x1DC4	0xE7F2    B	L_Mmc_Init_Vars320
L_Mmc_Init_Vars321:
;__Lib_MmcFat16.c, 2105 :: 		
0x1DC6	0x2220    MOVS	R2, #32
0x1DC8	0xB212    SXTH	R2, R2
0x1DCA	0x2100    MOVS	R1, #0
0x1DCC	0x4821    LDR	R0, [PC, #132]
0x1DCE	0xF7FFFA2D  BL	_memset+0
;__Lib_MmcFat16.c, 2109 :: 		
; i start address is: 24 (R6)
0x1DD2	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_Mmc_Init_Vars323:
; i start address is: 24 (R6)
0x1DD4	0x2E04    CMP	R6, #4
0x1DD6	0xD20A    BCS	L_Mmc_Init_Vars324
;__Lib_MmcFat16.c, 2111 :: 		
0x1DD8	0x00F1    LSLS	R1, R6, #3
0x1DDA	0x481F    LDR	R0, [PC, #124]
0x1DDC	0x1840    ADDS	R0, R0, R1
0x1DDE	0x2208    MOVS	R2, #8
0x1DE0	0xB212    SXTH	R2, R2
0x1DE2	0x2100    MOVS	R1, #0
0x1DE4	0xF7FFFA22  BL	_memset+0
;__Lib_MmcFat16.c, 2109 :: 		
0x1DE8	0x1C76    ADDS	R6, R6, #1
0x1DEA	0xB2F6    UXTB	R6, R6
;__Lib_MmcFat16.c, 2112 :: 		
; i end address is: 24 (R6)
0x1DEC	0xE7F2    B	L_Mmc_Init_Vars323
L_Mmc_Init_Vars324:
;__Lib_MmcFat16.c, 2115 :: 		
0x1DEE	0x2218    MOVS	R2, #24
0x1DF0	0xB212    SXTH	R2, R2
0x1DF2	0x2100    MOVS	R1, #0
0x1DF4	0x4819    LDR	R0, [PC, #100]
0x1DF6	0xF7FFFA19  BL	_memset+0
;__Lib_MmcFat16.c, 2118 :: 		
0x1DFA	0x4913    LDR	R1, [PC, #76]
0x1DFC	0x4818    LDR	R0, [PC, #96]
0x1DFE	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 2119 :: 		
0x1E00	0x2100    MOVS	R1, #0
0x1E02	0x4818    LDR	R0, [PC, #96]
0x1E04	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2120 :: 		
0x1E06	0x2100    MOVS	R1, #0
0x1E08	0x4817    LDR	R0, [PC, #92]
0x1E0A	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 2121 :: 		
0x1E0C	0x2100    MOVS	R1, #0
0x1E0E	0x4817    LDR	R0, [PC, #92]
0x1E10	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2122 :: 		
0x1E12	0x2100    MOVS	R1, #0
0x1E14	0x4816    LDR	R0, [PC, #88]
0x1E16	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 2123 :: 		
0x1E18	0x2100    MOVS	R1, #0
0x1E1A	0x4816    LDR	R0, [PC, #88]
0x1E1C	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 2124 :: 		
0x1E1E	0x21FF    MOVS	R1, #-1
0x1E20	0xB249    SXTB	R1, R1
0x1E22	0x4815    LDR	R0, [PC, #84]
0x1E24	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2125 :: 		
0x1E26	0x220D    MOVS	R2, #13
0x1E28	0xB212    SXTH	R2, R2
0x1E2A	0x2100    MOVS	R1, #0
0x1E2C	0x4813    LDR	R0, [PC, #76]
0x1E2E	0xF7FFF9FD  BL	_memset+0
;__Lib_MmcFat16.c, 2128 :: 		
0x1E32	0x2100    MOVS	R1, #0
0x1E34	0x4812    LDR	R0, [PC, #72]
0x1E36	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 2129 :: 		
0x1E38	0x2100    MOVS	R1, #0
0x1E3A	0x4812    LDR	R0, [PC, #72]
0x1E3C	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 2130 :: 		
L_end_Mmc_Init_Vars:
0x1E3E	0xF8DDE000  LDR	LR, [SP, #0]
0x1E42	0xB001    ADD	SP, SP, #4
0x1E44	0x4770    BX	LR
0x1E46	0xBF00    NOP
0x1E48	0x06502000  	_f16_sector+512
0x1E4C	0x04502000  	_f16_sector+0
0x1E50	0x06542000  	_f16_fileDesc+0
0x1E54	0x06942000  	__Lib_MmcFat16_f16_cFD+0
0x1E58	0x06B42000  	__Lib_MmcFat16_f16_part+0
0x1E5C	0x06D42000  	__Lib_MmcFat16_f16_boot+0
0x1E60	0x06EC2000  	__Lib_MmcFat16_f16_sectBuffEnd+0
0x1E64	0x06F02000  	__Lib_MmcFat16_f16_activePart+0
0x1E68	0x06F42000  	__Lib_MmcFat16_f16_currentDir+0
0x1E6C	0x06F12000  	___f16_errno+0
0x1E70	0x06F22000  	__Lib_MmcFat16_f16_dirEntry+0
0x1E74	0x06F82000  	__Lib_MmcFat16_f16_openedDir+0
0x1E78	0x06FC2000  	__Lib_MmcFat16_f16_currentHandle+0
0x1E7C	0x06FD2000  	__Lib_MmcFat16_tmpBuf+0
0x1E80	0x070A2000  	__Lib_MmcFat16_f16_time+0
0x1E84	0x070C2000  	__Lib_MmcFat16_f16_date+0
; end of _Mmc_Init_Vars
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x122C	0xB081    SUB	SP, SP, #4
0x122E	0xB213    SXTH	R3, R2
0x1230	0x4602    MOV	R2, R0
0x1232	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x1234	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x1236	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x1238	0xB22C    SXTH	R4, R5
0x123A	0x1E6B    SUBS	R3, R5, #1
0x123C	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x123E	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x1240	0x7008    STRB	R0, [R1, #0]
0x1242	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x1244	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x1246	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x1248	0xB001    ADD	SP, SP, #4
0x124A	0x4770    BX	LR
; end of _memset
__Lib_MmcFat16_Mmc_Fat_Get_Info:
;__Lib_MmcFat16.c, 305 :: 		
0x2120	0xB083    SUB	SP, SP, #12
0x2122	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 310 :: 		
;__Lib_MmcFat16.c, 312 :: 		
0x2126	0x2101    MOVS	R1, #1
0x2128	0x4859    LDR	R0, [PC, #356]
0x212A	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 313 :: 		
0x212C	0x4959    LDR	R1, [PC, #356]
0x212E	0x2000    MOVS	R0, #0
0x2130	0xF7FFFBC4  BL	_Mmc_Read_Sector+0
0x2134	0xB120    CBZ	R0, L___Lib_MmcFat16_Mmc_Fat_Get_Info46
;__Lib_MmcFat16.c, 315 :: 		
0x2136	0x2110    MOVS	R1, #16
0x2138	0x4857    LDR	R0, [PC, #348]
0x213A	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 316 :: 		
0x213C	0x20FF    MOVS	R0, #255
0x213E	0xE0A2    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 317 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info46:
;__Lib_MmcFat16.c, 319 :: 		
; ptr start address is: 4 (R1)
0x2140	0x4954    LDR	R1, [PC, #336]
;__Lib_MmcFat16.c, 321 :: 		
0x2142	0xF50170FF  ADD	R0, R1, #510
0x2146	0x7800    LDRB	R0, [R0, #0]
0x2148	0x2855    CMP	R0, #85
0x214A	0xD001    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info47
; ptr end address is: 4 (R1)
;__Lib_MmcFat16.c, 322 :: 		
0x214C	0x2001    MOVS	R0, #1
0x214E	0xE09A    B	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info47:
;__Lib_MmcFat16.c, 323 :: 		
; ptr start address is: 4 (R1)
0x2150	0xF20110FF  ADDW	R0, R1, #511
0x2154	0x7800    LDRB	R0, [R0, #0]
0x2156	0x28AA    CMP	R0, #170
0x2158	0xD001    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info48
; ptr end address is: 4 (R1)
;__Lib_MmcFat16.c, 324 :: 		
0x215A	0x2001    MOVS	R0, #1
0x215C	0xE093    B	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info48:
;__Lib_MmcFat16.c, 327 :: 		
; isBoot start address is: 8 (R2)
; ptr start address is: 4 (R1)
0x215E	0x2200    MOVS	R2, #0
;__Lib_MmcFat16.c, 328 :: 		
0x2160	0x7808    LDRB	R0, [R1, #0]
0x2162	0x28E9    CMP	R0, #233
0x2164	0xD102    BNE	L___Lib_MmcFat16_Mmc_Fat_Get_Info424
; isBoot end address is: 8 (R2)
;__Lib_MmcFat16.c, 329 :: 		
; isBoot start address is: 0 (R0)
0x2166	0x2001    MOVS	R0, #1
; isBoot end address is: 0 (R0)
0x2168	0xB2C2    UXTB	R2, R0
0x216A	0xE7FF    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info49
L___Lib_MmcFat16_Mmc_Fat_Get_Info424:
;__Lib_MmcFat16.c, 328 :: 		
;__Lib_MmcFat16.c, 329 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info49:
;__Lib_MmcFat16.c, 330 :: 		
; isBoot start address is: 8 (R2)
0x216C	0x7808    LDRB	R0, [R1, #0]
0x216E	0x28EB    CMP	R0, #235
0x2170	0xD105    BNE	L___Lib_MmcFat16_Mmc_Fat_Get_Info425
0x2172	0x1C88    ADDS	R0, R1, #2
; ptr end address is: 4 (R1)
0x2174	0x7800    LDRB	R0, [R0, #0]
0x2176	0x2890    CMP	R0, #144
0x2178	0xD103    BNE	L___Lib_MmcFat16_Mmc_Fat_Get_Info426
; isBoot end address is: 8 (R2)
L___Lib_MmcFat16_Mmc_Fat_Get_Info419:
;__Lib_MmcFat16.c, 331 :: 		
; isBoot start address is: 0 (R0)
0x217A	0x2001    MOVS	R0, #1
; isBoot end address is: 0 (R0)
;__Lib_MmcFat16.c, 330 :: 		
0x217C	0xE000    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info421
L___Lib_MmcFat16_Mmc_Fat_Get_Info425:
0x217E	0xB2D0    UXTB	R0, R2
L___Lib_MmcFat16_Mmc_Fat_Get_Info421:
; isBoot start address is: 0 (R0)
; isBoot end address is: 0 (R0)
0x2180	0xE000    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info420
L___Lib_MmcFat16_Mmc_Fat_Get_Info426:
0x2182	0xB2D0    UXTB	R0, R2
L___Lib_MmcFat16_Mmc_Fat_Get_Info420:
;__Lib_MmcFat16.c, 333 :: 		
; isBoot start address is: 0 (R0)
0x2184	0x2800    CMP	R0, #0
0x2186	0xD048    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info53
; isBoot end address is: 0 (R0)
;__Lib_MmcFat16.c, 335 :: 		
;__Lib_MmcFat16.c, 336 :: 		
; p start address is: 8 (R2)
0x2188	0x4A44    LDR	R2, [PC, #272]
;__Lib_MmcFat16.c, 337 :: 		
0x218A	0x2080    MOVS	R0, #128
0x218C	0x7010    STRB	R0, [R2, #0]
;__Lib_MmcFat16.c, 338 :: 		
0x218E	0x1D11    ADDS	R1, R2, #4
0x2190	0x2000    MOVS	R0, #0
0x2192	0x6008    STR	R0, [R1, #0]
;__Lib_MmcFat16.c, 339 :: 		
0x2194	0x9201    STR	R2, [SP, #4]
0x2196	0xF7FFFBD9  BL	__Lib_MmcFat16_getBoot+0
0x219A	0x9A01    LDR	R2, [SP, #4]
0x219C	0x2800    CMP	R0, #0
0x219E	0xDA01    BGE	L___Lib_MmcFat16_Mmc_Fat_Get_Info54
; p end address is: 8 (R2)
;__Lib_MmcFat16.c, 340 :: 		
0x21A0	0x2001    MOVS	R0, #1
0x21A2	0xE070    B	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info54:
;__Lib_MmcFat16.c, 354 :: 		
; p start address is: 8 (R2)
0x21A4	0x483E    LDR	R0, [PC, #248]
0x21A6	0x8800    LDRH	R0, [R0, #0]
0x21A8	0x2800    CMP	R0, #0
0x21AA	0xD030    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info55
;__Lib_MmcFat16.c, 356 :: 		
0x21AC	0x483D    LDR	R0, [PC, #244]
0x21AE	0x7801    LDRB	R1, [R0, #0]
0x21B0	0x483D    LDR	R0, [PC, #244]
0x21B2	0x7800    LDRB	R0, [R0, #0]
0x21B4	0x4308    ORRS	R0, R1
0x21B6	0xB2C0    UXTB	R0, R0
0x21B8	0xB148    CBZ	R0, L___Lib_MmcFat16_Mmc_Fat_Get_Info56
;__Lib_MmcFat16.c, 358 :: 		
0x21BA	0x483A    LDR	R0, [PC, #232]
; tmp start address is: 0 (R0)
0x21BC	0x7800    LDRB	R0, [R0, #0]
0x21BE	0x0203    LSLS	R3, R0, #8
; tmp end address is: 0 (R0)
;__Lib_MmcFat16.c, 359 :: 		
0x21C0	0x4839    LDR	R0, [PC, #228]
0x21C2	0x7800    LDRB	R0, [R0, #0]
0x21C4	0x181B    ADDS	R3, R3, R0
; tmp start address is: 12 (R3)
;__Lib_MmcFat16.c, 361 :: 		
0x21C6	0x1C51    ADDS	R1, R2, #1
0x21C8	0x2004    MOVS	R0, #4
0x21CA	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 362 :: 		
; tmp end address is: 12 (R3)
0x21CC	0xE004    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info57
L___Lib_MmcFat16_Mmc_Fat_Get_Info56:
;__Lib_MmcFat16.c, 365 :: 		
0x21CE	0x4837    LDR	R0, [PC, #220]
; tmp start address is: 12 (R3)
0x21D0	0x6803    LDR	R3, [R0, #0]
;__Lib_MmcFat16.c, 366 :: 		
0x21D2	0x1C51    ADDS	R1, R2, #1
0x21D4	0x2006    MOVS	R0, #6
0x21D6	0x7008    STRB	R0, [R1, #0]
; tmp end address is: 12 (R3)
;__Lib_MmcFat16.c, 367 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info57:
;__Lib_MmcFat16.c, 369 :: 		
; tmp start address is: 12 (R3)
0x21D8	0x4835    LDR	R0, [PC, #212]
0x21DA	0x6800    LDR	R0, [R0, #0]
0x21DC	0x1A19    SUB	R1, R3, R0
; tmp end address is: 12 (R3)
0x21DE	0x4835    LDR	R0, [PC, #212]
0x21E0	0x8800    LDRH	R0, [R0, #0]
0x21E2	0xFBB1F1F0  UDIV	R1, R1, R0
; tmp start address is: 12 (R3)
0x21E6	0x460B    MOV	R3, R1
;__Lib_MmcFat16.c, 377 :: 		
0x21E8	0xF64070F5  MOVW	R0, #4085
0x21EC	0x4281    CMP	R1, R0
0x21EE	0xD204    BCS	L___Lib_MmcFat16_Mmc_Fat_Get_Info58
; tmp end address is: 12 (R3)
;__Lib_MmcFat16.c, 379 :: 		
0x21F0	0x1C51    ADDS	R1, R2, #1
; p end address is: 8 (R2)
0x21F2	0x2001    MOVS	R0, #1
0x21F4	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 380 :: 		
0x21F6	0x2001    MOVS	R0, #1
0x21F8	0xE045    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 381 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info58:
;__Lib_MmcFat16.c, 382 :: 		
; p start address is: 8 (R2)
; tmp start address is: 12 (R3)
0x21FA	0xF64F70F5  MOVW	R0, #65525
0x21FE	0x4283    CMP	R3, R0
0x2200	0xD904    BLS	L___Lib_MmcFat16_Mmc_Fat_Get_Info59
; tmp end address is: 12 (R3)
;__Lib_MmcFat16.c, 384 :: 		
0x2202	0x1C51    ADDS	R1, R2, #1
; p end address is: 8 (R2)
0x2204	0x200B    MOVS	R0, #11
0x2206	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 385 :: 		
0x2208	0x2001    MOVS	R0, #1
0x220A	0xE03C    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 386 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info59:
;__Lib_MmcFat16.c, 387 :: 		
0x220C	0xE004    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info60
L___Lib_MmcFat16_Mmc_Fat_Get_Info55:
;__Lib_MmcFat16.c, 390 :: 		
; p start address is: 8 (R2)
0x220E	0x1C51    ADDS	R1, R2, #1
; p end address is: 8 (R2)
0x2210	0x200B    MOVS	R0, #11
0x2212	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 391 :: 		
0x2214	0x2001    MOVS	R0, #1
0x2216	0xE036    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 392 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info60:
;__Lib_MmcFat16.c, 393 :: 		
0x2218	0xE034    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info61
L___Lib_MmcFat16_Mmc_Fat_Get_Info53:
;__Lib_MmcFat16.c, 396 :: 		
; ptr start address is: 16 (R4)
0x221A	0x4C27    LDR	R4, [PC, #156]
;__Lib_MmcFat16.c, 398 :: 		
; i start address is: 12 (R3)
0x221C	0x2300    MOVS	R3, #0
; ptr end address is: 16 (R4)
; i end address is: 12 (R3)
L___Lib_MmcFat16_Mmc_Fat_Get_Info62:
; i start address is: 12 (R3)
; ptr start address is: 16 (R4)
0x221E	0x2B04    CMP	R3, #4
0x2220	0xD216    BCS	L___Lib_MmcFat16_Mmc_Fat_Get_Info63
;__Lib_MmcFat16.c, 400 :: 		
0x2222	0x00D9    LSLS	R1, R3, #3
0x2224	0x481D    LDR	R0, [PC, #116]
0x2226	0x1841    ADDS	R1, R0, R1
; p start address is: 8 (R2)
0x2228	0x460A    MOV	R2, R1
;__Lib_MmcFat16.c, 401 :: 		
;__Lib_MmcFat16.c, 402 :: 		
0x222A	0x7820    LDRB	R0, [R4, #0]
0x222C	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 403 :: 		
0x222E	0x1D20    ADDS	R0, R4, #4
0x2230	0x4604    MOV	R4, R0
;__Lib_MmcFat16.c, 404 :: 		
0x2232	0x1C51    ADDS	R1, R2, #1
0x2234	0x7800    LDRB	R0, [R0, #0]
0x2236	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 405 :: 		
0x2238	0x1D21    ADDS	R1, R4, #4
0x223A	0x460C    MOV	R4, R1
;__Lib_MmcFat16.c, 406 :: 		
0x223C	0x1D10    ADDS	R0, R2, #4
; p end address is: 8 (R2)
0x223E	0x9002    STR	R0, [SP, #8]
0x2240	0x4608    MOV	R0, R1
0x2242	0xF7FFFAD7  BL	__Lib_MmcFat16_f16_toLong+0
0x2246	0x9902    LDR	R1, [SP, #8]
0x2248	0x6008    STR	R0, [R1, #0]
;__Lib_MmcFat16.c, 398 :: 		
0x224A	0x1C5B    ADDS	R3, R3, #1
0x224C	0xB29B    UXTH	R3, R3
;__Lib_MmcFat16.c, 408 :: 		
; ptr end address is: 16 (R4)
; i end address is: 12 (R3)
0x224E	0xE7E6    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info62
L___Lib_MmcFat16_Mmc_Fat_Get_Info63:
;__Lib_MmcFat16.c, 411 :: 		
0x2250	0x481A    LDR	R0, [PC, #104]
0x2252	0x7800    LDRB	R0, [R0, #0]
0x2254	0x00C1    LSLS	R1, R0, #3
0x2256	0x4811    LDR	R0, [PC, #68]
0x2258	0x1840    ADDS	R0, R0, R1
0x225A	0x1C40    ADDS	R0, R0, #1
0x225C	0x7800    LDRB	R0, [R0, #0]
;__Lib_MmcFat16.c, 412 :: 		
0x225E	0x2804    CMP	R0, #4
0x2260	0xD00A    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info423
0x2262	0x4816    LDR	R0, [PC, #88]
0x2264	0x7800    LDRB	R0, [R0, #0]
0x2266	0x00C1    LSLS	R1, R0, #3
0x2268	0x480C    LDR	R0, [PC, #48]
0x226A	0x1840    ADDS	R0, R0, R1
0x226C	0x1C40    ADDS	R0, R0, #1
0x226E	0x7800    LDRB	R0, [R0, #0]
0x2270	0x2806    CMP	R0, #6
0x2272	0xD001    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info422
L___Lib_MmcFat16_Mmc_Fat_Get_Info418:
;__Lib_MmcFat16.c, 413 :: 		
0x2274	0x2001    MOVS	R0, #1
0x2276	0xE006    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 412 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info423:
L___Lib_MmcFat16_Mmc_Fat_Get_Info422:
;__Lib_MmcFat16.c, 415 :: 		
0x2278	0xF7FFFB68  BL	__Lib_MmcFat16_getBoot+0
0x227C	0x2800    CMP	R0, #0
0x227E	0xDA01    BGE	L___Lib_MmcFat16_Mmc_Fat_Get_Info68
;__Lib_MmcFat16.c, 416 :: 		
0x2280	0x2001    MOVS	R0, #1
0x2282	0xE000    B	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info68:
;__Lib_MmcFat16.c, 417 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info61:
;__Lib_MmcFat16.c, 418 :: 		
0x2284	0x2000    MOVS	R0, #0
;__Lib_MmcFat16.c, 419 :: 		
L_end_Mmc_Fat_Get_Info:
0x2286	0xF8DDE000  LDR	LR, [SP, #0]
0x228A	0xB003    ADD	SP, SP, #12
0x228C	0x4770    BX	LR
0x228E	0xBF00    NOP
0x2290	0x06502000  	_f16_sector+512
0x2294	0x04502000  	_f16_sector+0
0x2298	0x06F12000  	___f16_errno+0
0x229C	0x06B42000  	__Lib_MmcFat16_f16_part+0
0x22A0	0x06DE2000  	__Lib_MmcFat16_f16_boot+10
0x22A4	0x04642000  	_f16_sector+20
0x22A8	0x04632000  	_f16_sector+19
0x22AC	0x04702000  	_f16_sector+32
0x22B0	0x06E82000  	__Lib_MmcFat16_f16_boot+20
0x22B4	0x06D62000  	__Lib_MmcFat16_f16_boot+2
0x22B8	0x060E2000  	_f16_sector+446
0x22BC	0x06F02000  	__Lib_MmcFat16_f16_activePart+0
; end of __Lib_MmcFat16_Mmc_Fat_Get_Info
_Mmc_Read_Sector:
;__Lib_Mmc.c, 236 :: 		
; sector start address is: 0 (R0)
0x18BC	0xB085    SUB	SP, SP, #20
0x18BE	0xF8CDE000  STR	LR, [SP, #0]
0x18C2	0x4603    MOV	R3, R0
0x18C4	0x9102    STR	R1, [SP, #8]
; sector end address is: 0 (R0)
; sector start address is: 12 (R3)
;__Lib_Mmc.c, 241 :: 		
0x18C6	0xF7FFFC99  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 243 :: 		
0x18CA	0x4A1E    LDR	R2, [PC, #120]
0x18CC	0x7812    LDRB	R2, [R2, #0]
0x18CE	0x2A04    CMP	R2, #4
0x18D0	0xD101    BNE	L_Mmc_Read_Sector29
;__Lib_Mmc.c, 244 :: 		
; byte_start start address is: 0 (R0)
0x18D2	0x4618    MOV	R0, R3
; sector end address is: 12 (R3)
; byte_start end address is: 0 (R0)
0x18D4	0xE000    B	L_Mmc_Read_Sector30
L_Mmc_Read_Sector29:
;__Lib_Mmc.c, 246 :: 		
; sector start address is: 12 (R3)
0x18D6	0x0258    LSLS	R0, R3, #9
; sector end address is: 12 (R3)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L_Mmc_Read_Sector30:
;__Lib_Mmc.c, 249 :: 		
; byte_start start address is: 0 (R0)
0x18D8	0x22FF    MOVS	R2, #255
0x18DA	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x18DC	0x2011    MOVS	R0, #17
0x18DE	0xF7FFFC21  BL	__Lib_Mmc_Mmc_Send_Command+0
;__Lib_Mmc.c, 250 :: 		
0x18E2	0xB118    CBZ	R0, L_Mmc_Read_Sector31
;__Lib_Mmc.c, 252 :: 		
0x18E4	0xF7FFFC76  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 253 :: 		
0x18E8	0x2001    MOVS	R0, #1
0x18EA	0xE027    B	L_end_Mmc_Read_Sector
;__Lib_Mmc.c, 254 :: 		
L_Mmc_Read_Sector31:
;__Lib_Mmc.c, 256 :: 		
L_Mmc_Read_Sector32:
0x18EC	0x20FF    MOVS	R0, #255
0x18EE	0x4C16    LDR	R4, [PC, #88]
0x18F0	0x6824    LDR	R4, [R4, #0]
0x18F2	0x47A0    BLX	R4
0x18F4	0x28FE    CMP	R0, #254
0x18F6	0xD000    BEQ	L_Mmc_Read_Sector33
;__Lib_Mmc.c, 257 :: 		
0x18F8	0xE7F8    B	L_Mmc_Read_Sector32
L_Mmc_Read_Sector33:
;__Lib_Mmc.c, 260 :: 		
; i start address is: 12 (R3)
0x18FA	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x18FC	0xB299    UXTH	R1, R3
L_Mmc_Read_Sector34:
; i start address is: 4 (R1)
0x18FE	0xF5B17F00  CMP	R1, #512
0x1902	0xD210    BCS	L_Mmc_Read_Sector35
;__Lib_Mmc.c, 262 :: 		
0x1904	0x9A02    LDR	R2, [SP, #8]
0x1906	0x1852    ADDS	R2, R2, R1
0x1908	0x9204    STR	R2, [SP, #16]
0x190A	0xF8AD1004  STRH	R1, [SP, #4]
0x190E	0x20FF    MOVS	R0, #255
0x1910	0x4C0D    LDR	R4, [PC, #52]
0x1912	0x6824    LDR	R4, [R4, #0]
0x1914	0x47A0    BLX	R4
0x1916	0xF8BD1004  LDRH	R1, [SP, #4]
0x191A	0x9A04    LDR	R2, [SP, #16]
0x191C	0x7010    STRB	R0, [R2, #0]
;__Lib_Mmc.c, 260 :: 		
0x191E	0x1C4A    ADDS	R2, R1, #1
; i end address is: 4 (R1)
; i start address is: 12 (R3)
0x1920	0xB293    UXTH	R3, R2
;__Lib_Mmc.c, 263 :: 		
0x1922	0xB299    UXTH	R1, R3
; i end address is: 12 (R3)
0x1924	0xE7EB    B	L_Mmc_Read_Sector34
L_Mmc_Read_Sector35:
;__Lib_Mmc.c, 266 :: 		
0x1926	0x20FF    MOVS	R0, #255
0x1928	0x4C07    LDR	R4, [PC, #28]
0x192A	0x6824    LDR	R4, [R4, #0]
0x192C	0x47A0    BLX	R4
;__Lib_Mmc.c, 267 :: 		
0x192E	0x20FF    MOVS	R0, #255
0x1930	0x4C05    LDR	R4, [PC, #20]
0x1932	0x6824    LDR	R4, [R4, #0]
0x1934	0x47A0    BLX	R4
;__Lib_Mmc.c, 269 :: 		
0x1936	0xF7FFFC4D  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 272 :: 		
0x193A	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 273 :: 		
L_end_Mmc_Read_Sector:
0x193C	0xF8DDE000  LDR	LR, [SP, #0]
0x1940	0xB005    ADD	SP, SP, #20
0x1942	0x4770    BX	LR
0x1944	0x023A2000  	__Lib_Mmc_cardType+0
0x1948	0x044C2000  	_SPI_Rd_Ptr+0
; end of _Mmc_Read_Sector
__Lib_MmcFat16_getBoot:
;__Lib_MmcFat16.c, 272 :: 		
0x194C	0xB081    SUB	SP, SP, #4
0x194E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 274 :: 		
0x1952	0x2101    MOVS	R1, #1
0x1954	0x4831    LDR	R0, [PC, #196]
0x1956	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 275 :: 		
0x1958	0x4831    LDR	R0, [PC, #196]
0x195A	0x7800    LDRB	R0, [R0, #0]
0x195C	0x00C1    LSLS	R1, R0, #3
0x195E	0x4831    LDR	R0, [PC, #196]
0x1960	0x1840    ADDS	R0, R0, R1
0x1962	0x1D00    ADDS	R0, R0, #4
0x1964	0x6800    LDR	R0, [R0, #0]
0x1966	0x4930    LDR	R1, [PC, #192]
0x1968	0xF7FFFFA8  BL	_Mmc_Read_Sector+0
0x196C	0xB128    CBZ	R0, L___Lib_MmcFat16_getBoot45
;__Lib_MmcFat16.c, 277 :: 		
0x196E	0x2110    MOVS	R1, #16
0x1970	0x482E    LDR	R0, [PC, #184]
0x1972	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 278 :: 		
0x1974	0x20FF    MOVS	R0, #-1
0x1976	0xB240    SXTB	R0, R0
0x1978	0xE04C    B	L_end_getBoot
;__Lib_MmcFat16.c, 279 :: 		
L___Lib_MmcFat16_getBoot45:
;__Lib_MmcFat16.c, 281 :: 		
0x197A	0x482D    LDR	R0, [PC, #180]
0x197C	0xF7FFFA7E  BL	__Lib_MmcFat16_f16_toInt+0
0x1980	0x492C    LDR	R1, [PC, #176]
0x1982	0x8008    STRH	R0, [R1, #0]
;__Lib_MmcFat16.c, 282 :: 		
0x1984	0x482C    LDR	R0, [PC, #176]
0x1986	0x7801    LDRB	R1, [R0, #0]
0x1988	0x482C    LDR	R0, [PC, #176]
0x198A	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 283 :: 		
0x198C	0x482C    LDR	R0, [PC, #176]
0x198E	0xF7FFFA75  BL	__Lib_MmcFat16_f16_toInt+0
0x1992	0x492C    LDR	R1, [PC, #176]
0x1994	0x8008    STRH	R0, [R1, #0]
;__Lib_MmcFat16.c, 284 :: 		
0x1996	0x482C    LDR	R0, [PC, #176]
0x1998	0x7801    LDRB	R1, [R0, #0]
0x199A	0x482C    LDR	R0, [PC, #176]
0x199C	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 285 :: 		
0x199E	0x482C    LDR	R0, [PC, #176]
0x19A0	0xF7FFFA6C  BL	__Lib_MmcFat16_f16_toInt+0
0x19A4	0x492B    LDR	R1, [PC, #172]
0x19A6	0x8008    STRH	R0, [R1, #0]
;__Lib_MmcFat16.c, 286 :: 		
0x19A8	0x482B    LDR	R0, [PC, #172]
0x19AA	0xF7FFFA67  BL	__Lib_MmcFat16_f16_toInt+0
0x19AE	0x4B2B    LDR	R3, [PC, #172]
0x19B0	0x8018    STRH	R0, [R3, #0]
;__Lib_MmcFat16.c, 287 :: 		
0x19B2	0x481B    LDR	R0, [PC, #108]
0x19B4	0x7800    LDRB	R0, [R0, #0]
0x19B6	0x00C1    LSLS	R1, R0, #3
0x19B8	0x481A    LDR	R0, [PC, #104]
0x19BA	0x1840    ADDS	R0, R0, R1
0x19BC	0x1D00    ADDS	R0, R0, #4
0x19BE	0x6801    LDR	R1, [R0, #0]
0x19C0	0x4820    LDR	R0, [PC, #128]
0x19C2	0x8800    LDRH	R0, [R0, #0]
0x19C4	0x180A    ADDS	R2, R1, R0
0x19C6	0x4826    LDR	R0, [PC, #152]
0x19C8	0x6002    STR	R2, [R0, #0]
;__Lib_MmcFat16.c, 288 :: 		
0x19CA	0x4618    MOV	R0, R3
0x19CC	0x8801    LDRH	R1, [R0, #0]
0x19CE	0x481F    LDR	R0, [PC, #124]
0x19D0	0x7800    LDRB	R0, [R0, #0]
0x19D2	0x4348    MULS	R0, R1, R0
0x19D4	0xB280    UXTH	R0, R0
0x19D6	0x1814    ADDS	R4, R2, R0
0x19D8	0x4B22    LDR	R3, [PC, #136]
0x19DA	0x601C    STR	R4, [R3, #0]
;__Lib_MmcFat16.c, 289 :: 		
0x19DC	0x481D    LDR	R0, [PC, #116]
0x19DE	0x8800    LDRH	R0, [R0, #0]
0x19E0	0x0141    LSLS	R1, R0, #5
0x19E2	0xB289    UXTH	R1, R1
0x19E4	0x4A13    LDR	R2, [PC, #76]
0x19E6	0x8810    LDRH	R0, [R2, #0]
0x19E8	0xFBB1F0F0  UDIV	R0, R1, R0
0x19EC	0xB280    UXTH	R0, R0
0x19EE	0x1821    ADDS	R1, R4, R0
0x19F0	0x481D    LDR	R0, [PC, #116]
0x19F2	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 291 :: 		
0x19F4	0x4610    MOV	R0, R2
0x19F6	0x8800    LDRH	R0, [R0, #0]
0x19F8	0x0841    LSRS	R1, R0, #1
0x19FA	0x481C    LDR	R0, [PC, #112]
0x19FC	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 292 :: 		
0x19FE	0x4610    MOV	R0, R2
0x1A00	0x8800    LDRH	R0, [R0, #0]
0x1A02	0x0941    LSRS	R1, R0, #5
0x1A04	0x481A    LDR	R0, [PC, #104]
0x1A06	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 294 :: 		
0x1A08	0x4618    MOV	R0, R3
0x1A0A	0x6801    LDR	R1, [R0, #0]
0x1A0C	0x4819    LDR	R0, [PC, #100]
0x1A0E	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 296 :: 		
0x1A10	0x2000    MOVS	R0, #0
0x1A12	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 297 :: 		
L_end_getBoot:
0x1A14	0xF8DDE000  LDR	LR, [SP, #0]
0x1A18	0xB001    ADD	SP, SP, #4
0x1A1A	0x4770    BX	LR
0x1A1C	0x06502000  	_f16_sector+512
0x1A20	0x06F02000  	__Lib_MmcFat16_f16_activePart+0
0x1A24	0x06B42000  	__Lib_MmcFat16_f16_part+0
0x1A28	0x04502000  	_f16_sector+0
0x1A2C	0x06F12000  	___f16_errno+0
0x1A30	0x045B2000  	_f16_sector+11
0x1A34	0x06D42000  	__Lib_MmcFat16_f16_boot+0
0x1A38	0x045D2000  	_f16_sector+13
0x1A3C	0x06D62000  	__Lib_MmcFat16_f16_boot+2
0x1A40	0x045E2000  	_f16_sector+14
0x1A44	0x06D82000  	__Lib_MmcFat16_f16_boot+4
0x1A48	0x04602000  	_f16_sector+16
0x1A4C	0x06DA2000  	__Lib_MmcFat16_f16_boot+6
0x1A50	0x04612000  	_f16_sector+17
0x1A54	0x06DC2000  	__Lib_MmcFat16_f16_boot+8
0x1A58	0x04662000  	_f16_sector+22
0x1A5C	0x06DE2000  	__Lib_MmcFat16_f16_boot+10
0x1A60	0x06E02000  	__Lib_MmcFat16_f16_boot+12
0x1A64	0x06E42000  	__Lib_MmcFat16_f16_boot+16
0x1A68	0x06E82000  	__Lib_MmcFat16_f16_boot+20
0x1A6C	0x07102000  	__Lib_MmcFat16_f16_clustPerSect+0
0x1A70	0x070E2000  	__Lib_MmcFat16_f16_dirEntryPerSect+0
0x1A74	0x06F42000  	__Lib_MmcFat16_f16_currentDir+0
; end of __Lib_MmcFat16_getBoot
__Lib_MmcFat16_f16_toInt:
;__Lib_MmcFat16.c, 72 :: 		
; s start address is: 0 (R0)
0x0E7C	0xB081    SUB	SP, SP, #4
; s end address is: 0 (R0)
; s start address is: 0 (R0)
;__Lib_MmcFat16.c, 76 :: 		
0x0E7E	0x1C41    ADDS	R1, R0, #1
0x0E80	0x7809    LDRB	R1, [R1, #0]
; l start address is: 4 (R1)
0x0E82	0x020A    LSLS	R2, R1, #8
0x0E84	0xB292    UXTH	R2, R2
; l end address is: 4 (R1)
;__Lib_MmcFat16.c, 77 :: 		
0x0E86	0x7801    LDRB	R1, [R0, #0]
; s end address is: 0 (R0)
0x0E88	0x1851    ADDS	R1, R2, R1
;__Lib_MmcFat16.c, 79 :: 		
0x0E8A	0xB288    UXTH	R0, R1
;__Lib_MmcFat16.c, 80 :: 		
L_end_f16_toInt:
0x0E8C	0xB001    ADD	SP, SP, #4
0x0E8E	0x4770    BX	LR
; end of __Lib_MmcFat16_f16_toInt
__Lib_MmcFat16_f16_toLong:
;__Lib_MmcFat16.c, 55 :: 		
; s start address is: 0 (R0)
0x17F4	0xB081    SUB	SP, SP, #4
; s end address is: 0 (R0)
; s start address is: 0 (R0)
;__Lib_MmcFat16.c, 59 :: 		
0x17F6	0x1CC1    ADDS	R1, R0, #3
0x17F8	0x7809    LDRB	R1, [R1, #0]
; l start address is: 4 (R1)
0x17FA	0x020A    LSLS	R2, R1, #8
; l end address is: 4 (R1)
;__Lib_MmcFat16.c, 60 :: 		
0x17FC	0x1C81    ADDS	R1, R0, #2
0x17FE	0x7809    LDRB	R1, [R1, #0]
0x1800	0x1851    ADDS	R1, R2, R1
0x1802	0x020A    LSLS	R2, R1, #8
;__Lib_MmcFat16.c, 61 :: 		
0x1804	0x1C41    ADDS	R1, R0, #1
0x1806	0x7809    LDRB	R1, [R1, #0]
0x1808	0x1851    ADDS	R1, R2, R1
0x180A	0x020A    LSLS	R2, R1, #8
;__Lib_MmcFat16.c, 62 :: 		
0x180C	0x7801    LDRB	R1, [R0, #0]
; s end address is: 0 (R0)
0x180E	0x1851    ADDS	R1, R2, R1
;__Lib_MmcFat16.c, 64 :: 		
0x1810	0x4608    MOV	R0, R1
;__Lib_MmcFat16.c, 65 :: 		
L_end_f16_toLong:
0x1812	0xB001    ADD	SP, SP, #4
0x1814	0x4770    BX	LR
; end of __Lib_MmcFat16_f16_toLong
_Mmc_Fat_Assign:
;__Lib_MmcFat16.c, 1871 :: 		
; attrib start address is: 4 (R1)
; name start address is: 0 (R0)
0x2CC4	0xB084    SUB	SP, SP, #16
0x2CC6	0xF8CDE000  STR	LR, [SP, #0]
0x2CCA	0xB2CC    UXTB	R4, R1
0x2CCC	0x4601    MOV	R1, R0
; attrib end address is: 4 (R1)
; name end address is: 0 (R0)
; name start address is: 4 (R1)
; attrib start address is: 16 (R4)
;__Lib_MmcFat16.c, 1876 :: 		
0x2CCE	0x4A1D    LDR	R2, [PC, #116]
0x2CD0	0xF9922000  LDRSB	R2, [R2, #0]
0x2CD4	0xF88D200C  STRB	R2, [SP, #12]
;__Lib_MmcFat16.c, 1877 :: 		
0x2CD8	0x4A1B    LDR	R2, [PC, #108]
0x2CDA	0x7812    LDRB	R2, [R2, #0]
0x2CDC	0xF88D200D  STRB	R2, [SP, #13]
;__Lib_MmcFat16.c, 1880 :: 		
0x2CE0	0xF88D4004  STRB	R4, [SP, #4]
0x2CE4	0x9102    STR	R1, [SP, #8]
0x2CE6	0xB2E2    UXTB	R2, R4
0x2CE8	0x4608    MOV	R0, R1
0x2CEA	0x2107    MOVS	R1, #7
0x2CEC	0xF7FEFF24  BL	_Mmc_Fat_Open+0
0x2CF0	0x9902    LDR	R1, [SP, #8]
0x2CF2	0xF89D4004  LDRB	R4, [SP, #4]
; err start address is: 12 (R3)
0x2CF6	0xB243    SXTB	R3, R0
;__Lib_MmcFat16.c, 1881 :: 		
0x2CF8	0x2800    CMP	R0, #0
0x2CFA	0xDA1D    BGE	L_Mmc_Fat_Assign295
;__Lib_MmcFat16.c, 1883 :: 		
0x2CFC	0xF06F0201  MVN	R2, #1
0x2D00	0x4293    CMP	R3, R2
0x2D02	0xD117    BNE	L_Mmc_Fat_Assign296
; err end address is: 12 (R3)
;__Lib_MmcFat16.c, 1884 :: 		
0x2D04	0xF89D300D  LDRB	R3, [SP, #13]
0x2D08	0x4A0F    LDR	R2, [PC, #60]
0x2D0A	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 1886 :: 		
0x2D0C	0xF99D200C  LDRSB	R2, [SP, #12]
0x2D10	0x0153    LSLS	R3, R2, #5
0x2D12	0x4A0E    LDR	R2, [PC, #56]
0x2D14	0x18D2    ADDS	R2, R2, R3
0x2D16	0xF202031C  ADDW	R3, R2, #28
0x2D1A	0x2200    MOVS	R2, #0
0x2D1C	0x801A    STRH	R2, [R3, #0]
;__Lib_MmcFat16.c, 1887 :: 		
0x2D1E	0xB2E2    UXTB	R2, R4
; attrib end address is: 16 (R4)
0x2D20	0x4608    MOV	R0, R1
0x2D22	0x2107    MOVS	R1, #7
; name end address is: 4 (R1)
0x2D24	0xF7FEFF08  BL	_Mmc_Fat_Open+0
;__Lib_MmcFat16.c, 1888 :: 		
0x2D28	0x2800    CMP	R0, #0
0x2D2A	0xDA01    BGE	L_Mmc_Fat_Assign297
;__Lib_MmcFat16.c, 1889 :: 		
0x2D2C	0x2000    MOVS	R0, #0
0x2D2E	0xE004    B	L_end_Mmc_Fat_Assign
L_Mmc_Fat_Assign297:
;__Lib_MmcFat16.c, 1891 :: 		
0x2D30	0x2002    MOVS	R0, #2
0x2D32	0xE002    B	L_end_Mmc_Fat_Assign
;__Lib_MmcFat16.c, 1892 :: 		
L_Mmc_Fat_Assign296:
;__Lib_MmcFat16.c, 1894 :: 		
0x2D34	0x2000    MOVS	R0, #0
0x2D36	0xE000    B	L_end_Mmc_Fat_Assign
;__Lib_MmcFat16.c, 1895 :: 		
L_Mmc_Fat_Assign295:
;__Lib_MmcFat16.c, 1897 :: 		
0x2D38	0x2001    MOVS	R0, #1
;__Lib_MmcFat16.c, 1898 :: 		
L_end_Mmc_Fat_Assign:
0x2D3A	0xF8DDE000  LDR	LR, [SP, #0]
0x2D3E	0xB004    ADD	SP, SP, #16
0x2D40	0x4770    BX	LR
0x2D42	0xBF00    NOP
0x2D44	0x06FC2000  	__Lib_MmcFat16_f16_currentHandle+0
0x2D48	0x06F12000  	___f16_errno+0
0x2D4C	0x06542000  	_f16_fileDesc+0
; end of _Mmc_Fat_Assign
_Mmc_Fat_Open:
;__Lib_MmcFat16.c, 1194 :: 		
; name start address is: 0 (R0)
0x1B38	0xB09B    SUB	SP, SP, #108
0x1B3A	0xF8CDE000  STR	LR, [SP, #0]
0x1B3E	0x4607    MOV	R7, R0
0x1B40	0xF88D1064  STRB	R1, [SP, #100]
0x1B44	0xF88D2068  STRB	R2, [SP, #104]
; name end address is: 0 (R0)
; name start address is: 28 (R7)
;__Lib_MmcFat16.c, 1201 :: 		
0x1B48	0x4638    MOV	R0, R7
0x1B4A	0xF7FFFE65  BL	__Lib_MmcFat16_checkFileName+0
0x1B4E	0xB128    CBZ	R0, L_Mmc_Fat_Open171
; name end address is: 28 (R7)
;__Lib_MmcFat16.c, 1203 :: 		
0x1B50	0x2412    MOVS	R4, #18
0x1B52	0x4B87    LDR	R3, [PC, #540]
0x1B54	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1204 :: 		
0x1B56	0x20FF    MOVS	R0, #-1
0x1B58	0xB240    SXTB	R0, R0
0x1B5A	0xE104    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1205 :: 		
L_Mmc_Fat_Open171:
;__Lib_MmcFat16.c, 1207 :: 		
; name start address is: 28 (R7)
0x1B5C	0x4639    MOV	R1, R7
; name end address is: 28 (R7)
0x1B5E	0x4885    LDR	R0, [PC, #532]
0x1B60	0xF7FFFF9C  BL	__Lib_MmcFat16_nameToUpper+0
;__Lib_MmcFat16.c, 1210 :: 		
0x1B64	0x4B84    LDR	R3, [PC, #528]
0x1B66	0x881B    LDRH	R3, [R3, #0]
0x1B68	0xB1BB    CBZ	R3, L_Mmc_Fat_Open172
;__Lib_MmcFat16.c, 1212 :: 		
0x1B6A	0x4B84    LDR	R3, [PC, #528]
0x1B6C	0xF9933000  LDRSB	R3, [R3, #0]
0x1B70	0x015C    LSLS	R4, R3, #5
0x1B72	0x4B83    LDR	R3, [PC, #524]
0x1B74	0x191B    ADDS	R3, R3, R4
0x1B76	0xF04F0620  MOV	R6, #32
0x1B7A	0x461D    MOV	R5, R3
0x1B7C	0x4C81    LDR	R4, [PC, #516]
L_Mmc_Fat_Open173:
0x1B7E	0x7823    LDRB	R3, [R4, #0]
0x1B80	0x702B    STRB	R3, [R5, #0]
0x1B82	0x1E76    SUBS	R6, R6, #1
0x1B84	0x1C64    ADDS	R4, R4, #1
0x1B86	0x1C6D    ADDS	R5, R5, #1
0x1B88	0x2E00    CMP	R6, #0
0x1B8A	0xD1F8    BNE	L_Mmc_Fat_Open173
;__Lib_MmcFat16.c, 1213 :: 		
0x1B8C	0x2400    MOVS	R4, #0
0x1B8E	0x4B7A    LDR	R3, [PC, #488]
0x1B90	0x801C    STRH	R4, [R3, #0]
;__Lib_MmcFat16.c, 1214 :: 		
0x1B92	0x24FF    MOVS	R4, #-1
0x1B94	0xB264    SXTB	R4, R4
0x1B96	0x4B79    LDR	R3, [PC, #484]
0x1B98	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1215 :: 		
L_Mmc_Fat_Open172:
;__Lib_MmcFat16.c, 1218 :: 		
0x1B9A	0xAB14    ADD	R3, SP, #80
0x1B9C	0x220D    MOVS	R2, #13
0x1B9E	0xB212    SXTH	R2, R2
0x1BA0	0x4974    LDR	R1, [PC, #464]
0x1BA2	0x4618    MOV	R0, R3
0x1BA4	0xF7FFFF68  BL	_memcpy+0
;__Lib_MmcFat16.c, 1221 :: 		
0x1BA8	0xAB09    ADD	R3, SP, #36
0x1BAA	0x4619    MOV	R1, R3
0x1BAC	0x4871    LDR	R0, [PC, #452]
0x1BAE	0xF7FFFBF3  BL	__Lib_MmcFat16_stat+0
0x1BB2	0x2800    CMP	R0, #0
0x1BB4	0xDA4C    BGE	L_Mmc_Fat_Open174
;__Lib_MmcFat16.c, 1223 :: 		
0x1BB6	0xF89D4068  LDRB	R4, [SP, #104]
0x1BBA	0xF3C413C0  UBFX	R3, R4, #7, #1
0x1BBE	0x2B00    CMP	R3, #0
0x1BC0	0xD040    BEQ	L_Mmc_Fat_Open175
;__Lib_MmcFat16.c, 1227 :: 		
0x1BC2	0xF2400300  MOVW	R3, #0
0x1BC6	0xF8AD305E  STRH	R3, [SP, #94]
;__Lib_MmcFat16.c, 1228 :: 		
0x1BCA	0xF04F0300  MOV	R3, #0
0x1BCE	0x9318    STR	R3, [SP, #96]
;__Lib_MmcFat16.c, 1231 :: 		
0x1BD0	0xF89D3068  LDRB	R3, [SP, #104]
0x1BD4	0xF0030358  AND	R3, R3, #88
0x1BD8	0xB2DB    UXTB	R3, R3
0x1BDA	0xB12B    CBZ	R3, L_Mmc_Fat_Open176
;__Lib_MmcFat16.c, 1233 :: 		
0x1BDC	0x2408    MOVS	R4, #8
0x1BDE	0x4B64    LDR	R3, [PC, #400]
0x1BE0	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1234 :: 		
0x1BE2	0x20FF    MOVS	R0, #-1
0x1BE4	0xB240    SXTB	R0, R0
0x1BE6	0xE0BE    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1235 :: 		
L_Mmc_Fat_Open176:
;__Lib_MmcFat16.c, 1237 :: 		
0x1BE8	0xAB01    ADD	R3, SP, #4
0x1BEA	0x2220    MOVS	R2, #32
0x1BEC	0xB212    SXTH	R2, R2
0x1BEE	0x2100    MOVS	R1, #0
0x1BF0	0x4618    MOV	R0, R3
0x1BF2	0xF7FFFB1B  BL	_memset+0
;__Lib_MmcFat16.c, 1238 :: 		
0x1BF6	0xF89D3068  LDRB	R3, [SP, #104]
0x1BFA	0xF003037F  AND	R3, R3, #127
0x1BFE	0xF88D300F  STRB	R3, [SP, #15]
;__Lib_MmcFat16.c, 1239 :: 		
0x1C02	0xAB01    ADD	R3, SP, #4
0x1C04	0x220B    MOVS	R2, #11
0x1C06	0xB212    SXTH	R2, R2
0x1C08	0x495A    LDR	R1, [PC, #360]
0x1C0A	0x4618    MOV	R0, R3
0x1C0C	0xF7FFFF34  BL	_memcpy+0
;__Lib_MmcFat16.c, 1240 :: 		
0x1C10	0xF10D055E  ADD	R5, SP, #94
0x1C14	0xAC18    ADD	R4, SP, #96
0x1C16	0xAB01    ADD	R3, SP, #4
0x1C18	0x462A    MOV	R2, R5
0x1C1A	0x4621    MOV	R1, R4
0x1C1C	0x4618    MOV	R0, R3
0x1C1E	0xF7FFFC8D  BL	__Lib_MmcFat16_mkNod+0
0x1C22	0x2800    CMP	R0, #0
0x1C24	0xDA02    BGE	L_Mmc_Fat_Open177
;__Lib_MmcFat16.c, 1241 :: 		
0x1C26	0x20FF    MOVS	R0, #-1
0x1C28	0xB240    SXTB	R0, R0
0x1C2A	0xE09C    B	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open177:
;__Lib_MmcFat16.c, 1242 :: 		
0x1C2C	0xAC09    ADD	R4, SP, #36
0x1C2E	0xAB14    ADD	R3, SP, #80
0x1C30	0x4621    MOV	R1, R4
0x1C32	0x4618    MOV	R0, R3
0x1C34	0xF7FFFBB0  BL	__Lib_MmcFat16_stat+0
0x1C38	0x2800    CMP	R0, #0
0x1C3A	0xDA02    BGE	L_Mmc_Fat_Open178
;__Lib_MmcFat16.c, 1243 :: 		
0x1C3C	0x20FF    MOVS	R0, #-1
0x1C3E	0xB240    SXTB	R0, R0
0x1C40	0xE091    B	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open178:
;__Lib_MmcFat16.c, 1244 :: 		
0x1C42	0xE005    B	L_Mmc_Fat_Open179
L_Mmc_Fat_Open175:
;__Lib_MmcFat16.c, 1247 :: 		
0x1C44	0x240D    MOVS	R4, #13
0x1C46	0x4B4A    LDR	R3, [PC, #296]
0x1C48	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1248 :: 		
0x1C4A	0x20FF    MOVS	R0, #-1
0x1C4C	0xB240    SXTB	R0, R0
0x1C4E	0xE08A    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1249 :: 		
L_Mmc_Fat_Open179:
;__Lib_MmcFat16.c, 1250 :: 		
L_Mmc_Fat_Open174:
;__Lib_MmcFat16.c, 1253 :: 		
0x1C50	0xF89D3031  LDRB	R3, [SP, #49]
0x1C54	0xF0030358  AND	R3, R3, #88
0x1C58	0xB2DB    UXTB	R3, R3
0x1C5A	0xB12B    CBZ	R3, L_Mmc_Fat_Open180
;__Lib_MmcFat16.c, 1255 :: 		
0x1C5C	0x2408    MOVS	R4, #8
0x1C5E	0x4B44    LDR	R3, [PC, #272]
0x1C60	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1256 :: 		
0x1C62	0x20FF    MOVS	R0, #-1
0x1C64	0xB240    SXTB	R0, R0
0x1C66	0xE07E    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1257 :: 		
L_Mmc_Fat_Open180:
;__Lib_MmcFat16.c, 1261 :: 		
; i start address is: 0 (R0)
0x1C68	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L_Mmc_Fat_Open181:
; i start address is: 0 (R0)
0x1C6A	0x2802    CMP	R0, _MAX_FILES
0x1C6C	0xD225    BCS	L_Mmc_Fat_Open182
;__Lib_MmcFat16.c, 1263 :: 		
0x1C6E	0x0144    LSLS	R4, R0, #5
0x1C70	0x4B43    LDR	R3, [PC, #268]
0x1C72	0x191B    ADDS	R3, R3, R4
; f start address is: 4 (R1)
0x1C74	0x4619    MOV	R1, R3
;__Lib_MmcFat16.c, 1265 :: 		
0x1C76	0x331C    ADDS	R3, #28
0x1C78	0x881B    LDRH	R3, [R3, #0]
0x1C7A	0xB1D3    CBZ	R3, L__Mmc_Fat_Open445
0x1C7C	0x1D8B    ADDS	R3, R1, #6
0x1C7E	0x881C    LDRH	R4, [R3, #0]
0x1C80	0xF8BD3044  LDRH	R3, [SP, #68]
0x1C84	0x42A3    CMP	R3, R4
0x1C86	0xD114    BNE	L__Mmc_Fat_Open444
L__Mmc_Fat_Open443:
;__Lib_MmcFat16.c, 1267 :: 		
0x1C88	0xF201041C  ADDW	R4, R1, #28
0x1C8C	0xF89D3064  LDRB	R3, [SP, #100]
0x1C90	0x8023    STRH	R3, [R4, #0]
;__Lib_MmcFat16.c, 1270 :: 		
0x1C92	0xF04F0620  MOV	R6, #32
0x1C96	0x4D3B    LDR	R5, [PC, #236]
0x1C98	0x460C    MOV	R4, R1
; f end address is: 4 (R1)
0x1C9A	0xE7FF    B	L_Mmc_Fat_Open187
L__Mmc_Fat_Open446:
L_Mmc_Fat_Open187:
; i start address is: 0 (R0)
; i end address is: 0 (R0)
0x1C9C	0x7823    LDRB	R3, [R4, #0]
0x1C9E	0x702B    STRB	R3, [R5, #0]
0x1CA0	0x1E76    SUBS	R6, R6, #1
0x1CA2	0x1C64    ADDS	R4, R4, #1
0x1CA4	0x1C6D    ADDS	R5, R5, #1
0x1CA6	0x2E00    CMP	R6, #0
0x1CA8	0xD1F8    BNE	L__Mmc_Fat_Open446
; i end address is: 0 (R0)
;__Lib_MmcFat16.c, 1271 :: 		
; i start address is: 0 (R0)
0x1CAA	0x4B34    LDR	R3, [PC, #208]
0x1CAC	0x7018    STRB	R0, [R3, #0]
;__Lib_MmcFat16.c, 1273 :: 		
0x1CAE	0xB240    SXTB	R0, R0
; i end address is: 0 (R0)
0x1CB0	0xE059    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1265 :: 		
L__Mmc_Fat_Open445:
; i start address is: 0 (R0)
L__Mmc_Fat_Open444:
;__Lib_MmcFat16.c, 1261 :: 		
0x1CB2	0x1C43    ADDS	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x1CB4	0xB299    UXTH	R1, R3
;__Lib_MmcFat16.c, 1275 :: 		
0x1CB6	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x1CB8	0xE7D7    B	L_Mmc_Fat_Open181
L_Mmc_Fat_Open182:
;__Lib_MmcFat16.c, 1278 :: 		
; i start address is: 28 (R7)
0x1CBA	0x2700    MOVS	R7, #0
; i end address is: 28 (R7)
L_Mmc_Fat_Open188:
; i start address is: 28 (R7)
0x1CBC	0x2F02    CMP	R7, _MAX_FILES
0x1CBE	0xD24D    BCS	L_Mmc_Fat_Open189
;__Lib_MmcFat16.c, 1280 :: 		
0x1CC0	0x017C    LSLS	R4, R7, #5
0x1CC2	0x4B2F    LDR	R3, [PC, #188]
0x1CC4	0x191B    ADDS	R3, R3, R4
0x1CC6	0x331C    ADDS	R3, #28
0x1CC8	0x881B    LDRH	R3, [R3, #0]
0x1CCA	0x2B00    CMP	R3, #0
0x1CCC	0xD142    BNE	L_Mmc_Fat_Open191
;__Lib_MmcFat16.c, 1282 :: 		
0x1CCE	0x017C    LSLS	R4, R7, #5
0x1CD0	0x4B2B    LDR	R3, [PC, #172]
0x1CD2	0x191B    ADDS	R3, R3, R4
; f start address is: 32 (R8)
0x1CD4	0x4698    MOV	R8, R3
;__Lib_MmcFat16.c, 1284 :: 		
0x1CD6	0x2220    MOVS	R2, #32
0x1CD8	0xB212    SXTH	R2, R2
0x1CDA	0x2100    MOVS	R1, #0
0x1CDC	0x4618    MOV	R0, R3
0x1CDE	0xF7FFFAA5  BL	_memset+0
;__Lib_MmcFat16.c, 1286 :: 		
0x1CE2	0xF1080506  ADD	R5, R8, #6
0x1CE6	0xF108040C  ADD	R4, R8, #12
0x1CEA	0xF8BD3044  LDRH	R3, [SP, #68]
0x1CEE	0x8023    STRH	R3, [R4, #0]
0x1CF0	0x8823    LDRH	R3, [R4, #0]
0x1CF2	0x802B    STRH	R3, [R5, #0]
;__Lib_MmcFat16.c, 1287 :: 		
0x1CF4	0xF108041C  ADD	R4, R8, #28
0x1CF8	0xF89D3064  LDRB	R3, [SP, #100]
0x1CFC	0x8023    STRH	R3, [R4, #0]
;__Lib_MmcFat16.c, 1289 :: 		
0x1CFE	0x9B12    LDR	R3, [SP, #72]
0x1D00	0xF8C83000  STR	R3, [R8, #0]
;__Lib_MmcFat16.c, 1290 :: 		
0x1D04	0xF1080404  ADD	R4, R8, #4
0x1D08	0xF8BD304C  LDRH	R3, [SP, #76]
0x1D0C	0x015B    LSLS	R3, R3, #5
0x1D0E	0x8023    STRH	R3, [R4, #0]
;__Lib_MmcFat16.c, 1292 :: 		
0x1D10	0xF1080418  ADD	R4, R8, #24
0x1D14	0x9B10    LDR	R3, [SP, #64]
0x1D16	0x6023    STR	R3, [R4, #0]
;__Lib_MmcFat16.c, 1294 :: 		
0x1D18	0xF1080510  ADD	R5, R8, #16
0x1D1C	0xF108030C  ADD	R3, R8, #12
0x1D20	0x881B    LDRH	R3, [R3, #0]
0x1D22	0x1E9C    SUBS	R4, R3, #2
0x1D24	0x4B18    LDR	R3, [PC, #96]
0x1D26	0x881B    LDRH	R3, [R3, #0]
0x1D28	0x435C    MULS	R4, R3, R4
0x1D2A	0x4B18    LDR	R3, [PC, #96]
0x1D2C	0x681B    LDR	R3, [R3, #0]
0x1D2E	0x191B    ADDS	R3, R3, R4
0x1D30	0x602B    STR	R3, [R5, #0]
;__Lib_MmcFat16.c, 1296 :: 		
0x1D32	0xF04F0620  MOV	R6, #32
0x1D36	0x4D13    LDR	R5, [PC, #76]
0x1D38	0x4644    MOV	R4, R8
; i end address is: 28 (R7)
; f end address is: 32 (R8)
0x1D3A	0xB2B8    UXTH	R0, R7
0x1D3C	0xE7FF    B	L_Mmc_Fat_Open192
L__Mmc_Fat_Open447:
L_Mmc_Fat_Open192:
; i start address is: 0 (R0)
; i start address is: 0 (R0)
; i end address is: 0 (R0)
0x1D3E	0x7823    LDRB	R3, [R4, #0]
0x1D40	0x702B    STRB	R3, [R5, #0]
0x1D42	0x1E76    SUBS	R6, R6, #1
0x1D44	0x1C64    ADDS	R4, R4, #1
0x1D46	0x1C6D    ADDS	R5, R5, #1
0x1D48	0x2E00    CMP	R6, #0
0x1D4A	0xD1F8    BNE	L__Mmc_Fat_Open447
; i end address is: 0 (R0)
;__Lib_MmcFat16.c, 1297 :: 		
; i start address is: 0 (R0)
0x1D4C	0x4B0B    LDR	R3, [PC, #44]
0x1D4E	0x7018    STRB	R0, [R3, #0]
;__Lib_MmcFat16.c, 1299 :: 		
0x1D50	0xB240    SXTB	R0, R0
; i end address is: 0 (R0)
0x1D52	0xE008    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1300 :: 		
L_Mmc_Fat_Open191:
;__Lib_MmcFat16.c, 1278 :: 		
; i start address is: 28 (R7)
0x1D54	0x1C7B    ADDS	R3, R7, #1
; i end address is: 28 (R7)
; i start address is: 0 (R0)
0x1D56	0xB298    UXTH	R0, R3
;__Lib_MmcFat16.c, 1301 :: 		
0x1D58	0xB287    UXTH	R7, R0
; i end address is: 0 (R0)
0x1D5A	0xE7AF    B	L_Mmc_Fat_Open188
L_Mmc_Fat_Open189:
;__Lib_MmcFat16.c, 1306 :: 		
0x1D5C	0x2409    MOVS	R4, #9
0x1D5E	0x4B04    LDR	R3, [PC, #16]
0x1D60	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1307 :: 		
0x1D62	0x20FE    MOVS	R0, #-2
0x1D64	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 1308 :: 		
L_end_Mmc_Fat_Open:
0x1D66	0xF8DDE000  LDR	LR, [SP, #0]
0x1D6A	0xB01B    ADD	SP, SP, #108
0x1D6C	0x4770    BX	LR
0x1D6E	0xBF00    NOP
0x1D70	0x06F12000  	___f16_errno+0
0x1D74	0x06FD2000  	__Lib_MmcFat16_tmpBuf+0
0x1D78	0x06B02000  	__Lib_MmcFat16_f16_cFD+28
0x1D7C	0x06FC2000  	__Lib_MmcFat16_f16_currentHandle+0
0x1D80	0x06542000  	_f16_fileDesc+0
0x1D84	0x06942000  	__Lib_MmcFat16_f16_cFD+0
0x1D88	0x06D62000  	__Lib_MmcFat16_f16_boot+2
0x1D8C	0x06E82000  	__Lib_MmcFat16_f16_boot+20
; end of _Mmc_Fat_Open
__Lib_MmcFat16_checkFileName:
;__Lib_MmcFat16.c, 134 :: 		
; fname start address is: 0 (R0)
0x1818	0xB081    SUB	SP, SP, #4
0x181A	0xF8CDE000  STR	LR, [SP, #0]
0x181E	0x4604    MOV	R4, R0
; fname end address is: 0 (R0)
; fname start address is: 16 (R4)
;__Lib_MmcFat16.c, 140 :: 		
0x1820	0x4620    MOV	R0, R4
0x1822	0xF7FFF8D1  BL	_strlen+0
; slen start address is: 8 (R2)
0x1826	0xB2C2    UXTB	R2, R0
;__Lib_MmcFat16.c, 141 :: 		
0x1828	0xB2C1    UXTB	R1, R0
0x182A	0xB911    CBNZ	R1, L___Lib_MmcFat16_checkFileName15
; fname end address is: 16 (R4)
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 142 :: 		
0x182C	0x20FF    MOVS	R0, #-1
0x182E	0xB240    SXTB	R0, R0
0x1830	0xE040    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName15:
;__Lib_MmcFat16.c, 143 :: 		
; slen start address is: 8 (R2)
; fname start address is: 16 (R4)
0x1832	0x2A0C    CMP	R2, #12
0x1834	0xD902    BLS	L___Lib_MmcFat16_checkFileName16
; fname end address is: 16 (R4)
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 144 :: 		
0x1836	0x20FE    MOVS	R0, #-2
0x1838	0xB240    SXTB	R0, R0
0x183A	0xE03B    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName16:
;__Lib_MmcFat16.c, 145 :: 		
; slen start address is: 8 (R2)
; fname start address is: 16 (R4)
0x183C	0x7821    LDRB	R1, [R4, #0]
0x183E	0x292E    CMP	R1, #46
0x1840	0xD102    BNE	L___Lib_MmcFat16_checkFileName17
; fname end address is: 16 (R4)
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 146 :: 		
0x1842	0x20FD    MOVS	R0, #-3
0x1844	0xB240    SXTB	R0, R0
0x1846	0xE035    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName17:
;__Lib_MmcFat16.c, 149 :: 		
; slen start address is: 8 (R2)
; dot start address is: 24 (R6)
; fname start address is: 16 (R4)
0x1848	0x2600    MOVS	R6, #0
0x184A	0xB276    SXTB	R6, R6
;__Lib_MmcFat16.c, 150 :: 		
; pch start address is: 20 (R5)
0x184C	0x4625    MOV	R5, R4
;__Lib_MmcFat16.c, 154 :: 		
; i start address is: 12 (R3)
0x184E	0xB2D3    UXTB	R3, R2
; fname end address is: 16 (R4)
; pch end address is: 20 (R5)
; dot end address is: 24 (R6)
; i end address is: 12 (R3)
; slen end address is: 8 (R2)
0x1850	0xB2D0    UXTB	R0, R2
0x1852	0x4622    MOV	R2, R4
L___Lib_MmcFat16_checkFileName18:
; i start address is: 12 (R3)
; fname start address is: 8 (R2)
; pch start address is: 20 (R5)
; dot start address is: 24 (R6)
; slen start address is: 0 (R0)
; fname start address is: 8 (R2)
; fname end address is: 8 (R2)
0x1854	0x2B00    CMP	R3, #0
0x1856	0xD912    BLS	L___Lib_MmcFat16_checkFileName416
; fname end address is: 8 (R2)
;__Lib_MmcFat16.c, 156 :: 		
; fname start address is: 8 (R2)
0x1858	0x18D1    ADDS	R1, R2, R3
0x185A	0x7809    LDRB	R1, [R1, #0]
0x185C	0x292E    CMP	R1, #46
0x185E	0xD10B    BNE	L___Lib_MmcFat16_checkFileName21
; pch end address is: 20 (R5)
; dot end address is: 24 (R6)
;__Lib_MmcFat16.c, 158 :: 		
; dot start address is: 16 (R4)
0x1860	0x2401    MOVS	R4, #1
0x1862	0xB264    SXTB	R4, R4
;__Lib_MmcFat16.c, 159 :: 		
0x1864	0x2B08    CMP	R3, #8
0x1866	0xD902    BLS	L___Lib_MmcFat16_checkFileName22
; slen end address is: 0 (R0)
; fname end address is: 8 (R2)
; dot end address is: 16 (R4)
; i end address is: 12 (R3)
;__Lib_MmcFat16.c, 160 :: 		
0x1868	0x20FC    MOVS	R0, #-4
0x186A	0xB240    SXTB	R0, R0
0x186C	0xE022    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName22:
;__Lib_MmcFat16.c, 161 :: 		
; i start address is: 12 (R3)
; dot start address is: 16 (R4)
; fname start address is: 8 (R2)
; slen start address is: 0 (R0)
0x186E	0x1C59    ADDS	R1, R3, #1
0x1870	0xB209    SXTH	R1, R1
; i end address is: 12 (R3)
0x1872	0x1852    ADDS	R2, R2, R1
; fname end address is: 8 (R2)
; pch start address is: 8 (R2)
;__Lib_MmcFat16.c, 162 :: 		
0x1874	0xB263    SXTB	R3, R4
; dot end address is: 16 (R4)
; pch end address is: 8 (R2)
0x1876	0xE004    B	L___Lib_MmcFat16_checkFileName19
;__Lib_MmcFat16.c, 163 :: 		
L___Lib_MmcFat16_checkFileName21:
;__Lib_MmcFat16.c, 154 :: 		
; i start address is: 12 (R3)
; fname start address is: 8 (R2)
; dot start address is: 24 (R6)
; pch start address is: 20 (R5)
0x1878	0x1E5B    SUBS	R3, R3, #1
0x187A	0xB2DB    UXTB	R3, R3
;__Lib_MmcFat16.c, 164 :: 		
; pch end address is: 20 (R5)
; dot end address is: 24 (R6)
; fname end address is: 8 (R2)
; i end address is: 12 (R3)
0x187C	0xE7EA    B	L___Lib_MmcFat16_checkFileName18
L___Lib_MmcFat16_checkFileName416:
;__Lib_MmcFat16.c, 154 :: 		
0x187E	0x462A    MOV	R2, R5
0x1880	0xB273    SXTB	R3, R6
;__Lib_MmcFat16.c, 164 :: 		
L___Lib_MmcFat16_checkFileName19:
;__Lib_MmcFat16.c, 166 :: 		
; pch start address is: 8 (R2)
; dot start address is: 12 (R3)
0x1882	0x2B01    CMP	R3, #1
0x1884	0xD004    BEQ	L___Lib_MmcFat16_checkFileName415
0x1886	0x2808    CMP	R0, #8
0x1888	0xD902    BLS	L___Lib_MmcFat16_checkFileName414
; slen end address is: 0 (R0)
; pch end address is: 8 (R2)
; dot end address is: 12 (R3)
L___Lib_MmcFat16_checkFileName413:
;__Lib_MmcFat16.c, 167 :: 		
0x188A	0x20FB    MOVS	R0, #-5
0x188C	0xB240    SXTB	R0, R0
0x188E	0xE011    B	L_end_checkFileName
;__Lib_MmcFat16.c, 166 :: 		
L___Lib_MmcFat16_checkFileName415:
; dot start address is: 12 (R3)
; pch start address is: 8 (R2)
L___Lib_MmcFat16_checkFileName414:
;__Lib_MmcFat16.c, 170 :: 		
0x1890	0x2B01    CMP	R3, #1
0x1892	0xD10D    BNE	L___Lib_MmcFat16_checkFileName26
; dot end address is: 12 (R3)
;__Lib_MmcFat16.c, 172 :: 		
0x1894	0x4610    MOV	R0, R2
; pch end address is: 8 (R2)
0x1896	0xF7FFF897  BL	_strlen+0
; slen start address is: 8 (R2)
0x189A	0xB2C2    UXTB	R2, R0
;__Lib_MmcFat16.c, 173 :: 		
0x189C	0xB2C1    UXTB	R1, R0
0x189E	0xB911    CBNZ	R1, L___Lib_MmcFat16_checkFileName27
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 174 :: 		
0x18A0	0x20F5    MOVS	R0, #-11
0x18A2	0xB240    SXTB	R0, R0
0x18A4	0xE006    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName27:
;__Lib_MmcFat16.c, 175 :: 		
; slen start address is: 8 (R2)
0x18A6	0x2A03    CMP	R2, #3
0x18A8	0xD902    BLS	L___Lib_MmcFat16_checkFileName28
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 176 :: 		
0x18AA	0x20F4    MOVS	R0, #-12
0x18AC	0xB240    SXTB	R0, R0
0x18AE	0xE001    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName28:
;__Lib_MmcFat16.c, 177 :: 		
L___Lib_MmcFat16_checkFileName26:
;__Lib_MmcFat16.c, 179 :: 		
0x18B0	0x2000    MOVS	R0, #0
0x18B2	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 180 :: 		
L_end_checkFileName:
0x18B4	0xF8DDE000  LDR	LR, [SP, #0]
0x18B8	0xB001    ADD	SP, SP, #4
0x18BA	0x4770    BX	LR
; end of __Lib_MmcFat16_checkFileName
_strlen:
;__Lib_CString.c, 143 :: 		
; s start address is: 0 (R0)
0x09C8	0xB081    SUB	SP, SP, #4
0x09CA	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_CString.c, 146 :: 		
; cp start address is: 0 (R0)
0x09CC	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x09CE	0x460B    MOV	R3, R1
;__Lib_CString.c, 147 :: 		
L_strlen36:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x09D0	0x4602    MOV	R2, R0
0x09D2	0x1C40    ADDS	R0, R0, #1
0x09D4	0x7811    LDRB	R1, [R2, #0]
0x09D6	0xB101    CBZ	R1, L_strlen37
;__Lib_CString.c, 148 :: 		
0x09D8	0xE7FA    B	L_strlen36
L_strlen37:
;__Lib_CString.c, 149 :: 		
0x09DA	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x09DC	0x1E49    SUBS	R1, R1, #1
0x09DE	0xB208    SXTH	R0, R1
;__Lib_CString.c, 150 :: 		
L_end_strlen:
0x09E0	0xB001    ADD	SP, SP, #4
0x09E2	0x4770    BX	LR
; end of _strlen
__Lib_MmcFat16_nameToUpper:
;__Lib_MmcFat16.c, 183 :: 		
; old start address is: 4 (R1)
; new start address is: 0 (R0)
0x1A9C	0xB082    SUB	SP, SP, #8
0x1A9E	0xF8CDE000  STR	LR, [SP, #0]
; old end address is: 4 (R1)
; new end address is: 0 (R0)
; new start address is: 0 (R0)
; old start address is: 4 (R1)
;__Lib_MmcFat16.c, 186 :: 		
; i start address is: 20 (R5)
0x1AA2	0x2500    MOVS	R5, #0
; new end address is: 0 (R0)
; old end address is: 4 (R1)
; i end address is: 20 (R5)
0x1AA4	0x4604    MOV	R4, R0
0x1AA6	0x460B    MOV	R3, R1
L___Lib_MmcFat16_nameToUpper29:
; i start address is: 20 (R5)
; new start address is: 16 (R4)
; old start address is: 12 (R3)
; old start address is: 12 (R3)
; old end address is: 12 (R3)
; new start address is: 16 (R4)
; new end address is: 16 (R4)
0x1AA8	0x2D0D    CMP	R5, #13
0x1AAA	0xD20B    BCS	L___Lib_MmcFat16_nameToUpper30
; old end address is: 12 (R3)
; new end address is: 16 (R4)
;__Lib_MmcFat16.c, 187 :: 		
; new start address is: 16 (R4)
; old start address is: 12 (R3)
0x1AAC	0x1962    ADDS	R2, R4, R5
0x1AAE	0x9201    STR	R2, [SP, #4]
0x1AB0	0x195A    ADDS	R2, R3, R5
0x1AB2	0x7812    LDRB	R2, [R2, #0]
0x1AB4	0xB2D0    UXTB	R0, R2
0x1AB6	0xF7FEFF95  BL	_toupper+0
0x1ABA	0x9A01    LDR	R2, [SP, #4]
0x1ABC	0x7010    STRB	R0, [R2, #0]
;__Lib_MmcFat16.c, 186 :: 		
0x1ABE	0x1C6D    ADDS	R5, R5, #1
0x1AC0	0xB2ED    UXTB	R5, R5
;__Lib_MmcFat16.c, 187 :: 		
; old end address is: 12 (R3)
; new end address is: 16 (R4)
; i end address is: 20 (R5)
0x1AC2	0xE7F1    B	L___Lib_MmcFat16_nameToUpper29
L___Lib_MmcFat16_nameToUpper30:
;__Lib_MmcFat16.c, 188 :: 		
L_end_nameToUpper:
0x1AC4	0xF8DDE000  LDR	LR, [SP, #0]
0x1AC8	0xB002    ADD	SP, SP, #8
0x1ACA	0x4770    BX	LR
; end of __Lib_MmcFat16_nameToUpper
_toupper:
;__Lib_CType.c, 76 :: 		
; character start address is: 0 (R0)
0x09E4	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 77 :: 		
0x09E6	0x287A    CMP	R0, #122
0x09E8	0xD808    BHI	L__toupper47
0x09EA	0x2861    CMP	R0, #97
0x09EC	0xD307    BCC	L__toupper48
L__toupper44:
;__Lib_CType.c, 78 :: 		
0x09EE	0xF64F71DF  MOVW	R1, #65503
0x09F2	0xB209    SXTH	R1, R1
0x09F4	0xEA000101  AND	R1, R0, R1, LSL #0
0x09F8	0xB2C8    UXTB	R0, R1
; character end address is: 0 (R0)
;__Lib_CType.c, 77 :: 		
0x09FA	0xE7FF    B	L__toupper46
L__toupper47:
L__toupper46:
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x09FC	0xE7FF    B	L__toupper45
L__toupper48:
L__toupper45:
;__Lib_CType.c, 79 :: 		
; character start address is: 0 (R0)
; character end address is: 0 (R0)
;__Lib_CType.c, 80 :: 		
L_end_toupper:
0x09FE	0xB001    ADD	SP, SP, #4
0x0A00	0x4770    BX	LR
; end of _toupper
_memcpy:
;__Lib_CString.c, 44 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x1A78	0xB081    SUB	SP, SP, #4
0x1A7A	0x460B    MOV	R3, R1
0x1A7C	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_CString.c, 48 :: 		
; ss start address is: 0 (R0)
0x1A7E	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
;__Lib_CString.c, 49 :: 		
; dd start address is: 20 (R5)
0x1A80	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_CString.c, 50 :: 		
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x1A82	0xB214    SXTH	R4, R2
0x1A84	0x1E53    SUBS	R3, R2, #1
0x1A86	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x1A88	0xB124    CBZ	R4, L_memcpy8
; n end address is: 8 (R2)
;__Lib_CString.c, 51 :: 		
; n start address is: 8 (R2)
0x1A8A	0x7803    LDRB	R3, [R0, #0]
0x1A8C	0x702B    STRB	R3, [R5, #0]
0x1A8E	0x1C6D    ADDS	R5, R5, #1
0x1A90	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x1A92	0xE7F6    B	L_memcpy7
L_memcpy8:
;__Lib_CString.c, 53 :: 		
0x1A94	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
;__Lib_CString.c, 54 :: 		
L_end_memcpy:
0x1A96	0xB001    ADD	SP, SP, #4
0x1A98	0x4770    BX	LR
; end of _memcpy
__Lib_MmcFat16_stat:
;__Lib_MmcFat16.c, 568 :: 		
0x1398	0xB086    SUB	SP, SP, #24
0x139A	0xF8CDE000  STR	LR, [SP, #0]
0x139E	0x9003    STR	R0, [SP, #12]
0x13A0	0x9104    STR	R1, [SP, #16]
;__Lib_MmcFat16.c, 571 :: 		
;__Lib_MmcFat16.c, 575 :: 		
0x13A2	0x9A03    LDR	R2, [SP, #12]
0x13A4	0xB912    CBNZ	R2, L___Lib_MmcFat16_stat83
;__Lib_MmcFat16.c, 576 :: 		
0x13A6	0x20FF    MOVS	R0, #-1
0x13A8	0xB240    SXTB	R0, R0
0x13AA	0xE072    B	L_end_stat
L___Lib_MmcFat16_stat83:
;__Lib_MmcFat16.c, 579 :: 		
0x13AC	0x9803    LDR	R0, [SP, #12]
0x13AE	0xF7FFFAA3  BL	__Lib_MmcFat16_f16_normalize+0
;__Lib_MmcFat16.c, 582 :: 		
0x13B2	0x4A3A    LDR	R2, [PC, #232]
0x13B4	0x6813    LDR	R3, [R2, #0]
0x13B6	0x4A3A    LDR	R2, [PC, #232]
0x13B8	0x6812    LDR	R2, [R2, #0]
0x13BA	0x429A    CMP	R2, R3
0x13BC	0xD104    BNE	L___Lib_MmcFat16_stat84
;__Lib_MmcFat16.c, 583 :: 		
0x13BE	0x4A39    LDR	R2, [PC, #228]
0x13C0	0x8812    LDRH	R2, [R2, #0]
0x13C2	0xF8AD2006  STRH	R2, [SP, #6]
0x13C6	0xE006    B	L___Lib_MmcFat16_stat85
L___Lib_MmcFat16_stat84:
;__Lib_MmcFat16.c, 585 :: 		
0x13C8	0x4A37    LDR	R2, [PC, #220]
0x13CA	0x8813    LDRH	R3, [R2, #0]
0x13CC	0x4A37    LDR	R2, [PC, #220]
0x13CE	0x8812    LDRH	R2, [R2, #0]
0x13D0	0x435A    MULS	R2, R3, R2
0x13D2	0xF8AD2006  STRH	R2, [SP, #6]
L___Lib_MmcFat16_stat85:
;__Lib_MmcFat16.c, 588 :: 		
0x13D6	0x4A32    LDR	R2, [PC, #200]
0x13D8	0x6812    LDR	R2, [R2, #0]
0x13DA	0x9205    STR	R2, [SP, #20]
;__Lib_MmcFat16.c, 589 :: 		
0x13DC	0x4A34    LDR	R2, [PC, #208]
0x13DE	0x9202    STR	R2, [SP, #8]
;__Lib_MmcFat16.c, 591 :: 		
0x13E0	0x9805    LDR	R0, [SP, #20]
0x13E2	0xF7FFF835  BL	_Mmc_Multi_Read_Start+0
;__Lib_MmcFat16.c, 592 :: 		
0x13E6	0x2301    MOVS	R3, #1
0x13E8	0x4A32    LDR	R2, [PC, #200]
0x13EA	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 593 :: 		
0x13EC	0x4830    LDR	R0, [PC, #192]
0x13EE	0xF7FFF9E1  BL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 594 :: 		
0x13F2	0x2200    MOVS	R2, #0
0x13F4	0xF8AD2004  STRH	R2, [SP, #4]
L___Lib_MmcFat16_stat86:
0x13F8	0xF8BD3006  LDRH	R3, [SP, #6]
0x13FC	0xF8BD2004  LDRH	R2, [SP, #4]
0x1400	0x429A    CMP	R2, R3
0x1402	0xD23B    BCS	L___Lib_MmcFat16_stat87
;__Lib_MmcFat16.c, 597 :: 		
0x1404	0x220B    MOVS	R2, #11
0x1406	0xB212    SXTH	R2, R2
0x1408	0x9903    LDR	R1, [SP, #12]
0x140A	0x9802    LDR	R0, [SP, #8]
0x140C	0xF7FFFB56  BL	_memcmp+0
0x1410	0xB9F0    CBNZ	R0, L___Lib_MmcFat16_stat89
;__Lib_MmcFat16.c, 599 :: 		
0x1412	0xF7FFFB09  BL	_Mmc_Multi_Read_Stop+0
0x1416	0xB128    CBZ	R0, L___Lib_MmcFat16_stat90
;__Lib_MmcFat16.c, 601 :: 		
0x1418	0x2310    MOVS	R3, #16
0x141A	0x4A27    LDR	R2, [PC, #156]
0x141C	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 602 :: 		
0x141E	0x20FF    MOVS	R0, #-1
0x1420	0xB240    SXTB	R0, R0
0x1422	0xE036    B	L_end_stat
;__Lib_MmcFat16.c, 603 :: 		
L___Lib_MmcFat16_stat90:
;__Lib_MmcFat16.c, 605 :: 		
0x1424	0x9A04    LDR	R2, [SP, #16]
0x1426	0xB182    CBZ	R2, L___Lib_MmcFat16_stat91
;__Lib_MmcFat16.c, 608 :: 		
0x1428	0x9904    LDR	R1, [SP, #16]
0x142A	0x9802    LDR	R0, [SP, #8]
0x142C	0xF7FFFB60  BL	__Lib_MmcFat16_f16_DirentToDir+0
;__Lib_MmcFat16.c, 609 :: 		
0x1430	0x9A04    LDR	R2, [SP, #16]
0x1432	0xF2020324  ADDW	R3, R2, #36
0x1436	0x9A05    LDR	R2, [SP, #20]
0x1438	0x601A    STR	R2, [R3, #0]
;__Lib_MmcFat16.c, 610 :: 		
0x143A	0x9A04    LDR	R2, [SP, #16]
0x143C	0xF2020428  ADDW	R4, R2, #40
0x1440	0x9B02    LDR	R3, [SP, #8]
0x1442	0x4A1B    LDR	R2, [PC, #108]
0x1444	0x1A9A    SUB	R2, R3, R2
0x1446	0x0952    LSRS	R2, R2, #5
0x1448	0x8022    STRH	R2, [R4, #0]
;__Lib_MmcFat16.c, 611 :: 		
L___Lib_MmcFat16_stat91:
;__Lib_MmcFat16.c, 612 :: 		
0x144A	0x2000    MOVS	R0, #0
0x144C	0xB240    SXTB	R0, R0
0x144E	0xE020    B	L_end_stat
;__Lib_MmcFat16.c, 613 :: 		
L___Lib_MmcFat16_stat89:
;__Lib_MmcFat16.c, 614 :: 		
0x1450	0x9A02    LDR	R2, [SP, #8]
0x1452	0xF2020320  ADDW	R3, R2, #32
0x1456	0x9302    STR	R3, [SP, #8]
;__Lib_MmcFat16.c, 615 :: 		
0x1458	0x4A18    LDR	R2, [PC, #96]
0x145A	0x6812    LDR	R2, [R2, #0]
0x145C	0x4293    CMP	R3, R2
0x145E	0xD107    BNE	L___Lib_MmcFat16_stat92
;__Lib_MmcFat16.c, 617 :: 		
0x1460	0x9A05    LDR	R2, [SP, #20]
0x1462	0x1C52    ADDS	R2, R2, #1
0x1464	0x9205    STR	R2, [SP, #20]
;__Lib_MmcFat16.c, 618 :: 		
0x1466	0x4A12    LDR	R2, [PC, #72]
0x1468	0x9202    STR	R2, [SP, #8]
;__Lib_MmcFat16.c, 619 :: 		
0x146A	0x4811    LDR	R0, [PC, #68]
0x146C	0xF7FFF9A2  BL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 620 :: 		
L___Lib_MmcFat16_stat92:
;__Lib_MmcFat16.c, 594 :: 		
0x1470	0xF8BD2004  LDRH	R2, [SP, #4]
0x1474	0x1C52    ADDS	R2, R2, #1
0x1476	0xF8AD2004  STRH	R2, [SP, #4]
;__Lib_MmcFat16.c, 621 :: 		
0x147A	0xE7BD    B	L___Lib_MmcFat16_stat86
L___Lib_MmcFat16_stat87:
;__Lib_MmcFat16.c, 623 :: 		
0x147C	0xF7FFFAD4  BL	_Mmc_Multi_Read_Stop+0
0x1480	0xB128    CBZ	R0, L___Lib_MmcFat16_stat93
;__Lib_MmcFat16.c, 625 :: 		
0x1482	0x2310    MOVS	R3, #16
0x1484	0x4A0C    LDR	R2, [PC, #48]
0x1486	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 626 :: 		
0x1488	0x20FF    MOVS	R0, #-1
0x148A	0xB240    SXTB	R0, R0
0x148C	0xE001    B	L_end_stat
;__Lib_MmcFat16.c, 627 :: 		
L___Lib_MmcFat16_stat93:
;__Lib_MmcFat16.c, 630 :: 		
0x148E	0x20FF    MOVS	R0, #-1
0x1490	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 631 :: 		
L_end_stat:
0x1492	0xF8DDE000  LDR	LR, [SP, #0]
0x1496	0xB006    ADD	SP, SP, #24
0x1498	0x4770    BX	LR
0x149A	0xBF00    NOP
0x149C	0x06E42000  	__Lib_MmcFat16_f16_boot+16
0x14A0	0x06F42000  	__Lib_MmcFat16_f16_currentDir+0
0x14A4	0x06DC2000  	__Lib_MmcFat16_f16_boot+8
0x14A8	0x070E2000  	__Lib_MmcFat16_f16_dirEntryPerSect+0
0x14AC	0x06D62000  	__Lib_MmcFat16_f16_boot+2
0x14B0	0x04502000  	_f16_sector+0
0x14B4	0x06502000  	_f16_sector+512
0x14B8	0x06F12000  	___f16_errno+0
0x14BC	0x06EC2000  	__Lib_MmcFat16_f16_sectBuffEnd+0
; end of __Lib_MmcFat16_stat
__Lib_MmcFat16_f16_normalize:
;__Lib_MmcFat16.c, 87 :: 		
; s start address is: 0 (R0)
0x08F8	0xB087    SUB	SP, SP, #28
0x08FA	0xF8CDE000  STR	LR, [SP, #0]
; s end address is: 0 (R0)
; s start address is: 0 (R0)
;__Lib_MmcFat16.c, 93 :: 		
0x08FE	0xA904    ADD	R1, SP, #16
; ptr start address is: 20 (R5)
0x0900	0x460D    MOV	R5, R1
;__Lib_MmcFat16.c, 94 :: 		
; olds start address is: 16 (R4)
0x0902	0x4604    MOV	R4, R0
;__Lib_MmcFat16.c, 95 :: 		
0x0904	0x9401    STR	R4, [SP, #4]
0x0906	0x9502    STR	R5, [SP, #8]
0x0908	0x9003    STR	R0, [SP, #12]
0x090A	0x220B    MOVS	R2, #11
0x090C	0xB212    SXTH	R2, R2
0x090E	0x4608    MOV	R0, R1
0x0910	0x2120    MOVS	R1, #32
0x0912	0xF000FC8B  BL	_memset+0
; olds end address is: 16 (R4)
; ptr end address is: 20 (R5)
; s end address is: 0 (R0)
0x0916	0x9803    LDR	R0, [SP, #12]
0x0918	0x9D02    LDR	R5, [SP, #8]
0x091A	0x9C01    LDR	R4, [SP, #4]
0x091C	0x4606    MOV	R6, R0
;__Lib_MmcFat16.c, 96 :: 		
L___Lib_MmcFat16_f16_normalize0:
; olds start address is: 16 (R4)
; ptr start address is: 20 (R5)
; s start address is: 24 (R6)
0x091E	0x7831    LDRB	R1, [R6, #0]
0x0920	0xB131    CBZ	R1, L___Lib_MmcFat16_f16_normalize408
0x0922	0x7831    LDRB	R1, [R6, #0]
0x0924	0xB2C8    UXTB	R0, R1
0x0926	0xF7FFFCBB  BL	_isspace+0
0x092A	0xB108    CBZ	R0, L___Lib_MmcFat16_f16_normalize407
L___Lib_MmcFat16_f16_normalize406:
;__Lib_MmcFat16.c, 98 :: 		
0x092C	0x1C76    ADDS	R6, R6, #1
;__Lib_MmcFat16.c, 99 :: 		
0x092E	0xE7F6    B	L___Lib_MmcFat16_f16_normalize0
;__Lib_MmcFat16.c, 96 :: 		
L___Lib_MmcFat16_f16_normalize408:
L___Lib_MmcFat16_f16_normalize407:
;__Lib_MmcFat16.c, 100 :: 		
0x0930	0x4923    LDR	R1, [PC, #140]
0x0932	0x4630    MOV	R0, R6
0x0934	0xF7FFFCC2  BL	_strcmp+0
0x0938	0xB938    CBNZ	R0, L___Lib_MmcFat16_f16_normalize4
; ptr end address is: 20 (R5)
; s end address is: 24 (R6)
;__Lib_MmcFat16.c, 102 :: 		
0x093A	0xAA04    ADD	R2, SP, #16
0x093C	0x212E    MOVS	R1, #46
0x093E	0x7011    STRB	R1, [R2, #0]
;__Lib_MmcFat16.c, 103 :: 		
0x0940	0x1C52    ADDS	R2, R2, #1
0x0942	0x212E    MOVS	R1, #46
0x0944	0x7011    STRB	R1, [R2, #0]
;__Lib_MmcFat16.c, 104 :: 		
0x0946	0x4620    MOV	R0, R4
0x0948	0xE030    B	L___Lib_MmcFat16_f16_normalize5
L___Lib_MmcFat16_f16_normalize4:
;__Lib_MmcFat16.c, 105 :: 		
; s start address is: 24 (R6)
; ptr start address is: 20 (R5)
0x094A	0x491E    LDR	R1, [PC, #120]
0x094C	0x4630    MOV	R0, R6
0x094E	0xF7FFFCB5  BL	_strcmp+0
0x0952	0xB920    CBNZ	R0, L___Lib_MmcFat16_f16_normalize6
; ptr end address is: 20 (R5)
; s end address is: 24 (R6)
;__Lib_MmcFat16.c, 107 :: 		
0x0954	0xAA04    ADD	R2, SP, #16
0x0956	0x212E    MOVS	R1, #46
0x0958	0x7011    STRB	R1, [R2, #0]
;__Lib_MmcFat16.c, 108 :: 		
0x095A	0x4620    MOV	R0, R4
0x095C	0xE026    B	L___Lib_MmcFat16_f16_normalize7
L___Lib_MmcFat16_f16_normalize6:
;__Lib_MmcFat16.c, 111 :: 		
; s start address is: 24 (R6)
; ptr start address is: 20 (R5)
0x095E	0x4622    MOV	R2, R4
; ptr end address is: 20 (R5)
; s end address is: 24 (R6)
0x0960	0x462C    MOV	R4, R5
0x0962	0x4633    MOV	R3, R6
L___Lib_MmcFat16_f16_normalize8:
; olds end address is: 16 (R4)
; s start address is: 12 (R3)
; ptr start address is: 16 (R4)
; olds start address is: 8 (R2)
0x0964	0x7819    LDRB	R1, [R3, #0]
0x0966	0xB171    CBZ	R1, L___Lib_MmcFat16_f16_normalize411
0x0968	0x7819    LDRB	R1, [R3, #0]
0x096A	0xB2C8    UXTB	R0, R1
0x096C	0xF7FFFC98  BL	_isspace+0
0x0970	0xB948    CBNZ	R0, L___Lib_MmcFat16_f16_normalize410
0x0972	0x7819    LDRB	R1, [R3, #0]
0x0974	0x292E    CMP	R1, #46
0x0976	0xD006    BEQ	L___Lib_MmcFat16_f16_normalize409
L___Lib_MmcFat16_f16_normalize405:
;__Lib_MmcFat16.c, 113 :: 		
0x0978	0x7819    LDRB	R1, [R3, #0]
0x097A	0x7021    STRB	R1, [R4, #0]
0x097C	0x1C61    ADDS	R1, R4, #1
; ptr end address is: 16 (R4)
; ptr start address is: 0 (R0)
0x097E	0x4608    MOV	R0, R1
0x0980	0x1C5B    ADDS	R3, R3, #1
;__Lib_MmcFat16.c, 114 :: 		
; ptr end address is: 0 (R0)
0x0982	0x4604    MOV	R4, R0
0x0984	0xE7EE    B	L___Lib_MmcFat16_f16_normalize8
;__Lib_MmcFat16.c, 111 :: 		
L___Lib_MmcFat16_f16_normalize411:
L___Lib_MmcFat16_f16_normalize410:
L___Lib_MmcFat16_f16_normalize409:
;__Lib_MmcFat16.c, 115 :: 		
0x0986	0x7819    LDRB	R1, [R3, #0]
0x0988	0x292E    CMP	R1, #46
0x098A	0xD101    BNE	L___Lib_MmcFat16_f16_normalize412
;__Lib_MmcFat16.c, 117 :: 		
0x098C	0x1C58    ADDS	R0, R3, #1
; s end address is: 12 (R3)
; s start address is: 0 (R0)
; s end address is: 0 (R0)
;__Lib_MmcFat16.c, 118 :: 		
0x098E	0xE000    B	L___Lib_MmcFat16_f16_normalize12
L___Lib_MmcFat16_f16_normalize412:
;__Lib_MmcFat16.c, 115 :: 		
0x0990	0x4618    MOV	R0, R3
;__Lib_MmcFat16.c, 118 :: 		
L___Lib_MmcFat16_f16_normalize12:
;__Lib_MmcFat16.c, 119 :: 		
; s start address is: 0 (R0)
0x0992	0xAB04    ADD	R3, SP, #16
0x0994	0x3308    ADDS	R3, #8
; ptr start address is: 12 (R3)
; olds end address is: 8 (R2)
; s end address is: 0 (R0)
; ptr end address is: 12 (R3)
0x0996	0x9001    STR	R0, [SP, #4]
0x0998	0x4610    MOV	R0, R2
0x099A	0x9A01    LDR	R2, [SP, #4]
;__Lib_MmcFat16.c, 120 :: 		
L___Lib_MmcFat16_f16_normalize13:
; ptr start address is: 12 (R3)
; s start address is: 8 (R2)
; olds start address is: 0 (R0)
0x099C	0x7811    LDRB	R1, [R2, #0]
0x099E	0x2920    CMP	R1, #32
0x09A0	0xD904    BLS	L___Lib_MmcFat16_f16_normalize14
;__Lib_MmcFat16.c, 122 :: 		
0x09A2	0x7811    LDRB	R1, [R2, #0]
0x09A4	0x7019    STRB	R1, [R3, #0]
0x09A6	0x1C5B    ADDS	R3, R3, #1
0x09A8	0x1C52    ADDS	R2, R2, #1
;__Lib_MmcFat16.c, 123 :: 		
; ptr end address is: 12 (R3)
; s end address is: 8 (R2)
0x09AA	0xE7F7    B	L___Lib_MmcFat16_f16_normalize13
L___Lib_MmcFat16_f16_normalize14:
;__Lib_MmcFat16.c, 124 :: 		
L___Lib_MmcFat16_f16_normalize7:
; olds end address is: 0 (R0)
; olds start address is: 0 (R0)
; olds end address is: 0 (R0)
L___Lib_MmcFat16_f16_normalize5:
;__Lib_MmcFat16.c, 126 :: 		
; olds start address is: 0 (R0)
0x09AC	0xA904    ADD	R1, SP, #16
0x09AE	0x220B    MOVS	R2, #11
0x09B0	0xB212    SXTH	R2, R2
; olds end address is: 0 (R0)
0x09B2	0xF001F861  BL	_memcpy+0
;__Lib_MmcFat16.c, 127 :: 		
L_end_f16_normalize:
0x09B6	0xF8DDE000  LDR	LR, [SP, #0]
0x09BA	0xB007    ADD	SP, SP, #28
0x09BC	0x4770    BX	LR
0x09BE	0xBF00    NOP
0x09C0	0x023B2000  	?lstr1___Lib_MmcFat16+0
0x09C4	0x023E2000  	?lstr2___Lib_MmcFat16+0
; end of __Lib_MmcFat16_f16_normalize
_isspace:
;__Lib_CType.c, 35 :: 		
; character start address is: 0 (R0)
0x02A0	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 36 :: 		
0x02A2	0x2820    CMP	R0, #32
0x02A4	0xD006    BEQ	L_isspace15
0x02A6	0x280D    CMP	R0, #13
0x02A8	0xD802    BHI	L__isspace38
0x02AA	0x2809    CMP	R0, #9
0x02AC	0xD300    BCC	L__isspace37
; character end address is: 0 (R0)
0x02AE	0xE001    B	L_isspace15
L__isspace38:
L__isspace37:
0x02B0	0x2100    MOVS	R1, #0
0x02B2	0xE000    B	L_isspace14
L_isspace15:
0x02B4	0x2101    MOVS	R1, #1
L_isspace14:
0x02B6	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 37 :: 		
L_end_isspace:
0x02B8	0xB001    ADD	SP, SP, #4
0x02BA	0x4770    BX	LR
; end of _isspace
_strcmp:
;__Lib_CString.c, 122 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x02BC	0xB081    SUB	SP, SP, #4
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
0x02BE	0x9100    STR	R1, [SP, #0]
; s1 end address is: 0 (R0)
; s2 end address is: 4 (R1)
0x02C0	0x4601    MOV	R1, R0
0x02C2	0x9800    LDR	R0, [SP, #0]
;__Lib_CString.c, 124 :: 		
L_strcmp30:
; s2 start address is: 0 (R0)
; s1 start address is: 4 (R1)
0x02C4	0x780A    LDRB	R2, [R1, #0]
0x02C6	0xB132    CBZ	R2, L__strcmp90
0x02C8	0x780B    LDRB	R3, [R1, #0]
0x02CA	0x7802    LDRB	R2, [R0, #0]
0x02CC	0x4293    CMP	R3, R2
0x02CE	0xD102    BNE	L__strcmp89
L__strcmp88:
;__Lib_CString.c, 125 :: 		
0x02D0	0x1C49    ADDS	R1, R1, #1
0x02D2	0x1C40    ADDS	R0, R0, #1
0x02D4	0xE7F6    B	L_strcmp30
;__Lib_CString.c, 124 :: 		
L__strcmp90:
L__strcmp89:
;__Lib_CString.c, 127 :: 		
0x02D6	0x780B    LDRB	R3, [R1, #0]
; s1 end address is: 4 (R1)
0x02D8	0x7802    LDRB	R2, [R0, #0]
; s2 end address is: 0 (R0)
0x02DA	0x1A9A    SUB	R2, R3, R2
0x02DC	0xB210    SXTH	R0, R2
;__Lib_CString.c, 128 :: 		
L_end_strcmp:
0x02DE	0xB001    ADD	SP, SP, #4
0x02E0	0x4770    BX	LR
; end of _strcmp
_Mmc_Multi_Read_Start:
;__Lib_Mmc.c, 439 :: 		
; sector start address is: 0 (R0)
0x0450	0xB081    SUB	SP, SP, #4
0x0452	0xF8CDE000  STR	LR, [SP, #0]
0x0456	0x4602    MOV	R2, R0
; sector end address is: 0 (R0)
; sector start address is: 8 (R2)
;__Lib_Mmc.c, 443 :: 		
0x0458	0xF000FED0  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 445 :: 		
0x045C	0x490A    LDR	R1, [PC, #40]
0x045E	0x7809    LDRB	R1, [R1, #0]
0x0460	0x2904    CMP	R1, #4
0x0462	0xD101    BNE	L_Mmc_Multi_Read_Start60
;__Lib_Mmc.c, 446 :: 		
; byte_start start address is: 0 (R0)
0x0464	0x4610    MOV	R0, R2
; sector end address is: 8 (R2)
; byte_start end address is: 0 (R0)
0x0466	0xE000    B	L_Mmc_Multi_Read_Start61
L_Mmc_Multi_Read_Start60:
;__Lib_Mmc.c, 448 :: 		
; sector start address is: 8 (R2)
0x0468	0x0250    LSLS	R0, R2, #9
; sector end address is: 8 (R2)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L_Mmc_Multi_Read_Start61:
;__Lib_Mmc.c, 451 :: 		
; byte_start start address is: 0 (R0)
0x046A	0x22FF    MOVS	R2, #255
0x046C	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x046E	0x2012    MOVS	R0, #18
0x0470	0xF000FE58  BL	__Lib_Mmc_Mmc_Send_Command+0
;__Lib_Mmc.c, 452 :: 		
0x0474	0xB118    CBZ	R0, L_Mmc_Multi_Read_Start62
;__Lib_Mmc.c, 454 :: 		
0x0476	0xF000FEAD  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 455 :: 		
0x047A	0x2001    MOVS	R0, #1
0x047C	0xE000    B	L_end_Mmc_Multi_Read_Start
;__Lib_Mmc.c, 456 :: 		
L_Mmc_Multi_Read_Start62:
;__Lib_Mmc.c, 457 :: 		
0x047E	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 458 :: 		
L_end_Mmc_Multi_Read_Start:
0x0480	0xF8DDE000  LDR	LR, [SP, #0]
0x0484	0xB001    ADD	SP, SP, #4
0x0486	0x4770    BX	LR
0x0488	0x023A2000  	__Lib_Mmc_cardType+0
; end of _Mmc_Multi_Read_Start
_Mmc_Multi_Read_Sector:
;__Lib_Mmc.c, 459 :: 		
0x07B4	0xB085    SUB	SP, SP, #20
0x07B6	0xF8CDE000  STR	LR, [SP, #0]
0x07BA	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc.c, 461 :: 		
0x07BC	0xF7FFFCCE  BL	__Lib_Mmc_Mmc_Wait_Data_Ready+0
;__Lib_Mmc.c, 463 :: 		
; i start address is: 12 (R3)
0x07C0	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x07C2	0xB29A    UXTH	R2, R3
L_Mmc_Multi_Read_Sector63:
; i start address is: 8 (R2)
0x07C4	0xF5B27F00  CMP	R2, #512
0x07C8	0xD210    BCS	L_Mmc_Multi_Read_Sector64
;__Lib_Mmc.c, 465 :: 		
0x07CA	0x9902    LDR	R1, [SP, #8]
0x07CC	0x1889    ADDS	R1, R1, R2
0x07CE	0x9104    STR	R1, [SP, #16]
0x07D0	0xF8AD2004  STRH	R2, [SP, #4]
0x07D4	0x20FF    MOVS	R0, #255
0x07D6	0x4C0C    LDR	R4, [PC, #48]
0x07D8	0x6824    LDR	R4, [R4, #0]
0x07DA	0x47A0    BLX	R4
0x07DC	0xF8BD2004  LDRH	R2, [SP, #4]
0x07E0	0x9904    LDR	R1, [SP, #16]
0x07E2	0x7008    STRB	R0, [R1, #0]
;__Lib_Mmc.c, 463 :: 		
0x07E4	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x07E6	0xB28B    UXTH	R3, R1
;__Lib_Mmc.c, 466 :: 		
0x07E8	0xB29A    UXTH	R2, R3
; i end address is: 12 (R3)
0x07EA	0xE7EB    B	L_Mmc_Multi_Read_Sector63
L_Mmc_Multi_Read_Sector64:
;__Lib_Mmc.c, 469 :: 		
0x07EC	0x20FF    MOVS	R0, #255
0x07EE	0x4C06    LDR	R4, [PC, #24]
0x07F0	0x6824    LDR	R4, [R4, #0]
0x07F2	0x47A0    BLX	R4
;__Lib_Mmc.c, 470 :: 		
0x07F4	0x20FF    MOVS	R0, #255
0x07F6	0x4C04    LDR	R4, [PC, #16]
0x07F8	0x6824    LDR	R4, [R4, #0]
0x07FA	0x47A0    BLX	R4
;__Lib_Mmc.c, 471 :: 		
0x07FC	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 472 :: 		
L_end_Mmc_Multi_Read_Sector:
0x07FE	0xF8DDE000  LDR	LR, [SP, #0]
0x0802	0xB005    ADD	SP, SP, #20
0x0804	0x4770    BX	LR
0x0806	0xBF00    NOP
0x0808	0x044C2000  	_SPI_Rd_Ptr+0
; end of _Mmc_Multi_Read_Sector
__Lib_Mmc_Mmc_Wait_Data_Ready:
;__Lib_Mmc.c, 434 :: 		
0x015C	0xB081    SUB	SP, SP, #4
0x015E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc.c, 435 :: 		
L___Lib_Mmc_Mmc_Wait_Data_Ready58:
0x0162	0x20FF    MOVS	R0, #255
0x0164	0x4C04    LDR	R4, [PC, #16]
0x0166	0x6824    LDR	R4, [R4, #0]
0x0168	0x47A0    BLX	R4
0x016A	0x28FE    CMP	R0, #254
0x016C	0xD000    BEQ	L___Lib_Mmc_Mmc_Wait_Data_Ready59
;__Lib_Mmc.c, 436 :: 		
0x016E	0xE7F8    B	L___Lib_Mmc_Mmc_Wait_Data_Ready58
L___Lib_Mmc_Mmc_Wait_Data_Ready59:
;__Lib_Mmc.c, 437 :: 		
L_end_Mmc_Wait_Data_Ready:
0x0170	0xF8DDE000  LDR	LR, [SP, #0]
0x0174	0xB001    ADD	SP, SP, #4
0x0176	0x4770    BX	LR
0x0178	0x044C2000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_Mmc_Wait_Data_Ready
_memcmp:
;__Lib_CString.c, 30 :: 		
; n start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x0ABC	0xB081    SUB	SP, SP, #4
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; n start address is: 8 (R2)
0x0ABE	0xF8AD2000  STRH	R2, [SP, #0]
; s1 end address is: 0 (R0)
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x0AC2	0x4602    MOV	R2, R0
0x0AC4	0xF9BD0000  LDRSH	R0, [SP, #0]
;__Lib_CString.c, 31 :: 		
L_memcmp4:
; n start address is: 0 (R0)
; n start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x0AC8	0xB204    SXTH	R4, R0
0x0ACA	0x1E43    SUBS	R3, R0, #1
0x0ACC	0xB218    SXTH	R0, R3
; n end address is: 0 (R0)
0x0ACE	0xB15C    CBZ	R4, L_memcmp5
; n end address is: 0 (R0)
;__Lib_CString.c, 32 :: 		
; n start address is: 0 (R0)
0x0AD0	0x7814    LDRB	R4, [R2, #0]
0x0AD2	0x780B    LDRB	R3, [R1, #0]
0x0AD4	0x429C    CMP	R4, R3
0x0AD6	0xD004    BEQ	L_memcmp6
; n end address is: 0 (R0)
;__Lib_CString.c, 33 :: 		
0x0AD8	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x0ADA	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x0ADC	0x1AE3    SUB	R3, R4, R3
0x0ADE	0xB218    SXTH	R0, R3
0x0AE0	0xE004    B	L_end_memcmp
L_memcmp6:
;__Lib_CString.c, 37 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; n start address is: 0 (R0)
0x0AE2	0x1C52    ADDS	R2, R2, #1
;__Lib_CString.c, 38 :: 		
0x0AE4	0x1C49    ADDS	R1, R1, #1
;__Lib_CString.c, 39 :: 		
; n end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x0AE6	0xE7EF    B	L_memcmp4
L_memcmp5:
;__Lib_CString.c, 40 :: 		
0x0AE8	0x2000    MOVS	R0, #0
0x0AEA	0xB200    SXTH	R0, R0
;__Lib_CString.c, 41 :: 		
L_end_memcmp:
0x0AEC	0xB001    ADD	SP, SP, #4
0x0AEE	0x4770    BX	LR
; end of _memcmp
_Mmc_Multi_Read_Stop:
;__Lib_Mmc.c, 474 :: 		
0x0A28	0xB082    SUB	SP, SP, #8
0x0A2A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc.c, 478 :: 		
0x0A2E	0xF240004C  MOVW	R0, #76
0x0A32	0x4C21    LDR	R4, [PC, #132]
0x0A34	0x6824    LDR	R4, [R4, #0]
0x0A36	0x47A0    BLX	R4
;__Lib_Mmc.c, 479 :: 		
0x0A38	0x2000    MOVS	R0, #0
0x0A3A	0x4C1F    LDR	R4, [PC, #124]
0x0A3C	0x6824    LDR	R4, [R4, #0]
0x0A3E	0x47A0    BLX	R4
;__Lib_Mmc.c, 480 :: 		
0x0A40	0x2000    MOVS	R0, #0
0x0A42	0x4C1D    LDR	R4, [PC, #116]
0x0A44	0x6824    LDR	R4, [R4, #0]
0x0A46	0x47A0    BLX	R4
;__Lib_Mmc.c, 481 :: 		
0x0A48	0x2000    MOVS	R0, #0
0x0A4A	0x4C1B    LDR	R4, [PC, #108]
0x0A4C	0x6824    LDR	R4, [R4, #0]
0x0A4E	0x47A0    BLX	R4
;__Lib_Mmc.c, 482 :: 		
0x0A50	0x2000    MOVS	R0, #0
0x0A52	0x4C19    LDR	R4, [PC, #100]
0x0A54	0x6824    LDR	R4, [R4, #0]
0x0A56	0x47A0    BLX	R4
;__Lib_Mmc.c, 483 :: 		
0x0A58	0x20FF    MOVS	R0, #255
0x0A5A	0x4C17    LDR	R4, [PC, #92]
0x0A5C	0x6824    LDR	R4, [R4, #0]
0x0A5E	0x47A0    BLX	R4
;__Lib_Mmc.c, 486 :: 		
; timeout start address is: 8 (R2)
; timeout start address is: 8 (R2)
0x0A60	0x2200    MOVS	R2, #0
; timeout end address is: 8 (R2)
;__Lib_Mmc.c, 487 :: 		
L_Mmc_Multi_Read_Stop66:
;__Lib_Mmc.c, 488 :: 		
; timeout start address is: 8 (R2)
0x0A62	0xF8AD2004  STRH	R2, [SP, #4]
0x0A66	0x20FF    MOVS	R0, #255
0x0A68	0x4C13    LDR	R4, [PC, #76]
0x0A6A	0x6824    LDR	R4, [R4, #0]
0x0A6C	0x47A0    BLX	R4
0x0A6E	0xF8BD2004  LDRH	R2, [SP, #4]
; response start address is: 12 (R3)
0x0A72	0xB283    UXTH	R3, R0
;__Lib_Mmc.c, 489 :: 		
0x0A74	0x1C51    ADDS	R1, R2, #1
0x0A76	0xB28A    UXTH	R2, R1
; timeout end address is: 8 (R2)
;__Lib_Mmc.c, 490 :: 		
0x0A78	0xF0000080  AND	R0, R0, #128
0x0A7C	0xB280    UXTH	R0, R0
0x0A7E	0xB110    CBZ	R0, L__Mmc_Multi_Read_Stop80
; timeout end address is: 8 (R2)
; timeout start address is: 8 (R2)
0x0A80	0x2A64    CMP	R2, #100
0x0A82	0xD200    BCS	L__Mmc_Multi_Read_Stop79
; timeout end address is: 8 (R2)
0x0A84	0xE7ED    B	L_Mmc_Multi_Read_Stop66
L__Mmc_Multi_Read_Stop80:
L__Mmc_Multi_Read_Stop79:
;__Lib_Mmc.c, 492 :: 		
0x0A86	0xF0030080  AND	R0, R3, #128
0x0A8A	0xB280    UXTH	R0, R0
0x0A8C	0xB138    CBZ	R0, L_Mmc_Multi_Read_Stop71
;__Lib_Mmc.c, 493 :: 		
0x0A8E	0xF8AD3004  STRH	R3, [SP, #4]
0x0A92	0xF000FB9F  BL	__Lib_Mmc_Mmc_DeSelect+0
0x0A96	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_Mmc.c, 494 :: 		
0x0A9A	0xB298    UXTH	R0, R3
; response end address is: 12 (R3)
0x0A9C	0xE008    B	L_end_Mmc_Multi_Read_Stop
;__Lib_Mmc.c, 495 :: 		
L_Mmc_Multi_Read_Stop71:
;__Lib_Mmc.c, 498 :: 		
L_Mmc_Multi_Read_Stop72:
;__Lib_Mmc.c, 499 :: 		
0x0A9E	0x20FF    MOVS	R0, #255
0x0AA0	0x4C05    LDR	R4, [PC, #20]
0x0AA2	0x6824    LDR	R4, [R4, #0]
0x0AA4	0x47A0    BLX	R4
;__Lib_Mmc.c, 500 :: 		
0x0AA6	0x2800    CMP	R0, #0
0x0AA8	0xD0F9    BEQ	L_Mmc_Multi_Read_Stop72
;__Lib_Mmc.c, 502 :: 		
0x0AAA	0xF000FB93  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 503 :: 		
0x0AAE	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 504 :: 		
L_end_Mmc_Multi_Read_Stop:
0x0AB0	0xF8DDE000  LDR	LR, [SP, #0]
0x0AB4	0xB002    ADD	SP, SP, #8
0x0AB6	0x4770    BX	LR
0x0AB8	0x044C2000  	_SPI_Rd_Ptr+0
; end of _Mmc_Multi_Read_Stop
__Lib_MmcFat16_f16_DirentToDir:
;__Lib_MmcFat16.c, 210 :: 		
; d start address is: 4 (R1)
; f16d start address is: 0 (R0)
0x0AF0	0xB082    SUB	SP, SP, #8
0x0AF2	0xF8CDE000  STR	LR, [SP, #0]
0x0AF6	0x4602    MOV	R2, R0
0x0AF8	0x4608    MOV	R0, R1
; d end address is: 4 (R1)
; f16d end address is: 0 (R0)
; f16d start address is: 8 (R2)
; d start address is: 0 (R0)
;__Lib_MmcFat16.c, 216 :: 		
; p1 start address is: 20 (R5)
0x0AFA	0x4615    MOV	R5, R2
;__Lib_MmcFat16.c, 217 :: 		
; p2 start address is: 16 (R4)
0x0AFC	0x4604    MOV	R4, R0
;__Lib_MmcFat16.c, 218 :: 		
; i start address is: 4 (R1)
0x0AFE	0x2100    MOVS	R1, #0
; f16d end address is: 8 (R2)
; d end address is: 0 (R0)
; p2 end address is: 16 (R4)
; p1 end address is: 20 (R5)
; i end address is: 4 (R1)
0x0B00	0x4613    MOV	R3, R2
L___Lib_MmcFat16_f16_DirentToDir36:
; i start address is: 4 (R1)
; p2 start address is: 16 (R4)
; p1 start address is: 20 (R5)
; d start address is: 0 (R0)
; f16d start address is: 12 (R3)
0x0B02	0x2908    CMP	R1, #8
0x0B04	0xD20A    BCS	L___Lib_MmcFat16_f16_DirentToDir37
;__Lib_MmcFat16.c, 220 :: 		
0x0B06	0x782A    LDRB	R2, [R5, #0]
0x0B08	0x2A20    CMP	R2, #32
0x0B0A	0xD100    BNE	L___Lib_MmcFat16_f16_DirentToDir39
; p1 end address is: 20 (R5)
; i end address is: 4 (R1)
0x0B0C	0xE006    B	L___Lib_MmcFat16_f16_DirentToDir37
L___Lib_MmcFat16_f16_DirentToDir39:
;__Lib_MmcFat16.c, 221 :: 		
; i start address is: 4 (R1)
; p1 start address is: 20 (R5)
0x0B0E	0x782A    LDRB	R2, [R5, #0]
0x0B10	0x7022    STRB	R2, [R4, #0]
0x0B12	0x1C64    ADDS	R4, R4, #1
0x0B14	0x1C6D    ADDS	R5, R5, #1
;__Lib_MmcFat16.c, 218 :: 		
0x0B16	0x1C49    ADDS	R1, R1, #1
0x0B18	0xB289    UXTH	R1, R1
;__Lib_MmcFat16.c, 222 :: 		
; p1 end address is: 20 (R5)
; i end address is: 4 (R1)
0x0B1A	0xE7F2    B	L___Lib_MmcFat16_f16_DirentToDir36
L___Lib_MmcFat16_f16_DirentToDir37:
;__Lib_MmcFat16.c, 223 :: 		
0x0B1C	0xF2030208  ADDW	R2, R3, #8
; p1 start address is: 4 (R1)
0x0B20	0x4611    MOV	R1, R2
;__Lib_MmcFat16.c, 224 :: 		
0x0B22	0x7812    LDRB	R2, [R2, #0]
0x0B24	0x2A20    CMP	R2, #32
0x0B26	0xD016    BEQ	L___Lib_MmcFat16_f16_DirentToDir417
;__Lib_MmcFat16.c, 226 :: 		
0x0B28	0x222E    MOVS	R2, #46
0x0B2A	0x7022    STRB	R2, [R4, #0]
0x0B2C	0x1C66    ADDS	R6, R4, #1
; p2 end address is: 16 (R4)
; p2 start address is: 24 (R6)
;__Lib_MmcFat16.c, 227 :: 		
; i start address is: 8 (R2)
0x0B2E	0x2200    MOVS	R2, #0
; d end address is: 0 (R0)
; p1 end address is: 4 (R1)
; i end address is: 8 (R2)
; f16d end address is: 12 (R3)
; p2 end address is: 24 (R6)
0x0B30	0x4605    MOV	R5, R0
0x0B32	0x460C    MOV	R4, R1
0x0B34	0xB291    UXTH	R1, R2
L___Lib_MmcFat16_f16_DirentToDir41:
; i start address is: 4 (R1)
; p2 start address is: 24 (R6)
; p1 start address is: 16 (R4)
; f16d start address is: 12 (R3)
; d start address is: 20 (R5)
0x0B36	0x2903    CMP	R1, #3
0x0B38	0xD20A    BCS	L___Lib_MmcFat16_f16_DirentToDir42
;__Lib_MmcFat16.c, 229 :: 		
0x0B3A	0x7822    LDRB	R2, [R4, #0]
0x0B3C	0x2A20    CMP	R2, #32
0x0B3E	0xD100    BNE	L___Lib_MmcFat16_f16_DirentToDir44
; p1 end address is: 16 (R4)
; i end address is: 4 (R1)
0x0B40	0xE006    B	L___Lib_MmcFat16_f16_DirentToDir42
L___Lib_MmcFat16_f16_DirentToDir44:
;__Lib_MmcFat16.c, 230 :: 		
; i start address is: 4 (R1)
; p1 start address is: 16 (R4)
0x0B42	0x7822    LDRB	R2, [R4, #0]
0x0B44	0x7032    STRB	R2, [R6, #0]
0x0B46	0x1C76    ADDS	R6, R6, #1
0x0B48	0x1C64    ADDS	R4, R4, #1
;__Lib_MmcFat16.c, 227 :: 		
0x0B4A	0x1C49    ADDS	R1, R1, #1
0x0B4C	0xB289    UXTH	R1, R1
;__Lib_MmcFat16.c, 231 :: 		
; p1 end address is: 16 (R4)
; i end address is: 4 (R1)
0x0B4E	0xE7F2    B	L___Lib_MmcFat16_f16_DirentToDir41
L___Lib_MmcFat16_f16_DirentToDir42:
;__Lib_MmcFat16.c, 232 :: 		
0x0B50	0x4630    MOV	R0, R6
; p2 end address is: 24 (R6)
; d end address is: 20 (R5)
0x0B52	0x461E    MOV	R6, R3
0x0B54	0xE002    B	L___Lib_MmcFat16_f16_DirentToDir40
; f16d end address is: 12 (R3)
L___Lib_MmcFat16_f16_DirentToDir417:
;__Lib_MmcFat16.c, 224 :: 		
0x0B56	0x461E    MOV	R6, R3
0x0B58	0x4605    MOV	R5, R0
0x0B5A	0x4620    MOV	R0, R4
;__Lib_MmcFat16.c, 232 :: 		
L___Lib_MmcFat16_f16_DirentToDir40:
;__Lib_MmcFat16.c, 233 :: 		
; f16d start address is: 24 (R6)
; d start address is: 20 (R5)
; p2 start address is: 0 (R0)
0x0B5C	0x2200    MOVS	R2, #0
0x0B5E	0x7002    STRB	R2, [R0, #0]
; p2 end address is: 0 (R0)
;__Lib_MmcFat16.c, 235 :: 		
0x0B60	0xF205030D  ADDW	R3, R5, #13
0x0B64	0xF206020B  ADDW	R2, R6, #11
0x0B68	0x7812    LDRB	R2, [R2, #0]
0x0B6A	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 236 :: 		
0x0B6C	0xF205021C  ADDW	R2, R5, #28
0x0B70	0x9201    STR	R2, [SP, #4]
0x0B72	0xF206021C  ADDW	R2, R6, #28
0x0B76	0x4610    MOV	R0, R2
0x0B78	0xF000FE3C  BL	__Lib_MmcFat16_f16_toLong+0
0x0B7C	0x9A01    LDR	R2, [SP, #4]
0x0B7E	0x6010    STR	R0, [R2, #0]
;__Lib_MmcFat16.c, 237 :: 		
0x0B80	0xF2050220  ADDW	R2, R5, #32
0x0B84	0x9201    STR	R2, [SP, #4]
0x0B86	0xF206021A  ADDW	R2, R6, #26
0x0B8A	0x4610    MOV	R0, R2
0x0B8C	0xF000F976  BL	__Lib_MmcFat16_f16_toInt+0
0x0B90	0x9A01    LDR	R2, [SP, #4]
0x0B92	0x8010    STRH	R0, [R2, #0]
;__Lib_MmcFat16.c, 240 :: 		
0x0B94	0xF206020E  ADDW	R2, R6, #14
0x0B98	0x7813    LDRB	R3, [R2, #0]
0x0B9A	0x1C52    ADDS	R2, R2, #1
0x0B9C	0x7812    LDRB	R2, [R2, #0]
0x0B9E	0x0212    LSLS	R2, R2, #8
0x0BA0	0xB292    UXTH	R2, R2
0x0BA2	0x189C    ADDS	R4, R3, R2
0x0BA4	0xB2A4    UXTH	R4, R4
; i start address is: 0 (R0)
0x0BA6	0xB2A0    UXTH	R0, R4
;__Lib_MmcFat16.c, 241 :: 		
0x0BA8	0xF205020E  ADDW	R2, R5, #14
0x0BAC	0x1CD3    ADDS	R3, R2, #3
0x0BAE	0x0AE2    LSRS	R2, R4, #11
0x0BB0	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 242 :: 		
0x0BB2	0xF205020E  ADDW	R2, R5, #14
0x0BB6	0x1D13    ADDS	R3, R2, #4
0x0BB8	0x0942    LSRS	R2, R0, #5
0x0BBA	0xB292    UXTH	R2, R2
0x0BBC	0xF002023F  AND	R2, R2, #63
0x0BC0	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 243 :: 		
0x0BC2	0xF205020E  ADDW	R2, R5, #14
0x0BC6	0x1D53    ADDS	R3, R2, #5
0x0BC8	0xF000021F  AND	R2, R0, #31
0x0BCC	0xB292    UXTH	R2, R2
; i end address is: 0 (R0)
0x0BCE	0x0052    LSLS	R2, R2, #1
0x0BD0	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 246 :: 		
0x0BD2	0xF2060210  ADDW	R2, R6, #16
0x0BD6	0x7813    LDRB	R3, [R2, #0]
0x0BD8	0x1C52    ADDS	R2, R2, #1
0x0BDA	0x7812    LDRB	R2, [R2, #0]
0x0BDC	0x0212    LSLS	R2, R2, #8
0x0BDE	0xB292    UXTH	R2, R2
0x0BE0	0x189C    ADDS	R4, R3, R2
0x0BE2	0xB2A4    UXTH	R4, R4
; i start address is: 0 (R0)
0x0BE4	0xB2A0    UXTH	R0, R4
;__Lib_MmcFat16.c, 247 :: 		
0x0BE6	0xF205020E  ADDW	R2, R5, #14
0x0BEA	0x1C93    ADDS	R3, R2, #2
0x0BEC	0xF004021F  AND	R2, R4, #31
0x0BF0	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 248 :: 		
0x0BF2	0xF205020E  ADDW	R2, R5, #14
0x0BF6	0x1C53    ADDS	R3, R2, #1
0x0BF8	0x0942    LSRS	R2, R0, #5
0x0BFA	0xB292    UXTH	R2, R2
0x0BFC	0xF002020F  AND	R2, R2, #15
0x0C00	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 249 :: 		
0x0C02	0xF205030E  ADDW	R3, R5, #14
0x0C06	0x0A42    LSRS	R2, R0, #9
; i end address is: 0 (R0)
0x0C08	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 252 :: 		
0x0C0A	0xF2060216  ADDW	R2, R6, #22
0x0C0E	0x7813    LDRB	R3, [R2, #0]
0x0C10	0x1C52    ADDS	R2, R2, #1
0x0C12	0x7812    LDRB	R2, [R2, #0]
0x0C14	0x0212    LSLS	R2, R2, #8
0x0C16	0xB292    UXTH	R2, R2
0x0C18	0x189C    ADDS	R4, R3, R2
0x0C1A	0xB2A4    UXTH	R4, R4
; i start address is: 0 (R0)
0x0C1C	0xB2A0    UXTH	R0, R4
;__Lib_MmcFat16.c, 253 :: 		
0x0C1E	0xF2050214  ADDW	R2, R5, #20
0x0C22	0x1CD3    ADDS	R3, R2, #3
0x0C24	0x0AE2    LSRS	R2, R4, #11
0x0C26	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 254 :: 		
0x0C28	0xF2050214  ADDW	R2, R5, #20
0x0C2C	0x1D13    ADDS	R3, R2, #4
0x0C2E	0x0942    LSRS	R2, R0, #5
0x0C30	0xB292    UXTH	R2, R2
0x0C32	0xF002023F  AND	R2, R2, #63
0x0C36	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 255 :: 		
0x0C38	0xF2050214  ADDW	R2, R5, #20
0x0C3C	0x1D53    ADDS	R3, R2, #5
0x0C3E	0xF000021F  AND	R2, R0, #31
0x0C42	0xB292    UXTH	R2, R2
; i end address is: 0 (R0)
0x0C44	0x0052    LSLS	R2, R2, #1
0x0C46	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 258 :: 		
0x0C48	0xF2060218  ADDW	R2, R6, #24
; f16d end address is: 24 (R6)
0x0C4C	0x7813    LDRB	R3, [R2, #0]
0x0C4E	0x1C52    ADDS	R2, R2, #1
0x0C50	0x7812    LDRB	R2, [R2, #0]
0x0C52	0x0212    LSLS	R2, R2, #8
0x0C54	0xB292    UXTH	R2, R2
0x0C56	0x189C    ADDS	R4, R3, R2
0x0C58	0xB2A4    UXTH	R4, R4
; i start address is: 0 (R0)
0x0C5A	0xB2A0    UXTH	R0, R4
;__Lib_MmcFat16.c, 259 :: 		
0x0C5C	0xF2050214  ADDW	R2, R5, #20
0x0C60	0x1C93    ADDS	R3, R2, #2
0x0C62	0xF004021F  AND	R2, R4, #31
0x0C66	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 260 :: 		
0x0C68	0xF2050214  ADDW	R2, R5, #20
0x0C6C	0x1C53    ADDS	R3, R2, #1
0x0C6E	0x0942    LSRS	R2, R0, #5
0x0C70	0xB292    UXTH	R2, R2
0x0C72	0xF002020F  AND	R2, R2, #15
0x0C76	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 261 :: 		
0x0C78	0xF2050314  ADDW	R3, R5, #20
; d end address is: 20 (R5)
0x0C7C	0x0A42    LSRS	R2, R0, #9
; i end address is: 0 (R0)
0x0C7E	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 262 :: 		
L_end_f16_DirentToDir:
0x0C80	0xF8DDE000  LDR	LR, [SP, #0]
0x0C84	0xB002    ADD	SP, SP, #8
0x0C86	0x4770    BX	LR
; end of __Lib_MmcFat16_f16_DirentToDir
__Lib_MmcFat16_mkNod:
;__Lib_MmcFat16.c, 795 :: 		
0x153C	0xB087    SUB	SP, SP, #28
0x153E	0xF8CDE000  STR	LR, [SP, #0]
0x1542	0x9004    STR	R0, [SP, #16]
0x1544	0x9105    STR	R1, [SP, #20]
0x1546	0x9206    STR	R2, [SP, #24]
;__Lib_MmcFat16.c, 804 :: 		
0x1548	0x9B04    LDR	R3, [SP, #16]
0x154A	0x331A    ADDS	R3, #26
0x154C	0x4618    MOV	R0, R3
0x154E	0xF7FFFC95  BL	__Lib_MmcFat16_f16_toInt+0
0x1552	0x9B06    LDR	R3, [SP, #24]
0x1554	0x8018    STRH	R0, [R3, #0]
;__Lib_MmcFat16.c, 805 :: 		
0x1556	0x9B06    LDR	R3, [SP, #24]
0x1558	0x881B    LDRH	R3, [R3, #0]
0x155A	0xB9B3    CBNZ	R3, L___Lib_MmcFat16_mkNod118
;__Lib_MmcFat16.c, 807 :: 		
0x155C	0xF7FFF8B8  BL	__Lib_MmcFat16_getFatFreeCluster+0
0x1560	0x9B06    LDR	R3, [SP, #24]
0x1562	0x8018    STRH	R0, [R3, #0]
;__Lib_MmcFat16.c, 809 :: 		
0x1564	0x9B06    LDR	R3, [SP, #24]
0x1566	0x881C    LDRH	R4, [R3, #0]
0x1568	0xF64F73FF  MOVW	R3, #65535
0x156C	0x429C    CMP	R4, R3
0x156E	0xD105    BNE	L___Lib_MmcFat16_mkNod119
;__Lib_MmcFat16.c, 811 :: 		
0x1570	0x2404    MOVS	R4, #4
0x1572	0x4B67    LDR	R3, [PC, #412]
0x1574	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 812 :: 		
0x1576	0x20FF    MOVS	R0, #-1
0x1578	0xB240    SXTB	R0, R0
0x157A	0xE0C5    B	L_end_mkNod
;__Lib_MmcFat16.c, 813 :: 		
L___Lib_MmcFat16_mkNod119:
;__Lib_MmcFat16.c, 816 :: 		
0x157C	0x9B06    LDR	R3, [SP, #24]
0x157E	0x881B    LDRH	R3, [R3, #0]
0x1580	0xF64F71FF  MOVW	R1, #65535
0x1584	0xB298    UXTH	R0, R3
0x1586	0xF7FFF941  BL	__Lib_MmcFat16_putFatEntry+0
;__Lib_MmcFat16.c, 817 :: 		
L___Lib_MmcFat16_mkNod118:
;__Lib_MmcFat16.c, 820 :: 		
0x158A	0x9B06    LDR	R3, [SP, #24]
0x158C	0x881B    LDRH	R3, [R3, #0]
0x158E	0x1E9C    SUBS	R4, R3, #2
0x1590	0x4B60    LDR	R3, [PC, #384]
0x1592	0x881B    LDRH	R3, [R3, #0]
0x1594	0x435C    MULS	R4, R3, R4
0x1596	0x4B60    LDR	R3, [PC, #384]
0x1598	0x681B    LDR	R3, [R3, #0]
0x159A	0x191C    ADDS	R4, R3, R4
0x159C	0x9B05    LDR	R3, [SP, #20]
0x159E	0x601C    STR	R4, [R3, #0]
;__Lib_MmcFat16.c, 823 :: 		
0x15A0	0x4B5E    LDR	R3, [PC, #376]
0x15A2	0x681C    LDR	R4, [R3, #0]
0x15A4	0x4B5E    LDR	R3, [PC, #376]
0x15A6	0x681B    LDR	R3, [R3, #0]
0x15A8	0x42A3    CMP	R3, R4
0x15AA	0xD104    BNE	L___Lib_MmcFat16_mkNod120
;__Lib_MmcFat16.c, 824 :: 		
0x15AC	0x4B5D    LDR	R3, [PC, #372]
0x15AE	0x881B    LDRH	R3, [R3, #0]
0x15B0	0xF8AD300A  STRH	R3, [SP, #10]
0x15B4	0xE006    B	L___Lib_MmcFat16_mkNod121
L___Lib_MmcFat16_mkNod120:
;__Lib_MmcFat16.c, 826 :: 		
0x15B6	0x4B5C    LDR	R3, [PC, #368]
0x15B8	0x881C    LDRH	R4, [R3, #0]
0x15BA	0x4B56    LDR	R3, [PC, #344]
0x15BC	0x881B    LDRH	R3, [R3, #0]
0x15BE	0x4363    MULS	R3, R4, R3
0x15C0	0xF8AD300A  STRH	R3, [SP, #10]
L___Lib_MmcFat16_mkNod121:
;__Lib_MmcFat16.c, 829 :: 		
0x15C4	0x4B56    LDR	R3, [PC, #344]
0x15C6	0x681B    LDR	R3, [R3, #0]
0x15C8	0x9303    STR	R3, [SP, #12]
;__Lib_MmcFat16.c, 830 :: 		
; free start address is: 0 (R0)
0x15CA	0x4858    LDR	R0, [PC, #352]
;__Lib_MmcFat16.c, 832 :: 		
0x15CC	0x9001    STR	R0, [SP, #4]
0x15CE	0x9803    LDR	R0, [SP, #12]
0x15D0	0xF7FEFF3E  BL	_Mmc_Multi_Read_Start+0
;__Lib_MmcFat16.c, 833 :: 		
0x15D4	0x2401    MOVS	R4, #1
0x15D6	0x4B56    LDR	R3, [PC, #344]
0x15D8	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 834 :: 		
0x15DA	0x4854    LDR	R0, [PC, #336]
0x15DC	0xF7FFF8EA  BL	_Mmc_Multi_Read_Sector+0
0x15E0	0x9801    LDR	R0, [SP, #4]
;__Lib_MmcFat16.c, 835 :: 		
0x15E2	0x2300    MOVS	R3, #0
0x15E4	0xF8AD3008  STRH	R3, [SP, #8]
; free end address is: 0 (R0)
0x15E8	0x4601    MOV	R1, R0
L___Lib_MmcFat16_mkNod122:
; free start address is: 4 (R1)
0x15EA	0xF8BD400A  LDRH	R4, [SP, #10]
0x15EE	0xF8BD3008  LDRH	R3, [SP, #8]
0x15F2	0x42A3    CMP	R3, R4
0x15F4	0xF080807A  BCS	L___Lib_MmcFat16_mkNod123
;__Lib_MmcFat16.c, 838 :: 		
0x15F8	0x780B    LDRB	R3, [R1, #0]
0x15FA	0x2BE5    CMP	R3, #229
0x15FC	0xD003    BEQ	L___Lib_MmcFat16_mkNod435
0x15FE	0x780B    LDRB	R3, [R1, #0]
0x1600	0x2B20    CMP	R3, #32
0x1602	0xD300    BCC	L___Lib_MmcFat16_mkNod434
0x1604	0xE05A    B	L___Lib_MmcFat16_mkNod127
L___Lib_MmcFat16_mkNod435:
L___Lib_MmcFat16_mkNod434:
;__Lib_MmcFat16.c, 840 :: 		
0x1606	0x9101    STR	R1, [SP, #4]
0x1608	0xF7FFFA0E  BL	_Mmc_Multi_Read_Stop+0
0x160C	0x9901    LDR	R1, [SP, #4]
0x160E	0xB128    CBZ	R0, L___Lib_MmcFat16_mkNod128
; free end address is: 4 (R1)
;__Lib_MmcFat16.c, 842 :: 		
0x1610	0x2410    MOVS	R4, #16
0x1612	0x4B3F    LDR	R3, [PC, #252]
0x1614	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 843 :: 		
0x1616	0x20FF    MOVS	R0, #-1
0x1618	0xB240    SXTB	R0, R0
0x161A	0xE075    B	L_end_mkNod
;__Lib_MmcFat16.c, 844 :: 		
L___Lib_MmcFat16_mkNod128:
;__Lib_MmcFat16.c, 847 :: 		
; free start address is: 4 (R1)
0x161C	0x9101    STR	R1, [SP, #4]
0x161E	0x2220    MOVS	R2, #32
0x1620	0xB212    SXTH	R2, R2
0x1622	0x4608    MOV	R0, R1
0x1624	0x9904    LDR	R1, [SP, #16]
0x1626	0xF000FA27  BL	_memcpy+0
0x162A	0x9901    LDR	R1, [SP, #4]
;__Lib_MmcFat16.c, 848 :: 		
0x162C	0xF201041A  ADDW	R4, R1, #26
0x1630	0x9B06    LDR	R3, [SP, #24]
0x1632	0x881B    LDRH	R3, [R3, #0]
0x1634	0xF00303FF  AND	R3, R3, #255
0x1638	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 849 :: 		
0x163A	0xF201031A  ADDW	R3, R1, #26
0x163E	0x1C5C    ADDS	R4, R3, #1
0x1640	0x9B06    LDR	R3, [SP, #24]
0x1642	0x881B    LDRH	R3, [R3, #0]
0x1644	0x0A1B    LSRS	R3, R3, #8
0x1646	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 852 :: 		
0x1648	0xF201040E  ADDW	R4, R1, #14
0x164C	0x4B39    LDR	R3, [PC, #228]
0x164E	0x781B    LDRB	R3, [R3, #0]
0x1650	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 853 :: 		
0x1652	0xF201030E  ADDW	R3, R1, #14
0x1656	0x1C5C    ADDS	R4, R3, #1
0x1658	0x4E37    LDR	R6, [PC, #220]
0x165A	0x7833    LDRB	R3, [R6, #0]
0x165C	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 854 :: 		
0x165E	0xF2010410  ADDW	R4, R1, #16
0x1662	0x4B36    LDR	R3, [PC, #216]
0x1664	0x781B    LDRB	R3, [R3, #0]
0x1666	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 855 :: 		
0x1668	0xF2010310  ADDW	R3, R1, #16
0x166C	0x1C5C    ADDS	R4, R3, #1
0x166E	0x4D34    LDR	R5, [PC, #208]
0x1670	0x782B    LDRB	R3, [R5, #0]
0x1672	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 858 :: 		
0x1674	0xF2010416  ADDW	R4, R1, #22
0x1678	0x4B2E    LDR	R3, [PC, #184]
0x167A	0x781B    LDRB	R3, [R3, #0]
0x167C	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 859 :: 		
0x167E	0xF2010316  ADDW	R3, R1, #22
0x1682	0x1C5C    ADDS	R4, R3, #1
0x1684	0x4633    MOV	R3, R6
0x1686	0x781B    LDRB	R3, [R3, #0]
0x1688	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 860 :: 		
0x168A	0xF2010418  ADDW	R4, R1, #24
0x168E	0x4B2B    LDR	R3, [PC, #172]
0x1690	0x781B    LDRB	R3, [R3, #0]
0x1692	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 861 :: 		
0x1694	0xF2010318  ADDW	R3, R1, #24
; free end address is: 4 (R1)
0x1698	0x1C5C    ADDS	R4, R3, #1
0x169A	0x462B    MOV	R3, R5
0x169C	0x781B    LDRB	R3, [R3, #0]
0x169E	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 863 :: 		
0x16A0	0x4922    LDR	R1, [PC, #136]
0x16A2	0x9803    LDR	R0, [SP, #12]
0x16A4	0xF7FEFE72  BL	_Mmc_Write_Sector+0
0x16A8	0xB128    CBZ	R0, L___Lib_MmcFat16_mkNod129
;__Lib_MmcFat16.c, 865 :: 		
0x16AA	0x2405    MOVS	R4, #5
0x16AC	0x4B18    LDR	R3, [PC, #96]
0x16AE	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 866 :: 		
0x16B0	0x20FF    MOVS	R0, #-1
0x16B2	0xB240    SXTB	R0, R0
0x16B4	0xE028    B	L_end_mkNod
;__Lib_MmcFat16.c, 867 :: 		
L___Lib_MmcFat16_mkNod129:
;__Lib_MmcFat16.c, 869 :: 		
0x16B6	0x2000    MOVS	R0, #0
0x16B8	0xB240    SXTB	R0, R0
0x16BA	0xE025    B	L_end_mkNod
;__Lib_MmcFat16.c, 870 :: 		
L___Lib_MmcFat16_mkNod127:
;__Lib_MmcFat16.c, 871 :: 		
; free start address is: 4 (R1)
0x16BC	0xF2010420  ADDW	R4, R1, #32
; free end address is: 4 (R1)
; free start address is: 28 (R7)
0x16C0	0x4627    MOV	R7, R4
;__Lib_MmcFat16.c, 872 :: 		
0x16C2	0x4B20    LDR	R3, [PC, #128]
0x16C4	0x681B    LDR	R3, [R3, #0]
0x16C6	0x429C    CMP	R4, R3
0x16C8	0xD109    BNE	L___Lib_MmcFat16_mkNod436
; free end address is: 28 (R7)
;__Lib_MmcFat16.c, 874 :: 		
0x16CA	0x9B03    LDR	R3, [SP, #12]
0x16CC	0x1C5B    ADDS	R3, R3, #1
0x16CE	0x9303    STR	R3, [SP, #12]
;__Lib_MmcFat16.c, 875 :: 		
; free start address is: 28 (R7)
0x16D0	0x4F16    LDR	R7, [PC, #88]
;__Lib_MmcFat16.c, 876 :: 		
0x16D2	0x9701    STR	R7, [SP, #4]
0x16D4	0x4815    LDR	R0, [PC, #84]
0x16D6	0xF7FFF86D  BL	_Mmc_Multi_Read_Sector+0
; free end address is: 28 (R7)
0x16DA	0x9F01    LDR	R7, [SP, #4]
;__Lib_MmcFat16.c, 877 :: 		
0x16DC	0xE7FF    B	L___Lib_MmcFat16_mkNod130
L___Lib_MmcFat16_mkNod436:
;__Lib_MmcFat16.c, 872 :: 		
;__Lib_MmcFat16.c, 877 :: 		
L___Lib_MmcFat16_mkNod130:
;__Lib_MmcFat16.c, 835 :: 		
; free start address is: 28 (R7)
0x16DE	0xF8BD3008  LDRH	R3, [SP, #8]
0x16E2	0x1C5B    ADDS	R3, R3, #1
0x16E4	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_MmcFat16.c, 878 :: 		
0x16E8	0x4639    MOV	R1, R7
; free end address is: 28 (R7)
0x16EA	0xE77E    B	L___Lib_MmcFat16_mkNod122
L___Lib_MmcFat16_mkNod123:
;__Lib_MmcFat16.c, 880 :: 		
0x16EC	0xF7FFF99C  BL	_Mmc_Multi_Read_Stop+0
0x16F0	0xB128    CBZ	R0, L___Lib_MmcFat16_mkNod131
;__Lib_MmcFat16.c, 882 :: 		
0x16F2	0x2410    MOVS	R4, #16
0x16F4	0x4B06    LDR	R3, [PC, #24]
0x16F6	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 883 :: 		
0x16F8	0x20FF    MOVS	R0, #-1
0x16FA	0xB240    SXTB	R0, R0
0x16FC	0xE004    B	L_end_mkNod
;__Lib_MmcFat16.c, 884 :: 		
L___Lib_MmcFat16_mkNod131:
;__Lib_MmcFat16.c, 887 :: 		
0x16FE	0x2406    MOVS	R4, #6
0x1700	0x4B03    LDR	R3, [PC, #12]
0x1702	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 888 :: 		
0x1704	0x20FF    MOVS	R0, #-1
0x1706	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 889 :: 		
L_end_mkNod:
0x1708	0xF8DDE000  LDR	LR, [SP, #0]
0x170C	0xB007    ADD	SP, SP, #28
0x170E	0x4770    BX	LR
0x1710	0x06F12000  	___f16_errno+0
0x1714	0x06D62000  	__Lib_MmcFat16_f16_boot+2
0x1718	0x06E82000  	__Lib_MmcFat16_f16_boot+20
0x171C	0x06E42000  	__Lib_MmcFat16_f16_boot+16
0x1720	0x06F42000  	__Lib_MmcFat16_f16_currentDir+0
0x1724	0x06DC2000  	__Lib_MmcFat16_f16_boot+8
0x1728	0x070E2000  	__Lib_MmcFat16_f16_dirEntryPerSect+0
0x172C	0x04502000  	_f16_sector+0
0x1730	0x06502000  	_f16_sector+512
0x1734	0x070A2000  	__Lib_MmcFat16_f16_time+0
0x1738	0x070B2000  	__Lib_MmcFat16_f16_time+1
0x173C	0x070C2000  	__Lib_MmcFat16_f16_date+0
0x1740	0x070D2000  	__Lib_MmcFat16_f16_date+1
0x1744	0x06EC2000  	__Lib_MmcFat16_f16_sectBuffEnd+0
; end of __Lib_MmcFat16_mkNod
__Lib_MmcFat16_getFatFreeCluster:
;__Lib_MmcFat16.c, 505 :: 		
0x06D0	0xB083    SUB	SP, SP, #12
0x06D2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 514 :: 		
0x06D6	0x4A30    LDR	R2, [PC, #192]
0x06D8	0x8811    LDRH	R1, [R2, #0]
0x06DA	0x4830    LDR	R0, [PC, #192]
0x06DC	0x8800    LDRH	R0, [R0, #0]
0x06DE	0x4348    MULS	R0, R1, R0
0x06E0	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_MmcFat16.c, 516 :: 		
0x06E4	0x2002    MOVS	R0, #2
0x06E6	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_MmcFat16.c, 518 :: 		
0x06EA	0x4610    MOV	R0, R2
0x06EC	0x8801    LDRH	R1, [R0, #0]
0x06EE	0xF2400002  MOVW	R0, #2
0x06F2	0xFBB0F0F1  UDIV	R0, R0, R1
0x06F6	0xB280    UXTH	R0, R0
; s start address is: 4 (R1)
0x06F8	0xB281    UXTH	R1, R0
;__Lib_MmcFat16.c, 519 :: 		
0x06FA	0x4829    LDR	R0, [PC, #164]
0x06FC	0x6800    LDR	R0, [R0, #0]
0x06FE	0x180B    ADDS	R3, R1, R0
; s end address is: 4 (R1)
;__Lib_MmcFat16.c, 521 :: 		
0x0700	0x4610    MOV	R0, R2
0x0702	0x8802    LDRH	R2, [R0, #0]
0x0704	0xF2400102  MOVW	R1, #2
0x0708	0xFBB1F0F2  UDIV	R0, R1, R2
0x070C	0xFB021010  MLS	R0, R2, R0, R1
0x0710	0xB280    UXTH	R0, R0
;__Lib_MmcFat16.c, 522 :: 		
0x0712	0x0041    LSLS	R1, R0, #1
0x0714	0xB289    UXTH	R1, R1
;__Lib_MmcFat16.c, 524 :: 		
0x0716	0x4823    LDR	R0, [PC, #140]
0x0718	0x1840    ADDS	R0, R0, R1
0x071A	0x9002    STR	R0, [SP, #8]
;__Lib_MmcFat16.c, 526 :: 		
0x071C	0x4618    MOV	R0, R3
0x071E	0xF7FFFE97  BL	_Mmc_Multi_Read_Start+0
;__Lib_MmcFat16.c, 527 :: 		
0x0722	0x2101    MOVS	R1, #1
0x0724	0x4820    LDR	R0, [PC, #128]
0x0726	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 528 :: 		
0x0728	0x481E    LDR	R0, [PC, #120]
0x072A	0xF000F843  BL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 529 :: 		
L___Lib_MmcFat16_getFatFreeCluster76:
0x072E	0xF8BD1004  LDRH	R1, [SP, #4]
0x0732	0xF8BD0006  LDRH	R0, [SP, #6]
0x0736	0x4288    CMP	R0, R1
0x0738	0xD215    BCS	L___Lib_MmcFat16_getFatFreeCluster77
;__Lib_MmcFat16.c, 531 :: 		
0x073A	0x9802    LDR	R0, [SP, #8]
0x073C	0x8800    LDRH	R0, [R0, #0]
0x073E	0xB900    CBNZ	R0, L___Lib_MmcFat16_getFatFreeCluster78
;__Lib_MmcFat16.c, 532 :: 		
0x0740	0xE011    B	L___Lib_MmcFat16_getFatFreeCluster77
L___Lib_MmcFat16_getFatFreeCluster78:
;__Lib_MmcFat16.c, 534 :: 		
0x0742	0x9802    LDR	R0, [SP, #8]
0x0744	0x1C81    ADDS	R1, R0, #2
0x0746	0x9102    STR	R1, [SP, #8]
;__Lib_MmcFat16.c, 535 :: 		
0x0748	0xF8BD0006  LDRH	R0, [SP, #6]
0x074C	0x1C40    ADDS	R0, R0, #1
0x074E	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_MmcFat16.c, 537 :: 		
0x0752	0x4816    LDR	R0, [PC, #88]
0x0754	0x6800    LDR	R0, [R0, #0]
0x0756	0x4281    CMP	R1, R0
0x0758	0xD104    BNE	L___Lib_MmcFat16_getFatFreeCluster79
;__Lib_MmcFat16.c, 539 :: 		
0x075A	0x4812    LDR	R0, [PC, #72]
0x075C	0x9002    STR	R0, [SP, #8]
;__Lib_MmcFat16.c, 540 :: 		
0x075E	0x4811    LDR	R0, [PC, #68]
0x0760	0xF000F828  BL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 541 :: 		
L___Lib_MmcFat16_getFatFreeCluster79:
;__Lib_MmcFat16.c, 542 :: 		
0x0764	0xE7E3    B	L___Lib_MmcFat16_getFatFreeCluster76
L___Lib_MmcFat16_getFatFreeCluster77:
;__Lib_MmcFat16.c, 544 :: 		
0x0766	0xF000F95F  BL	_Mmc_Multi_Read_Stop+0
0x076A	0xB128    CBZ	R0, L___Lib_MmcFat16_getFatFreeCluster80
;__Lib_MmcFat16.c, 546 :: 		
0x076C	0x2110    MOVS	R1, #16
0x076E	0x4810    LDR	R0, [PC, #64]
0x0770	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 547 :: 		
0x0772	0xF64F70FF  MOVW	R0, #65535
0x0776	0xE00A    B	L_end_getFatFreeCluster
;__Lib_MmcFat16.c, 548 :: 		
L___Lib_MmcFat16_getFatFreeCluster80:
;__Lib_MmcFat16.c, 550 :: 		
0x0778	0xF8BD1004  LDRH	R1, [SP, #4]
0x077C	0xF8BD0006  LDRH	R0, [SP, #6]
0x0780	0x4288    CMP	R0, R1
0x0782	0xD102    BNE	L___Lib_MmcFat16_getFatFreeCluster81
;__Lib_MmcFat16.c, 551 :: 		
0x0784	0xF64F70FF  MOVW	R0, #65535
0x0788	0xE001    B	L_end_getFatFreeCluster
L___Lib_MmcFat16_getFatFreeCluster81:
;__Lib_MmcFat16.c, 553 :: 		
0x078A	0xF8BD0006  LDRH	R0, [SP, #6]
;__Lib_MmcFat16.c, 554 :: 		
L_end_getFatFreeCluster:
0x078E	0xF8DDE000  LDR	LR, [SP, #0]
0x0792	0xB003    ADD	SP, SP, #12
0x0794	0x4770    BX	LR
0x0796	0xBF00    NOP
0x0798	0x07102000  	__Lib_MmcFat16_f16_clustPerSect+0
0x079C	0x06DE2000  	__Lib_MmcFat16_f16_boot+10
0x07A0	0x06E02000  	__Lib_MmcFat16_f16_boot+12
0x07A4	0x04502000  	_f16_sector+0
0x07A8	0x06502000  	_f16_sector+512
0x07AC	0x06EC2000  	__Lib_MmcFat16_f16_sectBuffEnd+0
0x07B0	0x06F12000  	___f16_errno+0
; end of __Lib_MmcFat16_getFatFreeCluster
__Lib_MmcFat16_putFatEntry:
;__Lib_MmcFat16.c, 456 :: 		
; c start address is: 0 (R0)
0x080C	0xB085    SUB	SP, SP, #20
0x080E	0xF8CDE000  STR	LR, [SP, #0]
0x0812	0xF8AD1010  STRH	R1, [SP, #16]
0x0816	0xB281    UXTH	R1, R0
; c end address is: 0 (R0)
; c start address is: 4 (R1)
;__Lib_MmcFat16.c, 463 :: 		
0x0818	0x4A30    LDR	R2, [PC, #192]
0x081A	0x8812    LDRH	R2, [R2, #0]
0x081C	0xFBB1F2F2  UDIV	R2, R1, R2
0x0820	0xB292    UXTH	R2, R2
0x0822	0x9203    STR	R2, [SP, #12]
;__Lib_MmcFat16.c, 464 :: 		
0x0824	0x4A2E    LDR	R2, [PC, #184]
0x0826	0x6813    LDR	R3, [R2, #0]
0x0828	0x9A03    LDR	R2, [SP, #12]
0x082A	0x18D4    ADDS	R4, R2, R3
0x082C	0x9403    STR	R4, [SP, #12]
;__Lib_MmcFat16.c, 466 :: 		
0x082E	0x2301    MOVS	R3, #1
0x0830	0x4A2C    LDR	R2, [PC, #176]
0x0832	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 467 :: 		
0x0834	0xF8AD1004  STRH	R1, [SP, #4]
0x0838	0x492B    LDR	R1, [PC, #172]
0x083A	0x4620    MOV	R0, R4
0x083C	0xF001F83E  BL	_Mmc_Read_Sector+0
0x0840	0xF8BD1004  LDRH	R1, [SP, #4]
0x0844	0xB128    CBZ	R0, L___Lib_MmcFat16_putFatEntry70
; c end address is: 4 (R1)
;__Lib_MmcFat16.c, 469 :: 		
0x0846	0x2310    MOVS	R3, #16
0x0848	0x4A28    LDR	R2, [PC, #160]
0x084A	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 470 :: 		
0x084C	0xF64F70FF  MOVW	R0, #65535
0x0850	0xE040    B	L_end_putFatEntry
;__Lib_MmcFat16.c, 471 :: 		
L___Lib_MmcFat16_putFatEntry70:
;__Lib_MmcFat16.c, 474 :: 		
; c start address is: 4 (R1)
0x0852	0x4A22    LDR	R2, [PC, #136]
0x0854	0x8813    LDRH	R3, [R2, #0]
0x0856	0xFBB1F2F3  UDIV	R2, R1, R3
0x085A	0xFB031212  MLS	R2, R3, R2, R1
0x085E	0xB292    UXTH	R2, R2
; c end address is: 4 (R1)
;__Lib_MmcFat16.c, 475 :: 		
0x0860	0x0053    LSLS	R3, R2, #1
0x0862	0xB29B    UXTH	R3, R3
; o start address is: 0 (R0)
0x0864	0xB298    UXTH	R0, R3
;__Lib_MmcFat16.c, 478 :: 		
0x0866	0x4A20    LDR	R2, [PC, #128]
0x0868	0x18D3    ADDS	R3, R2, R3
0x086A	0xAC04    ADD	R4, SP, #16
0x086C	0x7822    LDRB	R2, [R4, #0]
0x086E	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 479 :: 		
0x0870	0x1C43    ADDS	R3, R0, #1
0x0872	0xB29B    UXTH	R3, R3
; o end address is: 0 (R0)
0x0874	0x4A1C    LDR	R2, [PC, #112]
0x0876	0x18D3    ADDS	R3, R2, R3
0x0878	0x1C62    ADDS	R2, R4, #1
0x087A	0x7812    LDRB	R2, [R2, #0]
0x087C	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 482 :: 		
0x087E	0x491A    LDR	R1, [PC, #104]
0x0880	0x9803    LDR	R0, [SP, #12]
0x0882	0xF7FFFD83  BL	_Mmc_Write_Sector+0
0x0886	0xB128    CBZ	R0, L___Lib_MmcFat16_putFatEntry71
;__Lib_MmcFat16.c, 484 :: 		
0x0888	0x2305    MOVS	R3, #5
0x088A	0x4A18    LDR	R2, [PC, #96]
0x088C	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 485 :: 		
0x088E	0xF64F70FF  MOVW	R0, #65535
0x0892	0xE01F    B	L_end_putFatEntry
;__Lib_MmcFat16.c, 486 :: 		
L___Lib_MmcFat16_putFatEntry71:
;__Lib_MmcFat16.c, 489 :: 		
0x0894	0x2201    MOVS	R2, #1
0x0896	0xF8AD2008  STRH	R2, [SP, #8]
L___Lib_MmcFat16_putFatEntry72:
0x089A	0x4A15    LDR	R2, [PC, #84]
0x089C	0x7813    LDRB	R3, [R2, #0]
0x089E	0xF8BD2008  LDRH	R2, [SP, #8]
0x08A2	0x429A    CMP	R2, R3
0x08A4	0xD215    BCS	L___Lib_MmcFat16_putFatEntry73
;__Lib_MmcFat16.c, 491 :: 		
0x08A6	0x4A13    LDR	R2, [PC, #76]
0x08A8	0x8813    LDRH	R3, [R2, #0]
0x08AA	0x9A03    LDR	R2, [SP, #12]
0x08AC	0x18D2    ADDS	R2, R2, R3
0x08AE	0x9203    STR	R2, [SP, #12]
;__Lib_MmcFat16.c, 492 :: 		
0x08B0	0x490D    LDR	R1, [PC, #52]
0x08B2	0x4610    MOV	R0, R2
0x08B4	0xF7FFFD6A  BL	_Mmc_Write_Sector+0
0x08B8	0xB128    CBZ	R0, L___Lib_MmcFat16_putFatEntry75
;__Lib_MmcFat16.c, 494 :: 		
0x08BA	0x2305    MOVS	R3, #5
0x08BC	0x4A0B    LDR	R2, [PC, #44]
0x08BE	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 495 :: 		
0x08C0	0xF64F70FF  MOVW	R0, #65535
0x08C4	0xE006    B	L_end_putFatEntry
;__Lib_MmcFat16.c, 496 :: 		
L___Lib_MmcFat16_putFatEntry75:
;__Lib_MmcFat16.c, 489 :: 		
0x08C6	0xF8BD2008  LDRH	R2, [SP, #8]
0x08CA	0x1C52    ADDS	R2, R2, #1
0x08CC	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_MmcFat16.c, 497 :: 		
0x08D0	0xE7E3    B	L___Lib_MmcFat16_putFatEntry72
L___Lib_MmcFat16_putFatEntry73:
;__Lib_MmcFat16.c, 499 :: 		
0x08D2	0x2000    MOVS	R0, #0
;__Lib_MmcFat16.c, 500 :: 		
L_end_putFatEntry:
0x08D4	0xF8DDE000  LDR	LR, [SP, #0]
0x08D8	0xB005    ADD	SP, SP, #20
0x08DA	0x4770    BX	LR
0x08DC	0x07102000  	__Lib_MmcFat16_f16_clustPerSect+0
0x08E0	0x06E02000  	__Lib_MmcFat16_f16_boot+12
0x08E4	0x06502000  	_f16_sector+512
0x08E8	0x04502000  	_f16_sector+0
0x08EC	0x06F12000  	___f16_errno+0
0x08F0	0x06DA2000  	__Lib_MmcFat16_f16_boot+6
0x08F4	0x06DE2000  	__Lib_MmcFat16_f16_boot+10
; end of __Lib_MmcFat16_putFatEntry
_Mmc_Write_Sector:
;__Lib_Mmc.c, 281 :: 		
; sector start address is: 0 (R0)
0x038C	0xB083    SUB	SP, SP, #12
0x038E	0xF8CDE000  STR	LR, [SP, #0]
0x0392	0x4603    MOV	R3, R0
0x0394	0x9102    STR	R1, [SP, #8]
; sector end address is: 0 (R0)
; sector start address is: 12 (R3)
;__Lib_Mmc.c, 285 :: 		
0x0396	0xF000FF31  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 287 :: 		
0x039A	0x4A2B    LDR	R2, [PC, #172]
0x039C	0x7812    LDRB	R2, [R2, #0]
0x039E	0x2A04    CMP	R2, #4
0x03A0	0xD101    BNE	L_Mmc_Write_Sector37
;__Lib_Mmc.c, 288 :: 		
; byte_start start address is: 0 (R0)
0x03A2	0x4618    MOV	R0, R3
; sector end address is: 12 (R3)
; byte_start end address is: 0 (R0)
0x03A4	0xE000    B	L_Mmc_Write_Sector38
L_Mmc_Write_Sector37:
;__Lib_Mmc.c, 290 :: 		
; sector start address is: 12 (R3)
0x03A6	0x0258    LSLS	R0, R3, #9
; sector end address is: 12 (R3)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L_Mmc_Write_Sector38:
;__Lib_Mmc.c, 293 :: 		
; byte_start start address is: 0 (R0)
0x03A8	0x22FF    MOVS	R2, #255
0x03AA	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x03AC	0x2018    MOVS	R0, #24
0x03AE	0xF000FEB9  BL	__Lib_Mmc_Mmc_Send_Command+0
0x03B2	0xB118    CBZ	R0, L_Mmc_Write_Sector39
;__Lib_Mmc.c, 295 :: 		
0x03B4	0xF000FF0E  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 296 :: 		
0x03B8	0x2001    MOVS	R0, #1
0x03BA	0xE040    B	L_end_Mmc_Write_Sector
;__Lib_Mmc.c, 297 :: 		
L_Mmc_Write_Sector39:
;__Lib_Mmc.c, 301 :: 		
0x03BC	0x20FF    MOVS	R0, #255
0x03BE	0x4C23    LDR	R4, [PC, #140]
0x03C0	0x6824    LDR	R4, [R4, #0]
0x03C2	0x47A0    BLX	R4
;__Lib_Mmc.c, 302 :: 		
0x03C4	0x20FF    MOVS	R0, #255
0x03C6	0x4C21    LDR	R4, [PC, #132]
0x03C8	0x6824    LDR	R4, [R4, #0]
0x03CA	0x47A0    BLX	R4
;__Lib_Mmc.c, 305 :: 		
0x03CC	0x20FE    MOVS	R0, #254
0x03CE	0x4C1F    LDR	R4, [PC, #124]
0x03D0	0x6824    LDR	R4, [R4, #0]
0x03D2	0x47A0    BLX	R4
;__Lib_Mmc.c, 308 :: 		
; i start address is: 0 (R0)
0x03D4	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L_Mmc_Write_Sector40:
; i start address is: 0 (R0)
0x03D6	0xF24012FF  MOVW	R2, #511
0x03DA	0x4290    CMP	R0, R2
0x03DC	0xD80F    BHI	L_Mmc_Write_Sector41
;__Lib_Mmc.c, 309 :: 		
0x03DE	0x9A02    LDR	R2, [SP, #8]
0x03E0	0x1812    ADDS	R2, R2, R0
0x03E2	0x7812    LDRB	R2, [R2, #0]
0x03E4	0xB2D4    UXTB	R4, R2
0x03E6	0xF8AD0004  STRH	R0, [SP, #4]
0x03EA	0xB2A0    UXTH	R0, R4
0x03EC	0x4C17    LDR	R4, [PC, #92]
0x03EE	0x6824    LDR	R4, [R4, #0]
0x03F0	0x47A0    BLX	R4
0x03F2	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_Mmc.c, 308 :: 		
0x03F6	0x1C42    ADDS	R2, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x03F8	0xB291    UXTH	R1, R2
;__Lib_Mmc.c, 310 :: 		
0x03FA	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x03FC	0xE7EB    B	L_Mmc_Write_Sector40
L_Mmc_Write_Sector41:
;__Lib_Mmc.c, 313 :: 		
0x03FE	0x20FF    MOVS	R0, #255
0x0400	0x4C12    LDR	R4, [PC, #72]
0x0402	0x6824    LDR	R4, [R4, #0]
0x0404	0x47A0    BLX	R4
;__Lib_Mmc.c, 314 :: 		
0x0406	0x20FF    MOVS	R0, #255
0x0408	0x4C10    LDR	R4, [PC, #64]
0x040A	0x6824    LDR	R4, [R4, #0]
0x040C	0x47A0    BLX	R4
;__Lib_Mmc.c, 317 :: 		
0x040E	0x20FF    MOVS	R0, #255
0x0410	0x4C0E    LDR	R4, [PC, #56]
0x0412	0x6824    LDR	R4, [R4, #0]
0x0414	0x47A0    BLX	R4
;__Lib_Mmc.c, 318 :: 		
0x0416	0xF000021F  AND	R2, R0, #31
0x041A	0xB292    UXTH	R2, R2
;__Lib_Mmc.c, 319 :: 		
0x041C	0x2A05    CMP	R2, #5
0x041E	0xD003    BEQ	L_Mmc_Write_Sector43
;__Lib_Mmc.c, 321 :: 		
0x0420	0xF000FED8  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 322 :: 		
0x0424	0x2002    MOVS	R0, #2
0x0426	0xE00A    B	L_end_Mmc_Write_Sector
;__Lib_Mmc.c, 323 :: 		
L_Mmc_Write_Sector43:
;__Lib_Mmc.c, 325 :: 		
L_Mmc_Write_Sector44:
0x0428	0x20FF    MOVS	R0, #255
0x042A	0x4C08    LDR	R4, [PC, #32]
0x042C	0x6824    LDR	R4, [R4, #0]
0x042E	0x47A0    BLX	R4
0x0430	0xF1B00FFF  CMP	R0, #255
0x0434	0xD000    BEQ	L_Mmc_Write_Sector45
;__Lib_Mmc.c, 326 :: 		
0x0436	0xE7F7    B	L_Mmc_Write_Sector44
L_Mmc_Write_Sector45:
;__Lib_Mmc.c, 328 :: 		
0x0438	0xF000FECC  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 331 :: 		
0x043C	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 332 :: 		
L_end_Mmc_Write_Sector:
0x043E	0xF8DDE000  LDR	LR, [SP, #0]
0x0442	0xB003    ADD	SP, SP, #12
0x0444	0x4770    BX	LR
0x0446	0xBF00    NOP
0x0448	0x023A2000  	__Lib_Mmc_cardType+0
0x044C	0x044C2000  	_SPI_Rd_Ptr+0
; end of _Mmc_Write_Sector
_applicationTask:
;Click_MP3_STM.c, 85 :: 		void applicationTask()
0x2F90	0xB081    SUB	SP, SP, #4
0x2F92	0xF8CDE000  STR	LR, [SP, #0]
;Click_MP3_STM.c, 87 :: 		Mmc_Fat_Reset(&file_size);
0x2F96	0x4838    LDR	R0, [PC, #224]
0x2F98	0xF7FFFE2E  BL	_Mmc_Fat_Reset+0
;Click_MP3_STM.c, 88 :: 		mikrobus_logWrite(" --- Play audio.",_LOG_LINE);
0x2F9C	0x4837    LDR	R0, [PC, #220]
0x2F9E	0x2102    MOVS	R1, #2
0x2FA0	0xF7FFFF36  BL	_mikrobus_logWrite+0
;Click_MP3_STM.c, 89 :: 		while (file_size > BUFFER_SIZE)
L_applicationTask6:
0x2FA4	0x4834    LDR	R0, [PC, #208]
0x2FA6	0x6800    LDR	R0, [R0, #0]
0x2FA8	0xF5B07F00  CMP	R0, #512
0x2FAC	0xD92E    BLS	L_applicationTask7
;Click_MP3_STM.c, 91 :: 		for (cnt = 0; cnt < BUFFER_SIZE; cnt++)
0x2FAE	0x2100    MOVS	R1, #0
0x2FB0	0x4833    LDR	R0, [PC, #204]
0x2FB2	0x8001    STRH	R1, [R0, #0]
L_applicationTask8:
0x2FB4	0x4832    LDR	R0, [PC, #200]
0x2FB6	0x8800    LDRH	R0, [R0, #0]
0x2FB8	0xF5B07F00  CMP	R0, #512
0x2FBC	0xD20A    BCS	L_applicationTask9
;Click_MP3_STM.c, 93 :: 		Mmc_Fat_Read(mp3_buffer + cnt);
0x2FBE	0x4830    LDR	R0, [PC, #192]
0x2FC0	0x8801    LDRH	R1, [R0, #0]
0x2FC2	0x4830    LDR	R0, [PC, #192]
0x2FC4	0x1840    ADDS	R0, R0, R1
0x2FC6	0xF7FFFD55  BL	_Mmc_Fat_Read+0
;Click_MP3_STM.c, 91 :: 		for (cnt = 0; cnt < BUFFER_SIZE; cnt++)
0x2FCA	0x492D    LDR	R1, [PC, #180]
0x2FCC	0x8808    LDRH	R0, [R1, #0]
0x2FCE	0x1C40    ADDS	R0, R0, #1
0x2FD0	0x8008    STRH	R0, [R1, #0]
;Click_MP3_STM.c, 94 :: 		}
0x2FD2	0xE7EF    B	L_applicationTask8
L_applicationTask9:
;Click_MP3_STM.c, 95 :: 		for (cnt = 0; cnt < BUFFER_SIZE / BYTES_2_WRITE; cnt++)
0x2FD4	0x2100    MOVS	R1, #0
0x2FD6	0x482A    LDR	R0, [PC, #168]
0x2FD8	0x8001    STRH	R1, [R0, #0]
L_applicationTask11:
0x2FDA	0x4829    LDR	R0, [PC, #164]
0x2FDC	0x8800    LDRH	R0, [R0, #0]
0x2FDE	0x2810    CMP	R0, #16
0x2FE0	0xD20E    BCS	L_applicationTask12
;Click_MP3_STM.c, 97 :: 		while( mp3_dataWrite32( mp3_buffer + cnt * BYTES_2_WRITE ));
L_applicationTask14:
0x2FE2	0x4827    LDR	R0, [PC, #156]
0x2FE4	0x8800    LDRH	R0, [R0, #0]
0x2FE6	0x0141    LSLS	R1, R0, #5
0x2FE8	0xB289    UXTH	R1, R1
0x2FEA	0x4826    LDR	R0, [PC, #152]
0x2FEC	0x1840    ADDS	R0, R0, R1
0x2FEE	0xF7FFFCFB  BL	_mp3_dataWrite32+0
0x2FF2	0xB100    CBZ	R0, L_applicationTask15
0x2FF4	0xE7F5    B	L_applicationTask14
L_applicationTask15:
;Click_MP3_STM.c, 95 :: 		for (cnt = 0; cnt < BUFFER_SIZE / BYTES_2_WRITE; cnt++)
0x2FF6	0x4922    LDR	R1, [PC, #136]
0x2FF8	0x8808    LDRH	R0, [R1, #0]
0x2FFA	0x1C40    ADDS	R0, R0, #1
0x2FFC	0x8008    STRH	R0, [R1, #0]
;Click_MP3_STM.c, 98 :: 		}
0x2FFE	0xE7EC    B	L_applicationTask11
L_applicationTask12:
;Click_MP3_STM.c, 99 :: 		file_size -= BUFFER_SIZE;
0x3000	0x491D    LDR	R1, [PC, #116]
0x3002	0x6808    LDR	R0, [R1, #0]
0x3004	0xF5A07000  SUB	R0, R0, #512
0x3008	0x6008    STR	R0, [R1, #0]
;Click_MP3_STM.c, 100 :: 		}
0x300A	0xE7CB    B	L_applicationTask6
L_applicationTask7:
;Click_MP3_STM.c, 101 :: 		for (cnt = 0; cnt < file_size; cnt++)
0x300C	0x2100    MOVS	R1, #0
0x300E	0x481C    LDR	R0, [PC, #112]
0x3010	0x8001    STRH	R1, [R0, #0]
L_applicationTask16:
0x3012	0x4819    LDR	R0, [PC, #100]
0x3014	0x6801    LDR	R1, [R0, #0]
0x3016	0x481A    LDR	R0, [PC, #104]
0x3018	0x8800    LDRH	R0, [R0, #0]
0x301A	0x4288    CMP	R0, R1
0x301C	0xD20A    BCS	L_applicationTask17
;Click_MP3_STM.c, 103 :: 		Mmc_Fat_Read(mp3_buffer + cnt);
0x301E	0x4818    LDR	R0, [PC, #96]
0x3020	0x8801    LDRH	R1, [R0, #0]
0x3022	0x4818    LDR	R0, [PC, #96]
0x3024	0x1840    ADDS	R0, R0, R1
0x3026	0xF7FFFD25  BL	_Mmc_Fat_Read+0
;Click_MP3_STM.c, 101 :: 		for (cnt = 0; cnt < file_size; cnt++)
0x302A	0x4915    LDR	R1, [PC, #84]
0x302C	0x8808    LDRH	R0, [R1, #0]
0x302E	0x1C40    ADDS	R0, R0, #1
0x3030	0x8008    STRH	R0, [R1, #0]
;Click_MP3_STM.c, 104 :: 		}
0x3032	0xE7EE    B	L_applicationTask16
L_applicationTask17:
;Click_MP3_STM.c, 105 :: 		for (cnt = 0; cnt < file_size; cnt++)
0x3034	0x2100    MOVS	R1, #0
0x3036	0x4812    LDR	R0, [PC, #72]
0x3038	0x8001    STRH	R1, [R0, #0]
L_applicationTask19:
0x303A	0x480F    LDR	R0, [PC, #60]
0x303C	0x6801    LDR	R1, [R0, #0]
0x303E	0x4810    LDR	R0, [PC, #64]
0x3040	0x8800    LDRH	R0, [R0, #0]
0x3042	0x4288    CMP	R0, R1
0x3044	0xD20D    BCS	L_applicationTask20
;Click_MP3_STM.c, 107 :: 		while( mp3_dataWrite(mp3_buffer + cnt));
L_applicationTask22:
0x3046	0x480E    LDR	R0, [PC, #56]
0x3048	0x8801    LDRH	R1, [R0, #0]
0x304A	0x480E    LDR	R0, [PC, #56]
0x304C	0x1840    ADDS	R0, R0, R1
0x304E	0xB2C0    UXTB	R0, R0
0x3050	0xF7FFFCEA  BL	_mp3_dataWrite+0
0x3054	0xB100    CBZ	R0, L_applicationTask23
0x3056	0xE7F6    B	L_applicationTask22
L_applicationTask23:
;Click_MP3_STM.c, 105 :: 		for (cnt = 0; cnt < file_size; cnt++)
0x3058	0x4909    LDR	R1, [PC, #36]
0x305A	0x8808    LDRH	R0, [R1, #0]
0x305C	0x1C40    ADDS	R0, R0, #1
0x305E	0x8008    STRH	R0, [R1, #0]
;Click_MP3_STM.c, 108 :: 		}
0x3060	0xE7EB    B	L_applicationTask19
L_applicationTask20:
;Click_MP3_STM.c, 109 :: 		mikrobus_logWrite(" --- Finish! ",_LOG_LINE);
0x3062	0x4809    LDR	R0, [PC, #36]
0x3064	0x2102    MOVS	R1, #2
0x3066	0xF7FFFED3  BL	_mikrobus_logWrite+0
;Click_MP3_STM.c, 110 :: 		Delay_100ms();
0x306A	0xF7FEFFC1  BL	_Delay_100ms+0
;Click_MP3_STM.c, 111 :: 		}
L_end_applicationTask:
0x306E	0xF8DDE000  LDR	LR, [SP, #0]
0x3072	0xB001    ADD	SP, SP, #4
0x3074	0x4770    BX	LR
0x3076	0xBF00    NOP
0x3078	0x02402000  	_file_size+0
0x307C	0x02192000  	?lstr2_Click_MP3_STM+0
0x3080	0x022A2000  	_cnt+0
0x3084	0x02442000  	_mp3_buffer+0
0x3088	0x022C2000  	?lstr3_Click_MP3_STM+0
; end of _applicationTask
_Mmc_Fat_Reset:
;__Lib_MmcFat16.c, 1927 :: 		
; size start address is: 0 (R0)
0x2BF8	0xB082    SUB	SP, SP, #8
0x2BFA	0xF8CDE000  STR	LR, [SP, #0]
; size end address is: 0 (R0)
; size start address is: 0 (R0)
;__Lib_MmcFat16.c, 1929 :: 		
0x2BFE	0x490C    LDR	R1, [PC, #48]
0x2C00	0x8809    LDRH	R1, [R1, #0]
0x2C02	0xF0010101  AND	R1, R1, #1
0x2C06	0xB289    UXTH	R1, R1
0x2C08	0xB929    CBNZ	R1, L_Mmc_Fat_Reset302
;__Lib_MmcFat16.c, 1931 :: 		
0x2C0A	0x2100    MOVS	R1, #0
0x2C0C	0x6001    STR	R1, [R0, #0]
; size end address is: 0 (R0)
;__Lib_MmcFat16.c, 1932 :: 		
0x2C0E	0x2207    MOVS	R2, #7
0x2C10	0x4908    LDR	R1, [PC, #32]
0x2C12	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1933 :: 		
0x2C14	0xE007    B	L_end_Mmc_Fat_Reset
;__Lib_MmcFat16.c, 1934 :: 		
L_Mmc_Fat_Reset302:
;__Lib_MmcFat16.c, 1936 :: 		
; size start address is: 0 (R0)
0x2C16	0x9001    STR	R0, [SP, #4]
0x2C18	0x2000    MOVS	R0, #0
0x2C1A	0xF7FFF9F5  BL	_Mmc_Fat_Seek+0
0x2C1E	0x9801    LDR	R0, [SP, #4]
;__Lib_MmcFat16.c, 1938 :: 		
0x2C20	0x4905    LDR	R1, [PC, #20]
0x2C22	0x6809    LDR	R1, [R1, #0]
0x2C24	0x6001    STR	R1, [R0, #0]
; size end address is: 0 (R0)
;__Lib_MmcFat16.c, 1939 :: 		
L_end_Mmc_Fat_Reset:
0x2C26	0xF8DDE000  LDR	LR, [SP, #0]
0x2C2A	0xB002    ADD	SP, SP, #8
0x2C2C	0x4770    BX	LR
0x2C2E	0xBF00    NOP
0x2C30	0x06B02000  	__Lib_MmcFat16_f16_cFD+28
0x2C34	0x06F12000  	___f16_errno+0
0x2C38	0x06AC2000  	__Lib_MmcFat16_f16_cFD+24
; end of _Mmc_Fat_Reset
_Mmc_Fat_Seek:
;__Lib_MmcFat16.c, 1646 :: 		
; pos start address is: 0 (R0)
0x2008	0xB082    SUB	SP, SP, #8
0x200A	0xF8CDE000  STR	LR, [SP, #0]
; pos end address is: 0 (R0)
; pos start address is: 0 (R0)
;__Lib_MmcFat16.c, 1653 :: 		
0x200E	0x4937    LDR	R1, [PC, #220]
0x2010	0x8809    LDRH	R1, [R1, #0]
0x2012	0xB929    CBNZ	R1, L_Mmc_Fat_Seek240
; pos end address is: 0 (R0)
;__Lib_MmcFat16.c, 1655 :: 		
0x2014	0x2207    MOVS	R2, #7
0x2016	0x4936    LDR	R1, [PC, #216]
0x2018	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1656 :: 		
0x201A	0xF04F30FF  MOV	R0, #-1
0x201E	0xE061    B	L_end_Mmc_Fat_Seek
;__Lib_MmcFat16.c, 1657 :: 		
L_Mmc_Fat_Seek240:
;__Lib_MmcFat16.c, 1659 :: 		
; pos start address is: 0 (R0)
0x2020	0x2201    MOVS	R2, #1
0x2022	0x4934    LDR	R1, [PC, #208]
0x2024	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1664 :: 		
0x2026	0x4934    LDR	R1, [PC, #208]
0x2028	0x6809    LDR	R1, [R1, #0]
0x202A	0x4288    CMP	R0, R1
0x202C	0xD904    BLS	L_Mmc_Fat_Seek241
; pos end address is: 0 (R0)
;__Lib_MmcFat16.c, 1666 :: 		
0x202E	0x4932    LDR	R1, [PC, #200]
0x2030	0x680A    LDR	R2, [R1, #0]
0x2032	0x4932    LDR	R1, [PC, #200]
0x2034	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1667 :: 		
0x2036	0xE001    B	L_Mmc_Fat_Seek242
L_Mmc_Fat_Seek241:
;__Lib_MmcFat16.c, 1670 :: 		
; pos start address is: 0 (R0)
0x2038	0x4930    LDR	R1, [PC, #192]
0x203A	0x6008    STR	R0, [R1, #0]
; pos end address is: 0 (R0)
;__Lib_MmcFat16.c, 1671 :: 		
L_Mmc_Fat_Seek242:
;__Lib_MmcFat16.c, 1676 :: 		
0x203C	0x4930    LDR	R1, [PC, #192]
0x203E	0x880A    LDRH	R2, [R1, #0]
0x2040	0x492E    LDR	R1, [PC, #184]
0x2042	0x6809    LDR	R1, [R1, #0]
0x2044	0xFBB1F2F2  UDIV	R2, R1, R2
0x2048	0x492E    LDR	R1, [PC, #184]
0x204A	0x8809    LDRH	R1, [R1, #0]
0x204C	0xFBB2F1F1  UDIV	R1, R2, R1
; cl start address is: 0 (R0)
0x2050	0xB288    UXTH	R0, R1
;__Lib_MmcFat16.c, 1677 :: 		
0x2052	0x492D    LDR	R1, [PC, #180]
0x2054	0x880A    LDRH	R2, [R1, #0]
0x2056	0x492D    LDR	R1, [PC, #180]
0x2058	0x800A    STRH	R2, [R1, #0]
; cl end address is: 0 (R0)
0x205A	0xB282    UXTH	R2, R0
;__Lib_MmcFat16.c, 1678 :: 		
L_Mmc_Fat_Seek243:
; cl start address is: 8 (R2)
0x205C	0x2A00    CMP	R2, #0
0x205E	0xD91A    BLS	L_Mmc_Fat_Seek244
;__Lib_MmcFat16.c, 1680 :: 		
0x2060	0x492A    LDR	R1, [PC, #168]
0x2062	0x8809    LDRH	R1, [R1, #0]
0x2064	0xF8AD2004  STRH	R2, [SP, #4]
0x2068	0xB288    UXTH	R0, R1
0x206A	0xF7FFFB6D  BL	__Lib_MmcFat16_getFatEntry+0
0x206E	0xF8BD2004  LDRH	R2, [SP, #4]
0x2072	0x4926    LDR	R1, [PC, #152]
0x2074	0x8008    STRH	R0, [R1, #0]
0x2076	0xF64F71FF  MOVW	R1, #65535
0x207A	0x4288    CMP	R0, R1
0x207C	0xD108    BNE	L_Mmc_Fat_Seek245
; cl end address is: 8 (R2)
;__Lib_MmcFat16.c, 1682 :: 		
0x207E	0x491E    LDR	R1, [PC, #120]
0x2080	0x680A    LDR	R2, [R1, #0]
0x2082	0x491E    LDR	R1, [PC, #120]
0x2084	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1683 :: 		
0x2086	0x220A    MOVS	R2, #10
0x2088	0x4919    LDR	R1, [PC, #100]
0x208A	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1684 :: 		
0x208C	0x2000    MOVS	R0, #0
0x208E	0xE029    B	L_end_Mmc_Fat_Seek
;__Lib_MmcFat16.c, 1685 :: 		
L_Mmc_Fat_Seek245:
;__Lib_MmcFat16.c, 1686 :: 		
; cl start address is: 8 (R2)
0x2090	0x1E52    SUBS	R2, R2, #1
0x2092	0xB292    UXTH	R2, R2
;__Lib_MmcFat16.c, 1687 :: 		
; cl end address is: 8 (R2)
0x2094	0xE7E2    B	L_Mmc_Fat_Seek243
L_Mmc_Fat_Seek244:
;__Lib_MmcFat16.c, 1689 :: 		
0x2096	0x4E1A    LDR	R6, [PC, #104]
0x2098	0x8832    LDRH	R2, [R6, #0]
0x209A	0x4D18    LDR	R5, [PC, #96]
0x209C	0x6829    LDR	R1, [R5, #0]
0x209E	0xFBB1F2F2  UDIV	R2, R1, R2
0x20A2	0x4C18    LDR	R4, [PC, #96]
0x20A4	0x8821    LDRH	R1, [R4, #0]
0x20A6	0xFBB2F3F1  UDIV	R3, R2, R1
0x20AA	0xFB012313  MLS	R3, R1, R3, R2
0x20AE	0x4918    LDR	R1, [PC, #96]
0x20B0	0x800B    STRH	R3, [R1, #0]
;__Lib_MmcFat16.c, 1690 :: 		
0x20B2	0x4916    LDR	R1, [PC, #88]
0x20B4	0x8809    LDRH	R1, [R1, #0]
0x20B6	0x1E8A    SUBS	R2, R1, #2
0x20B8	0x4621    MOV	R1, R4
0x20BA	0x8809    LDRH	R1, [R1, #0]
0x20BC	0x434A    MULS	R2, R1, R2
0x20BE	0x4915    LDR	R1, [PC, #84]
0x20C0	0x6809    LDR	R1, [R1, #0]
0x20C2	0x188A    ADDS	R2, R1, R2
0x20C4	0xB299    UXTH	R1, R3
0x20C6	0x1852    ADDS	R2, R2, R1
0x20C8	0x4913    LDR	R1, [PC, #76]
0x20CA	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1691 :: 		
0x20CC	0x4631    MOV	R1, R6
0x20CE	0x880B    LDRH	R3, [R1, #0]
0x20D0	0x4629    MOV	R1, R5
0x20D2	0x6809    LDR	R1, [R1, #0]
0x20D4	0xFBB1F2F3  UDIV	R2, R1, R3
0x20D8	0xFB031212  MLS	R2, R3, R2, R1
0x20DC	0x490F    LDR	R1, [PC, #60]
0x20DE	0x800A    STRH	R2, [R1, #0]
;__Lib_MmcFat16.c, 1693 :: 		
0x20E0	0x4629    MOV	R1, R5
0x20E2	0x6808    LDR	R0, [R1, #0]
;__Lib_MmcFat16.c, 1694 :: 		
L_end_Mmc_Fat_Seek:
0x20E4	0xF8DDE000  LDR	LR, [SP, #0]
0x20E8	0xB002    ADD	SP, SP, #8
0x20EA	0x4770    BX	LR
0x20EC	0x06B02000  	__Lib_MmcFat16_f16_cFD+28
0x20F0	0x06F12000  	___f16_errno+0
0x20F4	0x06502000  	_f16_sector+512
0x20F8	0x06AC2000  	__Lib_MmcFat16_f16_cFD+24
0x20FC	0x069C2000  	__Lib_MmcFat16_f16_cFD+8
0x2100	0x06D42000  	__Lib_MmcFat16_f16_boot+0
0x2104	0x06D62000  	__Lib_MmcFat16_f16_boot+2
0x2108	0x069A2000  	__Lib_MmcFat16_f16_cFD+6
0x210C	0x06A02000  	__Lib_MmcFat16_f16_cFD+12
0x2110	0x06A82000  	__Lib_MmcFat16_f16_cFD+20
0x2114	0x06E82000  	__Lib_MmcFat16_f16_boot+20
0x2118	0x06A42000  	__Lib_MmcFat16_f16_cFD+16
0x211C	0x06AA2000  	__Lib_MmcFat16_f16_cFD+22
; end of _Mmc_Fat_Seek
__Lib_MmcFat16_getFatEntry:
;__Lib_MmcFat16.c, 428 :: 		
; c start address is: 0 (R0)
0x1748	0xB082    SUB	SP, SP, #8
0x174A	0xF8CDE000  STR	LR, [SP, #0]
0x174E	0xB284    UXTH	R4, R0
; c end address is: 0 (R0)
; c start address is: 16 (R4)
;__Lib_MmcFat16.c, 434 :: 		
0x1750	0x4916    LDR	R1, [PC, #88]
0x1752	0x8809    LDRH	R1, [R1, #0]
0x1754	0xFBB4F1F1  UDIV	R1, R4, R1
0x1758	0xB289    UXTH	R1, R1
; s start address is: 0 (R0)
0x175A	0xB288    UXTH	R0, R1
;__Lib_MmcFat16.c, 435 :: 		
0x175C	0x4914    LDR	R1, [PC, #80]
0x175E	0x6809    LDR	R1, [R1, #0]
0x1760	0x1843    ADDS	R3, R0, R1
; s end address is: 0 (R0)
;__Lib_MmcFat16.c, 437 :: 		
0x1762	0x2201    MOVS	R2, #1
0x1764	0x4913    LDR	R1, [PC, #76]
0x1766	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 438 :: 		
0x1768	0xF8AD4004  STRH	R4, [SP, #4]
0x176C	0x4912    LDR	R1, [PC, #72]
0x176E	0x4618    MOV	R0, R3
0x1770	0xF000F8A4  BL	_Mmc_Read_Sector+0
0x1774	0xF8BD4004  LDRH	R4, [SP, #4]
0x1778	0xB128    CBZ	R0, L___Lib_MmcFat16_getFatEntry69
; c end address is: 16 (R4)
;__Lib_MmcFat16.c, 440 :: 		
0x177A	0x2210    MOVS	R2, #16
0x177C	0x490F    LDR	R1, [PC, #60]
0x177E	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 441 :: 		
0x1780	0xF64F70FF  MOVW	R0, #65535
0x1784	0xE00D    B	L_end_getFatEntry
;__Lib_MmcFat16.c, 442 :: 		
L___Lib_MmcFat16_getFatEntry69:
;__Lib_MmcFat16.c, 445 :: 		
; c start address is: 16 (R4)
0x1786	0x4909    LDR	R1, [PC, #36]
0x1788	0x880A    LDRH	R2, [R1, #0]
0x178A	0xFBB4F1F2  UDIV	R1, R4, R2
0x178E	0xFB024111  MLS	R1, R2, R1, R4
0x1792	0xB289    UXTH	R1, R1
; c end address is: 16 (R4)
;__Lib_MmcFat16.c, 446 :: 		
0x1794	0x004A    LSLS	R2, R1, #1
0x1796	0xB292    UXTH	R2, R2
;__Lib_MmcFat16.c, 449 :: 		
0x1798	0x4907    LDR	R1, [PC, #28]
0x179A	0x1889    ADDS	R1, R1, R2
0x179C	0x4608    MOV	R0, R1
0x179E	0xF7FFFB6D  BL	__Lib_MmcFat16_f16_toInt+0
;__Lib_MmcFat16.c, 450 :: 		
;__Lib_MmcFat16.c, 451 :: 		
L_end_getFatEntry:
0x17A2	0xF8DDE000  LDR	LR, [SP, #0]
0x17A6	0xB002    ADD	SP, SP, #8
0x17A8	0x4770    BX	LR
0x17AA	0xBF00    NOP
0x17AC	0x07102000  	__Lib_MmcFat16_f16_clustPerSect+0
0x17B0	0x06E02000  	__Lib_MmcFat16_f16_boot+12
0x17B4	0x06502000  	_f16_sector+512
0x17B8	0x04502000  	_f16_sector+0
0x17BC	0x06F12000  	___f16_errno+0
; end of __Lib_MmcFat16_getFatEntry
_Mmc_Fat_Read:
;__Lib_MmcFat16.c, 1329 :: 		
; fdata start address is: 0 (R0)
0x2A74	0xB082    SUB	SP, SP, #8
0x2A76	0xF8CDE000  STR	LR, [SP, #0]
0x2A7A	0x4604    MOV	R4, R0
; fdata end address is: 0 (R0)
; fdata start address is: 16 (R4)
;__Lib_MmcFat16.c, 1331 :: 		
;__Lib_MmcFat16.c, 1336 :: 		
0x2A7C	0x4941    LDR	R1, [PC, #260]
0x2A7E	0x8809    LDRH	R1, [R1, #0]
0x2A80	0xF0010101  AND	R1, R1, #1
0x2A84	0xB289    UXTH	R1, R1
0x2A86	0xB919    CBNZ	R1, L_Mmc_Fat_Read194
; fdata end address is: 16 (R4)
;__Lib_MmcFat16.c, 1338 :: 		
0x2A88	0x2207    MOVS	R2, #7
0x2A8A	0x493F    LDR	R1, [PC, #252]
0x2A8C	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1339 :: 		
0x2A8E	0xE075    B	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1340 :: 		
L_Mmc_Fat_Read194:
;__Lib_MmcFat16.c, 1345 :: 		
; fdata start address is: 16 (R4)
0x2A90	0x493E    LDR	R1, [PC, #248]
0x2A92	0x680A    LDR	R2, [R1, #0]
0x2A94	0x493E    LDR	R1, [PC, #248]
0x2A96	0x6809    LDR	R1, [R1, #0]
0x2A98	0x4291    CMP	R1, R2
0x2A9A	0xD303    BCC	L_Mmc_Fat_Read195
; fdata end address is: 16 (R4)
;__Lib_MmcFat16.c, 1347 :: 		
0x2A9C	0x220B    MOVS	R2, #11
0x2A9E	0x493A    LDR	R1, [PC, #232]
0x2AA0	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1348 :: 		
0x2AA2	0xE06B    B	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1349 :: 		
L_Mmc_Fat_Read195:
;__Lib_MmcFat16.c, 1354 :: 		
; fdata start address is: 16 (R4)
0x2AA4	0x493B    LDR	R1, [PC, #236]
0x2AA6	0x8809    LDRH	R1, [R1, #0]
0x2AA8	0xF5B17F00  CMP	R1, #512
0x2AAC	0xF0408045  BNE	L_Mmc_Fat_Read196
;__Lib_MmcFat16.c, 1359 :: 		
0x2AB0	0x2200    MOVS	R2, #0
0x2AB2	0x4938    LDR	R1, [PC, #224]
0x2AB4	0x800A    STRH	R2, [R1, #0]
;__Lib_MmcFat16.c, 1361 :: 		
0x2AB6	0x4B38    LDR	R3, [PC, #224]
0x2AB8	0x8819    LDRH	R1, [R3, #0]
0x2ABA	0x1C4A    ADDS	R2, R1, #1
0x2ABC	0xB292    UXTH	R2, R2
0x2ABE	0x801A    STRH	R2, [R3, #0]
;__Lib_MmcFat16.c, 1362 :: 		
0x2AC0	0x4936    LDR	R1, [PC, #216]
0x2AC2	0x8809    LDRH	R1, [R1, #0]
0x2AC4	0x428A    CMP	R2, R1
0x2AC6	0xD123    BNE	L_Mmc_Fat_Read197
;__Lib_MmcFat16.c, 1367 :: 		
0x2AC8	0x2200    MOVS	R2, #0
0x2ACA	0x4933    LDR	R1, [PC, #204]
0x2ACC	0x800A    STRH	R2, [R1, #0]
;__Lib_MmcFat16.c, 1368 :: 		
0x2ACE	0x4934    LDR	R1, [PC, #208]
0x2AD0	0x8809    LDRH	R1, [R1, #0]
0x2AD2	0x9401    STR	R4, [SP, #4]
0x2AD4	0xB288    UXTH	R0, R1
0x2AD6	0xF7FEFE37  BL	__Lib_MmcFat16_getFatEntry+0
0x2ADA	0x9C01    LDR	R4, [SP, #4]
0x2ADC	0x4930    LDR	R1, [PC, #192]
0x2ADE	0x8008    STRH	R0, [R1, #0]
0x2AE0	0xF64F71FF  MOVW	R1, #65535
0x2AE4	0x4288    CMP	R0, R1
0x2AE6	0xD107    BNE	L_Mmc_Fat_Read198
; fdata end address is: 16 (R4)
;__Lib_MmcFat16.c, 1370 :: 		
0x2AE8	0x4928    LDR	R1, [PC, #160]
0x2AEA	0x680A    LDR	R2, [R1, #0]
0x2AEC	0x4928    LDR	R1, [PC, #160]
0x2AEE	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1371 :: 		
0x2AF0	0x220A    MOVS	R2, #10
0x2AF2	0x4925    LDR	R1, [PC, #148]
0x2AF4	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1372 :: 		
0x2AF6	0xE041    B	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1373 :: 		
L_Mmc_Fat_Read198:
;__Lib_MmcFat16.c, 1374 :: 		
; fdata start address is: 16 (R4)
0x2AF8	0x4929    LDR	R1, [PC, #164]
0x2AFA	0x8809    LDRH	R1, [R1, #0]
0x2AFC	0x1E8A    SUBS	R2, R1, #2
0x2AFE	0x4927    LDR	R1, [PC, #156]
0x2B00	0x8809    LDRH	R1, [R1, #0]
0x2B02	0x434A    MULS	R2, R1, R2
0x2B04	0x4927    LDR	R1, [PC, #156]
0x2B06	0x6809    LDR	R1, [R1, #0]
0x2B08	0x188A    ADDS	R2, R1, R2
0x2B0A	0x4927    LDR	R1, [PC, #156]
0x2B0C	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1375 :: 		
0x2B0E	0xE003    B	L_Mmc_Fat_Read199
L_Mmc_Fat_Read197:
;__Lib_MmcFat16.c, 1378 :: 		
0x2B10	0x4A25    LDR	R2, [PC, #148]
0x2B12	0x6811    LDR	R1, [R2, #0]
0x2B14	0x1C49    ADDS	R1, R1, #1
0x2B16	0x6011    STR	R1, [R2, #0]
;__Lib_MmcFat16.c, 1379 :: 		
L_Mmc_Fat_Read199:
;__Lib_MmcFat16.c, 1384 :: 		
0x2B18	0x2200    MOVS	R2, #0
0x2B1A	0x4924    LDR	R1, [PC, #144]
0x2B1C	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1385 :: 		
0x2B1E	0x4922    LDR	R1, [PC, #136]
0x2B20	0x6809    LDR	R1, [R1, #0]
0x2B22	0x9401    STR	R4, [SP, #4]
0x2B24	0x4608    MOV	R0, R1
0x2B26	0x4922    LDR	R1, [PC, #136]
0x2B28	0xF7FEFEC8  BL	_Mmc_Read_Sector+0
0x2B2C	0x9C01    LDR	R4, [SP, #4]
0x2B2E	0xB118    CBZ	R0, L_Mmc_Fat_Read200
; fdata end address is: 16 (R4)
;__Lib_MmcFat16.c, 1387 :: 		
0x2B30	0x2210    MOVS	R2, #16
0x2B32	0x4915    LDR	R1, [PC, #84]
0x2B34	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1388 :: 		
0x2B36	0xE021    B	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1389 :: 		
L_Mmc_Fat_Read200:
;__Lib_MmcFat16.c, 1390 :: 		
; fdata start address is: 16 (R4)
0x2B38	0xE012    B	L_Mmc_Fat_Read201
L_Mmc_Fat_Read196:
;__Lib_MmcFat16.c, 1391 :: 		
0x2B3A	0x491C    LDR	R1, [PC, #112]
0x2B3C	0x7809    LDRB	R1, [R1, #0]
0x2B3E	0xB179    CBZ	R1, L_Mmc_Fat_Read202
;__Lib_MmcFat16.c, 1396 :: 		
0x2B40	0x2200    MOVS	R2, #0
0x2B42	0x491A    LDR	R1, [PC, #104]
0x2B44	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1397 :: 		
0x2B46	0x4918    LDR	R1, [PC, #96]
0x2B48	0x6809    LDR	R1, [R1, #0]
0x2B4A	0x9401    STR	R4, [SP, #4]
0x2B4C	0x4608    MOV	R0, R1
0x2B4E	0x4918    LDR	R1, [PC, #96]
0x2B50	0xF7FEFEB4  BL	_Mmc_Read_Sector+0
0x2B54	0x9C01    LDR	R4, [SP, #4]
0x2B56	0xB118    CBZ	R0, L_Mmc_Fat_Read203
; fdata end address is: 16 (R4)
;__Lib_MmcFat16.c, 1399 :: 		
0x2B58	0x2210    MOVS	R2, #16
0x2B5A	0x490B    LDR	R1, [PC, #44]
0x2B5C	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1400 :: 		
0x2B5E	0xE00D    B	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1401 :: 		
L_Mmc_Fat_Read203:
;__Lib_MmcFat16.c, 1402 :: 		
; fdata start address is: 16 (R4)
L_Mmc_Fat_Read202:
L_Mmc_Fat_Read201:
;__Lib_MmcFat16.c, 1404 :: 		
0x2B60	0x4B0C    LDR	R3, [PC, #48]
0x2B62	0x881A    LDRH	R2, [R3, #0]
0x2B64	0x4912    LDR	R1, [PC, #72]
0x2B66	0x1889    ADDS	R1, R1, R2
0x2B68	0x7809    LDRB	R1, [R1, #0]
0x2B6A	0x7021    STRB	R1, [R4, #0]
; fdata end address is: 16 (R4)
0x2B6C	0x4619    MOV	R1, R3
0x2B6E	0x8809    LDRH	R1, [R1, #0]
0x2B70	0x1C49    ADDS	R1, R1, #1
0x2B72	0x8019    STRH	R1, [R3, #0]
;__Lib_MmcFat16.c, 1405 :: 		
0x2B74	0x4A06    LDR	R2, [PC, #24]
0x2B76	0x6811    LDR	R1, [R2, #0]
0x2B78	0x1C49    ADDS	R1, R1, #1
0x2B7A	0x6011    STR	R1, [R2, #0]
;__Lib_MmcFat16.c, 1406 :: 		
L_end_Mmc_Fat_Read:
0x2B7C	0xF8DDE000  LDR	LR, [SP, #0]
0x2B80	0xB002    ADD	SP, SP, #8
0x2B82	0x4770    BX	LR
0x2B84	0x06B02000  	__Lib_MmcFat16_f16_cFD+28
0x2B88	0x06F12000  	___f16_errno+0
0x2B8C	0x06AC2000  	__Lib_MmcFat16_f16_cFD+24
0x2B90	0x069C2000  	__Lib_MmcFat16_f16_cFD+8
0x2B94	0x06AA2000  	__Lib_MmcFat16_f16_cFD+22
0x2B98	0x06A82000  	__Lib_MmcFat16_f16_cFD+20
0x2B9C	0x06D62000  	__Lib_MmcFat16_f16_boot+2
0x2BA0	0x06A02000  	__Lib_MmcFat16_f16_cFD+12
0x2BA4	0x06E82000  	__Lib_MmcFat16_f16_boot+20
0x2BA8	0x06A42000  	__Lib_MmcFat16_f16_cFD+16
0x2BAC	0x06502000  	_f16_sector+512
0x2BB0	0x04502000  	_f16_sector+0
; end of _Mmc_Fat_Read
_mp3_dataWrite32:
;__mp3_driver.c, 188 :: 		uint8_t mp3_dataWrite32( uint8_t *input32 )
0x29E8	0xB082    SUB	SP, SP, #8
0x29EA	0xF8CDE000  STR	LR, [SP, #0]
0x29EE	0x9001    STR	R0, [SP, #4]
;__mp3_driver.c, 190 :: 		if (!hal_gpio_anGet())
0x29F0	0x4C0B    LDR	R4, [PC, #44]
0x29F2	0x6824    LDR	R4, [R4, #0]
0x29F4	0x47A0    BLX	R4
0x29F6	0xB908    CBNZ	R0, L_mp3_dataWrite3215
;__mp3_driver.c, 192 :: 		return 1;
0x29F8	0x2001    MOVS	R0, #1
0x29FA	0xE00C    B	L_end_mp3_dataWrite32
;__mp3_driver.c, 193 :: 		}
L_mp3_dataWrite3215:
;__mp3_driver.c, 195 :: 		hal_gpio_intSet( 0 );
0x29FC	0x2000    MOVS	R0, #0
0x29FE	0x4C09    LDR	R4, [PC, #36]
0x2A00	0x6824    LDR	R4, [R4, #0]
0x2A02	0x47A0    BLX	R4
;__mp3_driver.c, 196 :: 		hal_spiWrite( input32, 32 );
0x2A04	0x2120    MOVS	R1, #32
0x2A06	0x9801    LDR	R0, [SP, #4]
0x2A08	0xF7FFFAD2  BL	__mp3_driver_hal_spiWrite+0
;__mp3_driver.c, 197 :: 		hal_gpio_intSet( 1 );
0x2A0C	0x2001    MOVS	R0, #1
0x2A0E	0x4C05    LDR	R4, [PC, #20]
0x2A10	0x6824    LDR	R4, [R4, #0]
0x2A12	0x47A0    BLX	R4
;__mp3_driver.c, 199 :: 		return 0;
0x2A14	0x2000    MOVS	R0, #0
;__mp3_driver.c, 200 :: 		}
L_end_mp3_dataWrite32:
0x2A16	0xF8DDE000  LDR	LR, [SP, #0]
0x2A1A	0xB002    ADD	SP, SP, #8
0x2A1C	0x4770    BX	LR
0x2A1E	0xBF00    NOP
0x2A20	0x07342000  	__mp3_driver_hal_gpio_anGet+0
0x2A24	0x07282000  	__mp3_driver_hal_gpio_intSet+0
; end of _mp3_dataWrite32
_mp3_dataWrite:
;__mp3_driver.c, 170 :: 		uint8_t mp3_dataWrite( uint8_t input )
; input start address is: 0 (R0)
0x2A28	0xB083    SUB	SP, SP, #12
0x2A2A	0xF8CDE000  STR	LR, [SP, #0]
0x2A2E	0xB2C1    UXTB	R1, R0
; input end address is: 0 (R0)
; input start address is: 4 (R1)
;__mp3_driver.c, 174 :: 		if (!hal_gpio_anGet())
0x2A30	0x4C0E    LDR	R4, [PC, #56]
0x2A32	0x6824    LDR	R4, [R4, #0]
0x2A34	0xF88D1004  STRB	R1, [SP, #4]
0x2A38	0x47A0    BLX	R4
0x2A3A	0xF89D1004  LDRB	R1, [SP, #4]
0x2A3E	0xB908    CBNZ	R0, L_mp3_dataWrite14
; input end address is: 4 (R1)
;__mp3_driver.c, 176 :: 		return 1;
0x2A40	0x2001    MOVS	R0, #1
0x2A42	0xE00F    B	L_end_mp3_dataWrite
;__mp3_driver.c, 177 :: 		}
L_mp3_dataWrite14:
;__mp3_driver.c, 179 :: 		tmp = input;
; input start address is: 4 (R1)
0x2A44	0xF88D1008  STRB	R1, [SP, #8]
; input end address is: 4 (R1)
;__mp3_driver.c, 181 :: 		hal_gpio_intSet( 0 );
0x2A48	0x2000    MOVS	R0, #0
0x2A4A	0x4C09    LDR	R4, [PC, #36]
0x2A4C	0x6824    LDR	R4, [R4, #0]
0x2A4E	0x47A0    BLX	R4
;__mp3_driver.c, 182 :: 		hal_spiWrite( &tmp, 1 );
0x2A50	0xA902    ADD	R1, SP, #8
0x2A52	0x4608    MOV	R0, R1
0x2A54	0x2101    MOVS	R1, #1
0x2A56	0xF7FFFAAB  BL	__mp3_driver_hal_spiWrite+0
;__mp3_driver.c, 183 :: 		hal_gpio_intSet( 1 );
0x2A5A	0x2001    MOVS	R0, #1
0x2A5C	0x4C04    LDR	R4, [PC, #16]
0x2A5E	0x6824    LDR	R4, [R4, #0]
0x2A60	0x47A0    BLX	R4
;__mp3_driver.c, 185 :: 		return 0;
0x2A62	0x2000    MOVS	R0, #0
;__mp3_driver.c, 186 :: 		}
L_end_mp3_dataWrite:
0x2A64	0xF8DDE000  LDR	LR, [SP, #0]
0x2A68	0xB003    ADD	SP, SP, #12
0x2A6A	0x4770    BX	LR
0x2A6C	0x07342000  	__mp3_driver_hal_gpio_anGet+0
0x2A70	0x07282000  	__mp3_driver_hal_gpio_intSet+0
; end of _mp3_dataWrite
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 383 :: 		
0x314C	0xB081    SUB	SP, SP, #4
0x314E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 386 :: 		
; ulRCC_CR start address is: 8 (R2)
0x3152	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 387 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x3154	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 388 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x3156	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3158	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 396 :: 		
0x315A	0xF64B3080  MOVW	R0, #48000
0x315E	0x4281    CMP	R1, R0
0x3160	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 397 :: 		
0x3162	0x4846    LDR	R0, [PC, #280]
0x3164	0x6800    LDR	R0, [R0, #0]
0x3166	0xF0400102  ORR	R1, R0, #2
0x316A	0x4844    LDR	R0, [PC, #272]
0x316C	0x6001    STR	R1, [R0, #0]
0x316E	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC233
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3170	0xF64550C0  MOVW	R0, #24000
0x3174	0x4281    CMP	R1, R0
0x3176	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 399 :: 		
0x3178	0x4840    LDR	R0, [PC, #256]
0x317A	0x6800    LDR	R0, [R0, #0]
0x317C	0xF0400101  ORR	R1, R0, #1
0x3180	0x483E    LDR	R0, [PC, #248]
0x3182	0x6001    STR	R1, [R0, #0]
0x3184	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 401 :: 		
0x3186	0x483D    LDR	R0, [PC, #244]
0x3188	0x6801    LDR	R1, [R0, #0]
0x318A	0xF06F0007  MVN	R0, #7
0x318E	0x4001    ANDS	R1, R0
0x3190	0x483A    LDR	R0, [PC, #232]
0x3192	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC235:
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 403 :: 		
0x3194	0xF7FFFEC6  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 405 :: 		
0x3198	0x4839    LDR	R0, [PC, #228]
0x319A	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 406 :: 		
0x319C	0x4839    LDR	R0, [PC, #228]
0x319E	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 407 :: 		
0x31A0	0x4839    LDR	R0, [PC, #228]
0x31A2	0xEA020100  AND	R1, R2, R0, LSL #0
0x31A6	0x4839    LDR	R0, [PC, #228]
0x31A8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 409 :: 		
0x31AA	0xF0020001  AND	R0, R2, #1
0x31AE	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x31B0	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 410 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x31B2	0x4836    LDR	R0, [PC, #216]
0x31B4	0x6800    LDR	R0, [R0, #0]
0x31B6	0xF0000002  AND	R0, R0, #2
0x31BA	0x2800    CMP	R0, #0
0x31BC	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC238
;__Lib_System_105_107.c, 411 :: 		
0x31BE	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 412 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x31C0	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 409 :: 		
0x31C2	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x31C4	0xF4023080  AND	R0, R2, #65536
0x31C8	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x31CA	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 415 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x31CC	0x482F    LDR	R0, [PC, #188]
0x31CE	0x6800    LDR	R0, [R0, #0]
0x31D0	0xF4003000  AND	R0, R0, #131072
0x31D4	0x2800    CMP	R0, #0
0x31D6	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC241
;__Lib_System_105_107.c, 416 :: 		
0x31D8	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC240
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 417 :: 		
; ulRCC_CR end address is: 8 (R2)
0x31DA	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 414 :: 		
0x31DC	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 417 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
;__Lib_System_105_107.c, 419 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x31DE	0xF0025080  AND	R0, R2, #268435456
0x31E2	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 420 :: 		
0x31E4	0x4829    LDR	R0, [PC, #164]
0x31E6	0x6800    LDR	R0, [R0, #0]
0x31E8	0xF0405180  ORR	R1, R0, #268435456
0x31EC	0x4827    LDR	R0, [PC, #156]
0x31EE	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 421 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x31F0	0x4826    LDR	R0, [PC, #152]
0x31F2	0x6800    LDR	R0, [R0, #0]
0x31F4	0xF0005000  AND	R0, R0, #536870912
0x31F8	0x2800    CMP	R0, #0
0x31FA	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC244
;__Lib_System_105_107.c, 422 :: 		
0x31FC	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC243
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 423 :: 		
; ulRCC_CR end address is: 8 (R2)
0x31FE	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 419 :: 		
;__Lib_System_105_107.c, 423 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
;__Lib_System_105_107.c, 425 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x3200	0xF0026080  AND	R0, R2, #67108864
0x3204	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 426 :: 		
0x3206	0x4821    LDR	R0, [PC, #132]
0x3208	0x6800    LDR	R0, [R0, #0]
0x320A	0xF0406180  ORR	R1, R0, #67108864
0x320E	0x481F    LDR	R0, [PC, #124]
0x3210	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x3212	0x4611    MOV	R1, R2
0x3214	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC246:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x3216	0x481D    LDR	R0, [PC, #116]
0x3218	0x6800    LDR	R0, [R0, #0]
0x321A	0xF0006000  AND	R0, R0, #134217728
0x321E	0x2800    CMP	R0, #0
0x3220	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC247
;__Lib_System_105_107.c, 428 :: 		
0x3222	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC246
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x3224	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 425 :: 		
0x3226	0x4611    MOV	R1, R2
0x3228	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x322A	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x322E	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 432 :: 		
0x3230	0x4816    LDR	R0, [PC, #88]
0x3232	0x6800    LDR	R0, [R0, #0]
0x3234	0xF0407180  ORR	R1, R0, #16777216
0x3238	0x4814    LDR	R0, [PC, #80]
0x323A	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x323C	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 433 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC249:
; ulRCC_CFGR start address is: 4 (R1)
0x323E	0x4813    LDR	R0, [PC, #76]
0x3240	0x6800    LDR	R0, [R0, #0]
0x3242	0xF0007000  AND	R0, R0, #33554432
0x3246	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC250
;__Lib_System_105_107.c, 434 :: 		
0x3248	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC249
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 435 :: 		
0x324A	0x460A    MOV	R2, R1
0x324C	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 431 :: 		
;__Lib_System_105_107.c, 435 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
;__Lib_System_105_107.c, 439 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 8 (R2)
0x324E	0x480C    LDR	R0, [PC, #48]
0x3250	0x6800    LDR	R0, [R0, #0]
0x3252	0xF000010C  AND	R1, R0, #12
0x3256	0x0090    LSLS	R0, R2, #2
0x3258	0xF000000C  AND	R0, R0, #12
0x325C	0x4281    CMP	R1, R0
0x325E	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x3260	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 441 :: 		
L_end_InitialSetUpRCCRCC2:
0x3262	0xF8DDE000  LDR	LR, [SP, #0]
0x3266	0xB001    ADD	SP, SP, #4
0x3268	0x4770    BX	LR
0x326A	0xBF00    NOP
0x326C	0x00810501  	#83951745
0x3270	0x8402001D  	#1934338
0x3274	0x06440001  	#67140
0x3278	0x19400001  	#72000
0x327C	0x20004002  	FLASH_ACR+0
0x3280	0x10044002  	RCC_CFGR+0
0x3284	0x102C4002  	RCC_CFGR2+0
0x3288	0xFFFF000F  	#1048575
0x328C	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 356 :: 		
0x2F24	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 359 :: 		
0x2F26	0x4815    LDR	R0, [PC, #84]
0x2F28	0x6800    LDR	R0, [R0, #0]
0x2F2A	0xF0400101  ORR	R1, R0, #1
0x2F2E	0x4813    LDR	R0, [PC, #76]
0x2F30	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x2F32	0x4913    LDR	R1, [PC, #76]
0x2F34	0x4813    LDR	R0, [PC, #76]
0x2F36	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x2F38	0x4810    LDR	R0, [PC, #64]
0x2F3A	0x6801    LDR	R1, [R0, #0]
0x2F3C	0x4812    LDR	R0, [PC, #72]
0x2F3E	0x4001    ANDS	R1, R0
0x2F40	0x480E    LDR	R0, [PC, #56]
0x2F42	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x2F44	0x480D    LDR	R0, [PC, #52]
0x2F46	0x6801    LDR	R1, [R0, #0]
0x2F48	0xF46F2080  MVN	R0, #262144
0x2F4C	0x4001    ANDS	R1, R0
0x2F4E	0x480B    LDR	R0, [PC, #44]
0x2F50	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 371 :: 		
0x2F52	0x480C    LDR	R0, [PC, #48]
0x2F54	0x6801    LDR	R1, [R0, #0]
0x2F56	0xF46F00FE  MVN	R0, #8323072
0x2F5A	0x4001    ANDS	R1, R0
0x2F5C	0x4809    LDR	R0, [PC, #36]
0x2F5E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 374 :: 		
0x2F60	0x4806    LDR	R0, [PC, #24]
0x2F62	0x6801    LDR	R1, [R0, #0]
0x2F64	0xF06F50A0  MVN	R0, #335544320
0x2F68	0x4001    ANDS	R1, R0
0x2F6A	0x4804    LDR	R0, [PC, #16]
0x2F6C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 377 :: 		
0x2F6E	0xF04F0100  MOV	R1, #0
0x2F72	0x4806    LDR	R0, [PC, #24]
0x2F74	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
L_end_SystemClockSetDefault:
0x2F76	0xB001    ADD	SP, SP, #4
0x2F78	0x4770    BX	LR
0x2F7A	0xBF00    NOP
0x2F7C	0x10004002  	RCC_CR+0
0x2F80	0x0000F0FF  	#-251723776
0x2F84	0x10044002  	RCC_CFGR+0
0x2F88	0xFFFFFEF6  	#-17367041
0x2F8C	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 443 :: 		
0x3118	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 444 :: 		
0x311A	0x4902    LDR	R1, [PC, #8]
0x311C	0x4802    LDR	R0, [PC, #8]
0x311E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 445 :: 		
L_end_InitialSetUpFosc:
0x3120	0xB001    ADD	SP, SP, #4
0x3122	0x4770    BX	LR
0x3124	0x19400001  	#72000
0x3128	0x04482000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 307 :: 		
0x3110	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 308 :: 		
L___GenExcept28:
0x3112	0xE7FE    B	L___GenExcept28
;__Lib_System_105_107.c, 309 :: 		
L_end___GenExcept:
0x3114	0xB001    ADD	SP, SP, #4
0x3116	0x4770    BX	LR
; end of ___GenExcept
0x3700	0xB500    PUSH	(R14)
0x3702	0xF8DFB014  LDR	R11, [PC, #20]
0x3706	0xF8DFA014  LDR	R10, [PC, #20]
0x370A	0xF8DFC014  LDR	R12, [PC, #20]
0x370E	0xF7FFFCF5  BL	12540
0x3712	0xBD00    POP	(R15)
0x3714	0x4770    BX	LR
0x3716	0xBF00    NOP
0x3718	0x00002000  	#536870912
0x371C	0x02402000  	#536871488
0x3720	0x32900000  	#12944
0x3780	0xB500    PUSH	(R14)
0x3782	0xF8DFB010  LDR	R11, [PC, #16]
0x3786	0xF8DFA010  LDR	R10, [PC, #16]
0x378A	0xF7FFFB79  BL	11904
0x378E	0xBD00    POP	(R15)
0x3790	0x4770    BX	LR
0x3792	0xBF00    NOP
0x3794	0x00002000  	#536870912
0x3798	0x07402000  	#536872768
;__Lib_System_105_107.c,448 :: __Lib_System_105_107_ADCPrescTable [4]
0x1FEC	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;,0 :: _initBlock_1 [554]
; Containing: ?ICS?lstr1_Click_MP3_STM [25]
;             ?ICS_mp3_filename [512]
;             ?ICS?lstr2_Click_MP3_STM [17]
0x3290	0x2D2D2D20 ;_initBlock_1+0 : ?ICS?lstr1_Click_MP3_STM at 0x3290
0x3294	0x434D4D20 ;_initBlock_1+4
0x3298	0x54414620 ;_initBlock_1+8
0x329C	0x696E6920 ;_initBlock_1+12
0x32A0	0x6C616974 ;_initBlock_1+16
0x32A4	0x64657A69 ;_initBlock_1+20
0x32A8	0x756F7300 ;_initBlock_1+24 : ?ICS_mp3_filename at 0x32A9
0x32AC	0x6D2E646E ;_initBlock_1+28
0x32B0	0x00003370 ;_initBlock_1+32
0x32B4	0x00000000 ;_initBlock_1+36
0x32B8	0x00000000 ;_initBlock_1+40
0x32BC	0x00000000 ;_initBlock_1+44
0x32C0	0x00000000 ;_initBlock_1+48
0x32C4	0x00000000 ;_initBlock_1+52
0x32C8	0x00000000 ;_initBlock_1+56
0x32CC	0x00000000 ;_initBlock_1+60
0x32D0	0x00000000 ;_initBlock_1+64
0x32D4	0x00000000 ;_initBlock_1+68
0x32D8	0x00000000 ;_initBlock_1+72
0x32DC	0x00000000 ;_initBlock_1+76
0x32E0	0x00000000 ;_initBlock_1+80
0x32E4	0x00000000 ;_initBlock_1+84
0x32E8	0x00000000 ;_initBlock_1+88
0x32EC	0x00000000 ;_initBlock_1+92
0x32F0	0x00000000 ;_initBlock_1+96
0x32F4	0x00000000 ;_initBlock_1+100
0x32F8	0x00000000 ;_initBlock_1+104
0x32FC	0x00000000 ;_initBlock_1+108
0x3300	0x00000000 ;_initBlock_1+112
0x3304	0x00000000 ;_initBlock_1+116
0x3308	0x00000000 ;_initBlock_1+120
0x330C	0x00000000 ;_initBlock_1+124
0x3310	0x00000000 ;_initBlock_1+128
0x3314	0x00000000 ;_initBlock_1+132
0x3318	0x00000000 ;_initBlock_1+136
0x331C	0x00000000 ;_initBlock_1+140
0x3320	0x00000000 ;_initBlock_1+144
0x3324	0x00000000 ;_initBlock_1+148
0x3328	0x00000000 ;_initBlock_1+152
0x332C	0x00000000 ;_initBlock_1+156
0x3330	0x00000000 ;_initBlock_1+160
0x3334	0x00000000 ;_initBlock_1+164
0x3338	0x00000000 ;_initBlock_1+168
0x333C	0x00000000 ;_initBlock_1+172
0x3340	0x00000000 ;_initBlock_1+176
0x3344	0x00000000 ;_initBlock_1+180
0x3348	0x00000000 ;_initBlock_1+184
0x334C	0x00000000 ;_initBlock_1+188
0x3350	0x00000000 ;_initBlock_1+192
0x3354	0x00000000 ;_initBlock_1+196
0x3358	0x00000000 ;_initBlock_1+200
0x335C	0x00000000 ;_initBlock_1+204
0x3360	0x00000000 ;_initBlock_1+208
0x3364	0x00000000 ;_initBlock_1+212
0x3368	0x00000000 ;_initBlock_1+216
0x336C	0x00000000 ;_initBlock_1+220
0x3370	0x00000000 ;_initBlock_1+224
0x3374	0x00000000 ;_initBlock_1+228
0x3378	0x00000000 ;_initBlock_1+232
0x337C	0x00000000 ;_initBlock_1+236
0x3380	0x00000000 ;_initBlock_1+240
0x3384	0x00000000 ;_initBlock_1+244
0x3388	0x00000000 ;_initBlock_1+248
0x338C	0x00000000 ;_initBlock_1+252
0x3390	0x00000000 ;_initBlock_1+256
0x3394	0x00000000 ;_initBlock_1+260
0x3398	0x00000000 ;_initBlock_1+264
0x339C	0x00000000 ;_initBlock_1+268
0x33A0	0x00000000 ;_initBlock_1+272
0x33A4	0x00000000 ;_initBlock_1+276
0x33A8	0x00000000 ;_initBlock_1+280
0x33AC	0x00000000 ;_initBlock_1+284
0x33B0	0x00000000 ;_initBlock_1+288
0x33B4	0x00000000 ;_initBlock_1+292
0x33B8	0x00000000 ;_initBlock_1+296
0x33BC	0x00000000 ;_initBlock_1+300
0x33C0	0x00000000 ;_initBlock_1+304
0x33C4	0x00000000 ;_initBlock_1+308
0x33C8	0x00000000 ;_initBlock_1+312
0x33CC	0x00000000 ;_initBlock_1+316
0x33D0	0x00000000 ;_initBlock_1+320
0x33D4	0x00000000 ;_initBlock_1+324
0x33D8	0x00000000 ;_initBlock_1+328
0x33DC	0x00000000 ;_initBlock_1+332
0x33E0	0x00000000 ;_initBlock_1+336
0x33E4	0x00000000 ;_initBlock_1+340
0x33E8	0x00000000 ;_initBlock_1+344
0x33EC	0x00000000 ;_initBlock_1+348
0x33F0	0x00000000 ;_initBlock_1+352
0x33F4	0x00000000 ;_initBlock_1+356
0x33F8	0x00000000 ;_initBlock_1+360
0x33FC	0x00000000 ;_initBlock_1+364
0x3400	0x00000000 ;_initBlock_1+368
0x3404	0x00000000 ;_initBlock_1+372
0x3408	0x00000000 ;_initBlock_1+376
0x340C	0x00000000 ;_initBlock_1+380
0x3410	0x00000000 ;_initBlock_1+384
0x3414	0x00000000 ;_initBlock_1+388
0x3418	0x00000000 ;_initBlock_1+392
0x341C	0x00000000 ;_initBlock_1+396
0x3420	0x00000000 ;_initBlock_1+400
0x3424	0x00000000 ;_initBlock_1+404
0x3428	0x00000000 ;_initBlock_1+408
0x342C	0x00000000 ;_initBlock_1+412
0x3430	0x00000000 ;_initBlock_1+416
0x3434	0x00000000 ;_initBlock_1+420
0x3438	0x00000000 ;_initBlock_1+424
0x343C	0x00000000 ;_initBlock_1+428
0x3440	0x00000000 ;_initBlock_1+432
0x3444	0x00000000 ;_initBlock_1+436
0x3448	0x00000000 ;_initBlock_1+440
0x344C	0x00000000 ;_initBlock_1+444
0x3450	0x00000000 ;_initBlock_1+448
0x3454	0x00000000 ;_initBlock_1+452
0x3458	0x00000000 ;_initBlock_1+456
0x345C	0x00000000 ;_initBlock_1+460
0x3460	0x00000000 ;_initBlock_1+464
0x3464	0x00000000 ;_initBlock_1+468
0x3468	0x00000000 ;_initBlock_1+472
0x346C	0x00000000 ;_initBlock_1+476
0x3470	0x00000000 ;_initBlock_1+480
0x3474	0x00000000 ;_initBlock_1+484
0x3478	0x00000000 ;_initBlock_1+488
0x347C	0x00000000 ;_initBlock_1+492
0x3480	0x00000000 ;_initBlock_1+496
0x3484	0x00000000 ;_initBlock_1+500
0x3488	0x00000000 ;_initBlock_1+504
0x348C	0x00000000 ;_initBlock_1+508
0x3490	0x00000000 ;_initBlock_1+512
0x3494	0x00000000 ;_initBlock_1+516
0x3498	0x00000000 ;_initBlock_1+520
0x349C	0x00000000 ;_initBlock_1+524
0x34A0	0x00000000 ;_initBlock_1+528
0x34A4	0x00000000 ;_initBlock_1+532
0x34A8	0x2D2D2000 ;_initBlock_1+536 : ?ICS?lstr2_Click_MP3_STM at 0x34A9
0x34AC	0x6C50202D ;_initBlock_1+540
0x34B0	0x61207961 ;_initBlock_1+544
0x34B4	0x6F696475 ;_initBlock_1+548
0x34B8	0x002E ;_initBlock_1+552
; end of _initBlock_1
;Click_MP3_STM.c,0 :: ?ICS_cnt [2]
0x34BA	0x0000 ;?ICS_cnt+0
; end of ?ICS_cnt
;Click_MP3_STM.c,0 :: ?ICS?lstr3_Click_MP3_STM [14]
0x34BC	0x2D2D2D20 ;?ICS?lstr3_Click_MP3_STM+0
0x34C0	0x6E694620 ;?ICS?lstr3_Click_MP3_STM+4
0x34C4	0x21687369 ;?ICS?lstr3_Click_MP3_STM+8
0x34C8	0x0020 ;?ICS?lstr3_Click_MP3_STM+12
; end of ?ICS?lstr3_Click_MP3_STM
;,0 :: _initBlock_4 [4]
; Containing: ?ICS__Lib_Mmc_cardType [1]
;             ?ICS?lstr1___Lib_MmcFat16 [3]
0x34CA	0x002E2E00 ;_initBlock_4+0 : ?ICS__Lib_Mmc_cardType at 0x34CA : ?ICS?lstr1___Lib_MmcFat16 at 0x34CB
; end of _initBlock_4
;__Lib_MmcFat16.c,0 :: ?ICS?lstr2___Lib_MmcFat16 [2]
0x34CE	0x002E ;?ICS?lstr2___Lib_MmcFat16+0
; end of ?ICS?lstr2___Lib_MmcFat16
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART2_PD56 [108]
0x34D0	0x00000035 ;__GPIO_MODULE_USART2_PD56+0
0x34D4	0x00000036 ;__GPIO_MODULE_USART2_PD56+4
0x34D8	0xFFFFFFFF ;__GPIO_MODULE_USART2_PD56+8
0x34DC	0x00000000 ;__GPIO_MODULE_USART2_PD56+12
0x34E0	0x00000000 ;__GPIO_MODULE_USART2_PD56+16
0x34E4	0x00000000 ;__GPIO_MODULE_USART2_PD56+20
0x34E8	0x00000000 ;__GPIO_MODULE_USART2_PD56+24
0x34EC	0x00000000 ;__GPIO_MODULE_USART2_PD56+28
0x34F0	0x00000000 ;__GPIO_MODULE_USART2_PD56+32
0x34F4	0x00000000 ;__GPIO_MODULE_USART2_PD56+36
0x34F8	0x00000000 ;__GPIO_MODULE_USART2_PD56+40
0x34FC	0x00000000 ;__GPIO_MODULE_USART2_PD56+44
0x3500	0x00000000 ;__GPIO_MODULE_USART2_PD56+48
0x3504	0x00000818 ;__GPIO_MODULE_USART2_PD56+52
0x3508	0x00000018 ;__GPIO_MODULE_USART2_PD56+56
0x350C	0x00000000 ;__GPIO_MODULE_USART2_PD56+60
0x3510	0x00000000 ;__GPIO_MODULE_USART2_PD56+64
0x3514	0x00000000 ;__GPIO_MODULE_USART2_PD56+68
0x3518	0x00000000 ;__GPIO_MODULE_USART2_PD56+72
0x351C	0x00000000 ;__GPIO_MODULE_USART2_PD56+76
0x3520	0x00000000 ;__GPIO_MODULE_USART2_PD56+80
0x3524	0x00000000 ;__GPIO_MODULE_USART2_PD56+84
0x3528	0x00000000 ;__GPIO_MODULE_USART2_PD56+88
0x352C	0x00000000 ;__GPIO_MODULE_USART2_PD56+92
0x3530	0x00000000 ;__GPIO_MODULE_USART2_PD56+96
0x3534	0x00000000 ;__GPIO_MODULE_USART2_PD56+100
0x3538	0x08000008 ;__GPIO_MODULE_USART2_PD56+104
; end of __GPIO_MODULE_USART2_PD56
;__Lib_GPIO_32F10x_Defs.c,726 :: __GPIO_MODULE_USART3_PD89 [108]
0x353C	0x00000038 ;__GPIO_MODULE_USART3_PD89+0
0x3540	0x00000039 ;__GPIO_MODULE_USART3_PD89+4
0x3544	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x3548	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x354C	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x3550	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x3554	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x3558	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x355C	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x3560	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x3564	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x3568	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x356C	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x3570	0x00000818 ;__GPIO_MODULE_USART3_PD89+52
0x3574	0x00000018 ;__GPIO_MODULE_USART3_PD89+56
0x3578	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x357C	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x3580	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x3584	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x3588	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x358C	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x3590	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x3594	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x3598	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x359C	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x35A0	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x35A4	0x08140030 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x35A8	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x35AC	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x35B0	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x35B4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x35B8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x35BC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x35C0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x35C4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x35C8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x35CC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x35D0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x35D4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x35D8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x35DC	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x35E0	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x35E4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x35E8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x35EC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x35F0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x35F4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x35F8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x35FC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x3600	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x3604	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x3608	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x360C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x3610	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,675 :: __GPIO_MODULE_SPI3_PC10_11_12 [108]
0x3614	0x0000002A ;__GPIO_MODULE_SPI3_PC10_11_12+0
0x3618	0x0000002B ;__GPIO_MODULE_SPI3_PC10_11_12+4
0x361C	0x0000002C ;__GPIO_MODULE_SPI3_PC10_11_12+8
0x3620	0xFFFFFFFF ;__GPIO_MODULE_SPI3_PC10_11_12+12
0x3624	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+16
0x3628	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+20
0x362C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+24
0x3630	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+28
0x3634	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+32
0x3638	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+36
0x363C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+40
0x3640	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+44
0x3644	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+48
0x3648	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+52
0x364C	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+56
0x3650	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+60
0x3654	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+64
0x3658	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+68
0x365C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+72
0x3660	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+76
0x3664	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+80
0x3668	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+84
0x366C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+88
0x3670	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+92
0x3674	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+96
0x3678	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+100
0x367C	0x08201100 ;__GPIO_MODULE_SPI3_PC10_11_12+104
; end of __GPIO_MODULE_SPI3_PC10_11_12
;easymx_v7_STM32F107VC.c,47 :: __MIKROBUS1_GPIO [96]
0x3680	0x00002831 ;__MIKROBUS1_GPIO+0
0x3684	0x0000283D ;__MIKROBUS1_GPIO+4
0x3688	0x000027D5 ;__MIKROBUS1_GPIO+8
0x368C	0x000027E1 ;__MIKROBUS1_GPIO+12
0x3690	0x000027ED ;__MIKROBUS1_GPIO+16
0x3694	0x00002369 ;__MIKROBUS1_GPIO+20
0x3698	0x000022F1 ;__MIKROBUS1_GPIO+24
0x369C	0x000022FD ;__MIKROBUS1_GPIO+28
0x36A0	0x00002309 ;__MIKROBUS1_GPIO+32
0x36A4	0x000022CD ;__MIKROBUS1_GPIO+36
0x36A8	0x000022D9 ;__MIKROBUS1_GPIO+40
0x36AC	0x000022E5 ;__MIKROBUS1_GPIO+44
0x36B0	0x00002965 ;__MIKROBUS1_GPIO+48
0x36B4	0x0000286D ;__MIKROBUS1_GPIO+52
0x36B8	0x00002879 ;__MIKROBUS1_GPIO+56
0x36BC	0x00002885 ;__MIKROBUS1_GPIO+60
0x36C0	0x00002849 ;__MIKROBUS1_GPIO+64
0x36C4	0x00002855 ;__MIKROBUS1_GPIO+68
0x36C8	0x00002861 ;__MIKROBUS1_GPIO+72
0x36CC	0x00002891 ;__MIKROBUS1_GPIO+76
0x36D0	0x000028C1 ;__MIKROBUS1_GPIO+80
0x36D4	0x000028CD ;__MIKROBUS1_GPIO+84
0x36D8	0x000028D9 ;__MIKROBUS1_GPIO+88
0x36DC	0x0000289D ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;__Lib_System_105_107.c,447 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x36E0	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x36E4	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x36E8	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x36EC	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;Click_MP3_STM.c,3 :: __MP3_SPI_CFG [8]
0x36F0	0x00000006 ;__MP3_SPI_CFG+0
0x36F4	0x00000304 ;__MP3_SPI_CFG+4
; end of __MP3_SPI_CFG
;easymx_v7_STM32F107VC.c,15 :: __MIKROBUS1_SPI [8]
0x36F8	0x0000124D ;__MIKROBUS1_SPI+0
0x36FC	0x00001211 ;__MIKROBUS1_SPI+4
; end of __MIKROBUS1_SPI
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [12]    _Get_Fosc_kHz
0x015C      [32]    __Lib_Mmc_Mmc_Wait_Data_Ready
0x017C     [140]    _GPIO_Clk_Enable
0x0208     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x02A0      [28]    _isspace
0x02BC      [38]    _strcmp
0x02E4     [168]    _RCC_GetClocksFrequency
0x038C     [196]    _Mmc_Write_Sector
0x0450      [60]    _Mmc_Multi_Read_Start
0x048C     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x06D0     [228]    __Lib_MmcFat16_getFatFreeCluster
0x07B4      [88]    _Mmc_Multi_Read_Sector
0x080C     [236]    __Lib_MmcFat16_putFatEntry
0x08F8     [208]    __Lib_MmcFat16_f16_normalize
0x09C8      [28]    _strlen
0x09E4      [30]    _toupper
0x0A04      [34]    __Lib_SPI_123_SPIx_Read
0x0A28     [148]    _Mmc_Multi_Read_Stop
0x0ABC      [52]    _memcmp
0x0AF0     [408]    __Lib_MmcFat16_f16_DirentToDir
0x0C88     [500]    _GPIO_Config
0x0E7C      [20]    __Lib_MmcFat16_f16_toInt
0x0E90     [272]    _GPIO_Alternate_Function_Enable
0x0FA0      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x0FE4      [30]    __Lib_UART_123_45_UARTx_Write
0x1004     [288]    __Lib_Mmc_Mmc_UnIdle
0x1124     [148]    __Lib_Mmc_Mmc_Send_Command
0x11B8      [28]    _SPI2_Read
0x11D4      [40]    __Lib_Mmc_Mmc_DeSelect
0x11FC      [20]    __Lib_Mmc_Mmc_Select
0x1210      [28]    _SPI3_Read
0x122C      [32]    _memset
0x124C      [28]    _SPI3_Write
0x1268      [28]    _UART1_Write
0x1284      [28]    _SPI1_Write
0x12A0      [28]    _SPI2_Write
0x12BC      [28]    _UART2_Write
0x12D8      [28]    _UART5_Write
0x12F4      [28]    _SPI1_Read
0x1310      [28]    _UART3_Write
0x132C      [28]    _UART4_Write
0x1348      [40]    _UART2_Init_Advanced
0x1370      [40]    _UART3_Init_Advanced
0x1398     [296]    __Lib_MmcFat16_stat
0x14C0      [40]    _UART1_Init_Advanced
0x14E8      [84]    _SPI3_Init_Advanced
0x153C     [524]    __Lib_MmcFat16_mkNod
0x1748     [120]    __Lib_MmcFat16_getFatEntry
0x17C0      [28]    _GPIO_Digital_Output
0x17DC      [24]    _GPIO_Digital_Input
0x17F4      [34]    __Lib_MmcFat16_f16_toLong
0x1818     [164]    __Lib_MmcFat16_checkFileName
0x18BC     [144]    _Mmc_Read_Sector
0x194C     [300]    __Lib_MmcFat16_getBoot
0x1A78      [34]    _memcpy
0x1A9C      [48]    __Lib_MmcFat16_nameToUpper
0x1ACC      [12]    easymx_v7_STM32F107VC__getRX_2
0x1AD8      [12]    easymx_v7_STM32F107VC__getINT_2
0x1AE4      [12]    easymx_v7_STM32F107VC__getSCL_2
0x1AF0      [12]    easymx_v7_STM32F107VC__getTX_2
0x1AFC      [12]    easymx_v7_STM32F107VC__getMISO_2
0x1B08      [12]    easymx_v7_STM32F107VC__getMOSI_2
0x1B14      [12]    easymx_v7_STM32F107VC__getPWM_2
0x1B20      [12]    easymx_v7_STM32F107VC__getSCK_2
0x1B2C      [12]    easymx_v7_STM32F107VC__getSDA_2
0x1B38     [600]    _Mmc_Fat_Open
0x1D90     [248]    _Mmc_Init_Vars
0x1E88     [264]    _Mmc_Init
0x1F90      [32]    easymx_v7_STM32F107VC__log_write
0x1FB0      [60]    __mp3_driver_hal_spiWrite
0x1FF0      [24]    _Delay_100ms
0x2008     [280]    _Mmc_Fat_Seek
0x2120     [416]    __Lib_MmcFat16_Mmc_Fat_Get_Info
0x22C0      [12]    easymx_v7_STM32F107VC__getCS_2
0x22CC      [12]    easymx_v7_STM32F107VC__setTX_1
0x22D8      [12]    easymx_v7_STM32F107VC__setSCL_1
0x22E4      [12]    easymx_v7_STM32F107VC__setSDA_1
0x22F0      [12]    easymx_v7_STM32F107VC__setPWM_1
0x22FC      [12]    easymx_v7_STM32F107VC__setINT_1
0x2308      [12]    easymx_v7_STM32F107VC__setRX_1
0x2314      [12]    easymx_v7_STM32F107VC__setAN_2
0x2320      [12]    easymx_v7_STM32F107VC__setMISO_2
0x232C      [12]    easymx_v7_STM32F107VC__setMOSI_2
0x2338      [12]    easymx_v7_STM32F107VC__setPWM_2
0x2344      [12]    easymx_v7_STM32F107VC__setRST_2
0x2350      [12]    easymx_v7_STM32F107VC__setCS_2
0x235C      [12]    easymx_v7_STM32F107VC__setSCK_2
0x2368      [12]    easymx_v7_STM32F107VC__setMOSI_1
0x2374      [36]    easymx_v7_STM32F107VC__spiInit_2
0x2398      [56]    easymx_v7_STM32F107VC__log_init1
0x23D0      [56]    easymx_v7_STM32F107VC__log_init2
0x2408     [440]    easymx_v7_STM32F107VC__gpioInit_1
0x25C0     [440]    easymx_v7_STM32F107VC__gpioInit_2
0x2778      [36]    easymx_v7_STM32F107VC__spiInit_1
0x279C      [56]    easymx_v7_STM32F107VC__log_initUartA
0x27D4      [12]    easymx_v7_STM32F107VC__setCS_1
0x27E0      [12]    easymx_v7_STM32F107VC__setSCK_1
0x27EC      [12]    easymx_v7_STM32F107VC__setMISO_1
0x27F8      [56]    easymx_v7_STM32F107VC__log_initUartB
0x2830      [12]    easymx_v7_STM32F107VC__setAN_1
0x283C      [12]    easymx_v7_STM32F107VC__setRST_1
0x2848      [12]    easymx_v7_STM32F107VC__getMISO_1
0x2854      [12]    easymx_v7_STM32F107VC__getMOSI_1
0x2860      [12]    easymx_v7_STM32F107VC__getPWM_1
0x286C      [12]    easymx_v7_STM32F107VC__getRST_1
0x2878      [12]    easymx_v7_STM32F107VC__getCS_1
0x2884      [12]    easymx_v7_STM32F107VC__getSCK_1
0x2890      [12]    easymx_v7_STM32F107VC__getINT_1
0x289C      [12]    easymx_v7_STM32F107VC__getSDA_1
0x28A8      [12]    easymx_v7_STM32F107VC__getAN_2
0x28B4      [12]    easymx_v7_STM32F107VC__getRST_2
0x28C0      [12]    easymx_v7_STM32F107VC__getRX_1
0x28CC      [12]    easymx_v7_STM32F107VC__getTX_1
0x28D8      [12]    easymx_v7_STM32F107VC__getSCL_1
0x28E4      [24]    __mp3_driver_hal_spiMap
0x28FC      [56]    __mp3_driver_hal_gpioMap
0x2934      [12]    easymx_v7_STM32F107VC__setSCL_2
0x2940      [12]    easymx_v7_STM32F107VC__setSDA_2
0x294C      [12]    easymx_v7_STM32F107VC__setINT_2
0x2958      [12]    easymx_v7_STM32F107VC__setRX_2
0x2964      [12]    easymx_v7_STM32F107VC__getAN_1
0x2970      [12]    easymx_v7_STM32F107VC__setTX_2
0x297C      [58]    _Mmc_Fat_Init
0x29B8      [48]    _mikrobus_spiInit
0x29E8      [64]    _mp3_dataWrite32
0x2A28      [76]    _mp3_dataWrite
0x2A74     [320]    _Mmc_Fat_Read
0x2BB4      [66]    _mikrobus_gpioInit
0x2BF8      [68]    _Mmc_Fat_Reset
0x2C3C      [52]    _mp3_init
0x2C70      [84]    _mp3_cmdWrite
0x2CC4     [140]    _Mmc_Fat_Assign
0x2D50      [52]    _mp3_reset
0x2D84      [40]    _mp3_spiDriverInit
0x2DAC      [28]    _mp3_setVolume
0x2DC8      [70]    _mikrobus_logInit
0x2E10     [112]    _mikrobus_logWrite
0x2E80      [58]    ___FillZeros
0x2EC0     [100]    _systemInit
0x2F24     [108]    __Lib_System_105_107_SystemClockSetDefault
0x2F90     [252]    _applicationTask
0x308C     [112]    _applicationInit
0x30FC      [20]    ___CC2DW
0x3110       [8]    ___GenExcept
0x3118      [20]    __Lib_System_105_107_InitialSetUpFosc
0x312C      [32]    _main
0x314C     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [25]    ?lstr1_Click_MP3_STM
0x20000019     [512]    _mp3_filename
0x20000219      [17]    ?lstr2_Click_MP3_STM
0x2000022A       [2]    _cnt
0x2000022C      [14]    ?lstr3_Click_MP3_STM
0x2000023A       [1]    __Lib_Mmc_cardType
0x2000023B       [3]    ?lstr1___Lib_MmcFat16
0x2000023E       [2]    ?lstr2___Lib_MmcFat16
0x20000240       [4]    _file_size
0x20000244     [512]    _mp3_buffer
0x20000444       [4]    _logger
0x20000448       [4]    ___System_CLOCK_IN_KHZ
0x2000044C       [4]    _SPI_Rd_Ptr
0x20000450     [516]    _f16_sector
0x20000654      [64]    _f16_fileDesc
0x20000694      [32]    __Lib_MmcFat16_f16_cFD
0x200006B4      [32]    __Lib_MmcFat16_f16_part
0x200006D4      [24]    __Lib_MmcFat16_f16_boot
0x200006EC       [4]    __Lib_MmcFat16_f16_sectBuffEnd
0x200006F0       [1]    __Lib_MmcFat16_f16_activePart
0x200006F1       [1]    ___f16_errno
0x200006F2       [2]    __Lib_MmcFat16_f16_dirEntry
0x200006F4       [4]    __Lib_MmcFat16_f16_currentDir
0x200006F8       [4]    __Lib_MmcFat16_f16_openedDir
0x200006FC       [1]    __Lib_MmcFat16_f16_currentHandle
0x200006FD      [13]    __Lib_MmcFat16_tmpBuf
0x2000070A       [2]    __Lib_MmcFat16_f16_time
0x2000070C       [2]    __Lib_MmcFat16_f16_date
0x2000070E       [2]    __Lib_MmcFat16_f16_dirEntryPerSect
0x20000710       [2]    __Lib_MmcFat16_f16_clustPerSect
0x20000714       [4]    _SPI_Wr_Ptr
0x20000718       [4]    _UART_Wr_Ptr
0x2000071C       [4]    _UART_Rd_Ptr
0x20000720       [4]    _UART_Rdy_Ptr
0x20000724       [4]    _UART_Tx_Idle_Ptr
0x20000728       [4]    __mp3_driver_hal_gpio_intSet
0x2000072C       [4]    __mp3_driver_hal_gpio_csSet
0x20000730       [4]    __mp3_driver_hal_gpio_rstSet
0x20000734       [4]    __mp3_driver_hal_gpio_anGet
0x20000738       [4]    __mp3_driver_fp_spiWrite
0x2000073C       [4]    __mp3_driver_fp_spiRead
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1FEC       [4]    __Lib_System_105_107_ADCPrescTable
0x3290      [25]    ?ICS?lstr1_Click_MP3_STM
0x32A9     [512]    ?ICS_mp3_filename
0x34A9      [17]    ?ICS?lstr2_Click_MP3_STM
0x34BA       [2]    ?ICS_cnt
0x34BC      [14]    ?ICS?lstr3_Click_MP3_STM
0x34CA       [1]    ?ICS__Lib_Mmc_cardType
0x34CB       [3]    ?ICS?lstr1___Lib_MmcFat16
0x34CE       [2]    ?ICS?lstr2___Lib_MmcFat16
0x34D0     [108]    __GPIO_MODULE_USART2_PD56
0x353C     [108]    __GPIO_MODULE_USART3_PD89
0x35A8     [108]    __GPIO_MODULE_USART1_PA9_10
0x3614     [108]    __GPIO_MODULE_SPI3_PC10_11_12
0x3680      [96]    __MIKROBUS1_GPIO
0x36E0      [16]    __Lib_System_105_107_APBAHBPrescTable
0x36F0       [8]    __MP3_SPI_CFG
0x36F8       [8]    __MIKROBUS1_SPI
