#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Oct  8 17:52:19 2015
# Process ID: 1955009
# Log file: /afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 5895.176 ; gain = 108.746 ; free physical = 10422 ; free virtual = 26365
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.srcs/sources_1/imports/sound_mp/LS245.sv /afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.srcs/sources_1/imports/sound_mp/LS255.sv}
update_compile_order -fileset sim_1
remove_files /afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.srcs/sources_1/imports/sound_mp/LS255.sv
remove_files -fileset sim_1 /afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.srcs/sources_1/imports/sound_mp/LS245.sv
add_files -norecurse /afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.srcs/sources_1/imports/sound_mp/LS255.sv
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_LS244' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.srcs/sources_1/imports/sound_mp/LS255.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_LS244_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.srcs/sources_1/imports/sound_mp/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_tristate_buffer
INFO: [VRFC 10-311] analyzing module testbench_LS244
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto b730375052da49668e854cb5b2f919d2 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_LS244_behav xil_defaultlib.testbench_LS244 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.testbench_LS244
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_LS244_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav/xsim.dir/testbench_LS244_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1553372596 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/p..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav/xsim.dir/testbench_LS244_behav/webtalk/xsim_webtalk..." line 42)
INFO: [Common 17-206] Exiting Webtalk at Thu Oct  8 17:56:06 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_LS244_behav -key {Behavioral:sim_1:Functional:testbench_LS244} -tclbatch {testbench_LS244.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source testbench_LS244.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A=00000000, en_A=1, en_B=0, Q=00000000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 5990.992 ; gain = 43.645 ; free physical = 10360 ; free virtual = 26303
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_LS244_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 5990.992 ; gain = 45.461 ; free physical = 10360 ; free virtual = 26303
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5990.992 ; gain = 0.000 ; free physical = 10364 ; free virtual = 26307
set_property top LS255 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_LS244' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported '/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.srcs/sources_1/imports/sound_mp/LS255.sv'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj testbench_LS244_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.srcs/sources_1/imports/sound_mp/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_tristate_buffer
INFO: [VRFC 10-311] analyzing module testbench_LS244
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto b730375052da49668e854cb5b2f919d2 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_LS244_behav xil_defaultlib.testbench_LS244 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.testbench_LS244
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_LS244_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav/xsim.dir/testbench_LS244_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2394323527 -regid "174679548_176449548_210570730_342" -xml /afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/p..."
    (file "/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav/xsim.dir/testbench_LS244_behav/webtalk/xsim_webtalk..." line 42)
INFO: [Common 17-206] Exiting Webtalk at Thu Oct  8 17:57:56 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_LS244_behav -key {Behavioral:sim_1:Functional:testbench_LS244} -tclbatch {testbench_LS244.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source testbench_LS244.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A=00000000, en_A=1, en_B=0, Q=00000000
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5990.992 ; gain = 0.000 ; free physical = 10353 ; free virtual = 26296
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_LS244_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 5990.992 ; gain = 0.000 ; free physical = 10353 ; free virtual = 26296
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5990.992 ; gain = 0.000 ; free physical = 10361 ; free virtual = 26304
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  8 17:59:02 2015...
