begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* This file is automatically generated by i386-gen.  Do not edit!  */
end_comment

begin_comment
comment|/* i386 opcode table.  */
end_comment

begin_decl_stmt
specifier|const
name|template
name|i386_optab
index|[]
init|=
block|{
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0xa0
block|,
name|None
block|,
name|Cpu64
block|,
name|D
operator||
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp64
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0xa0
block|,
name|None
block|,
name|CpuNo64
block|,
name|D
operator||
name|W
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp16
operator||
name|Disp32
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0x88
block|,
name|None
block|,
literal|0
block|,
name|D
operator||
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0xb0
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|ShortForm
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0xc6
block|,
literal|0x0
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0xb0
block|,
name|None
block|,
name|Cpu64
block|,
name|W
operator||
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm64
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0x8c
block|,
name|None
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|SReg2
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|RegMem
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0x8c
block|,
name|None
block|,
literal|0
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|SReg2
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0x8c
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|SReg3
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|RegMem
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0x8c
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|SReg3
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0x8e
block|,
name|None
block|,
literal|0
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|SReg2
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0x8e
block|,
name|None
block|,
literal|0
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|SReg2
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0x8e
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|SReg3
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0x8e
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|SReg3
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0xf20
block|,
name|None
block|,
name|Cpu386
operator||
name|CpuNo64
block|,
name|D
operator||
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Control
block|,
name|Reg32
operator||
name|RegMem
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0xf20
block|,
name|None
block|,
name|Cpu64
block|,
name|D
operator||
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Control
block|,
name|Reg64
operator||
name|RegMem
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0xf21
block|,
name|None
block|,
name|Cpu386
operator||
name|CpuNo64
block|,
name|D
operator||
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Debug
block|,
name|Reg32
operator||
name|RegMem
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0xf21
block|,
name|None
block|,
name|Cpu64
block|,
name|D
operator||
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Debug
block|,
name|Reg64
operator||
name|RegMem
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|2
block|,
literal|0xf24
block|,
name|None
block|,
name|Cpu386
operator||
name|CpuNo64
block|,
name|D
operator||
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Test
block|,
name|Reg32
operator||
name|RegMem
block|}
block|}
block|,
block|{
literal|"movabs"
block|,
literal|2
block|,
literal|0xa0
block|,
name|None
block|,
name|Cpu64
block|,
name|D
operator||
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp64
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"movabs"
block|,
literal|2
block|,
literal|0xb0
block|,
name|None
block|,
name|Cpu64
block|,
name|W
operator||
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm64
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"movsbl"
block|,
literal|2
block|,
literal|0xfbe
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg32
block|}
block|}
block|,
block|{
literal|"movsbw"
block|,
literal|2
block|,
literal|0xfbe
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
block|}
block|}
block|,
block|{
literal|"movswl"
block|,
literal|2
block|,
literal|0xfbf
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg32
block|}
block|}
block|,
block|{
literal|"movsbq"
block|,
literal|2
block|,
literal|0xfbe
block|,
name|None
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Rex64
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"movswq"
block|,
literal|2
block|,
literal|0xfbf
block|,
name|None
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Rex64
block|,
block|{
name|Reg16
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"movslq"
block|,
literal|2
block|,
literal|0x63
block|,
name|None
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Rex64
block|,
block|{
name|Reg32
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"movsx"
block|,
literal|2
block|,
literal|0xfbe
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"movsx"
block|,
literal|2
block|,
literal|0xfbf
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"movsx"
block|,
literal|2
block|,
literal|0x63
block|,
name|None
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Rex64
block|,
block|{
name|Reg32
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"movzb"
block|,
literal|2
block|,
literal|0xfb6
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"movzbl"
block|,
literal|2
block|,
literal|0xfb6
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg32
block|}
block|}
block|,
block|{
literal|"movzbw"
block|,
literal|2
block|,
literal|0xfb6
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
block|}
block|}
block|,
block|{
literal|"movzwl"
block|,
literal|2
block|,
literal|0xfb7
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg32
block|}
block|}
block|,
block|{
literal|"movzbq"
block|,
literal|2
block|,
literal|0xfb6
block|,
name|None
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Rex64
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"movzwq"
block|,
literal|2
block|,
literal|0xfb7
block|,
name|None
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Rex64
block|,
block|{
name|Reg16
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"movzx"
block|,
literal|2
block|,
literal|0xfb6
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"movzx"
block|,
literal|2
block|,
literal|0xfb7
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"push"
block|,
literal|1
block|,
literal|0x50
block|,
name|None
block|,
name|CpuNo64
block|,
name|ShortForm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"push"
block|,
literal|1
block|,
literal|0xff
block|,
literal|0x6
block|,
name|CpuNo64
block|,
name|Modrm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"push"
block|,
literal|1
block|,
literal|0x6a
block|,
name|None
block|,
name|Cpu186
operator||
name|CpuNo64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8S
block|}
block|}
block|,
block|{
literal|"push"
block|,
literal|1
block|,
literal|0x68
block|,
name|None
block|,
name|Cpu186
operator||
name|CpuNo64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm16
operator||
name|Imm32
block|}
block|}
block|,
block|{
literal|"push"
block|,
literal|1
block|,
literal|0x6
block|,
name|None
block|,
name|CpuNo64
block|,
name|ShortForm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|SReg2
block|}
block|}
block|,
block|{
literal|"push"
block|,
literal|1
block|,
literal|0xfa0
block|,
name|None
block|,
name|Cpu386
operator||
name|CpuNo64
block|,
name|ShortForm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|SReg3
block|}
block|}
block|,
block|{
literal|"push"
block|,
literal|1
block|,
literal|0x50
block|,
name|None
block|,
name|Cpu64
block|,
name|ShortForm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Reg16
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"push"
block|,
literal|1
block|,
literal|0xff
block|,
literal|0x6
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Reg16
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"push"
block|,
literal|1
block|,
literal|0x6a
block|,
name|None
block|,
name|Cpu64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Imm8S
block|}
block|}
block|,
block|{
literal|"push"
block|,
literal|1
block|,
literal|0x68
block|,
name|None
block|,
name|Cpu64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Imm16
operator||
name|Imm32S
block|}
block|}
block|,
block|{
literal|"push"
block|,
literal|1
block|,
literal|0xfa0
block|,
name|None
block|,
name|Cpu64
block|,
name|ShortForm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|SReg3
block|}
block|}
block|,
block|{
literal|"pusha"
block|,
literal|0
block|,
literal|0x60
block|,
name|None
block|,
name|Cpu186
operator||
name|CpuNo64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"pop"
block|,
literal|1
block|,
literal|0x58
block|,
name|None
block|,
name|CpuNo64
block|,
name|ShortForm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"pop"
block|,
literal|1
block|,
literal|0x8f
block|,
literal|0x0
block|,
name|CpuNo64
block|,
name|Modrm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"pop"
block|,
literal|1
block|,
literal|0x7
block|,
name|None
block|,
name|CpuNo64
block|,
name|ShortForm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|SReg2
block|}
block|}
block|,
block|{
literal|"pop"
block|,
literal|1
block|,
literal|0xfa1
block|,
name|None
block|,
name|Cpu386
operator||
name|CpuNo64
block|,
name|ShortForm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|SReg3
block|}
block|}
block|,
block|{
literal|"pop"
block|,
literal|1
block|,
literal|0x58
block|,
name|None
block|,
name|Cpu64
block|,
name|ShortForm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Reg16
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"pop"
block|,
literal|1
block|,
literal|0x8f
block|,
literal|0x0
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Reg16
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"pop"
block|,
literal|1
block|,
literal|0xfa1
block|,
name|None
block|,
name|Cpu64
block|,
name|ShortForm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|SReg3
block|}
block|}
block|,
block|{
literal|"popa"
block|,
literal|0
block|,
literal|0x61
block|,
name|None
block|,
name|Cpu186
operator||
name|CpuNo64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xchg"
block|,
literal|2
block|,
literal|0x90
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"xchg"
block|,
literal|2
block|,
literal|0x90
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Acc
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"xchg"
block|,
literal|2
block|,
literal|0x86
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"xchg"
block|,
literal|2
block|,
literal|0x86
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"in"
block|,
literal|2
block|,
literal|0xe4
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"in"
block|,
literal|2
block|,
literal|0xec
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|InOutPortReg
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"in"
block|,
literal|1
block|,
literal|0xe4
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|}
block|}
block|,
block|{
literal|"in"
block|,
literal|1
block|,
literal|0xec
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|InOutPortReg
block|}
block|}
block|,
block|{
literal|"out"
block|,
literal|2
block|,
literal|0xe6
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Acc
block|,
name|Imm8
block|}
block|}
block|,
block|{
literal|"out"
block|,
literal|2
block|,
literal|0xee
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Acc
block|,
name|InOutPortReg
block|}
block|}
block|,
block|{
literal|"out"
block|,
literal|1
block|,
literal|0xe6
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|}
block|}
block|,
block|{
literal|"out"
block|,
literal|1
block|,
literal|0xee
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|InOutPortReg
block|}
block|}
block|,
block|{
literal|"lea"
block|,
literal|2
block|,
literal|0x8d
block|,
name|None
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"lds"
block|,
literal|2
block|,
literal|0xc5
block|,
name|None
block|,
name|CpuNo64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"les"
block|,
literal|2
block|,
literal|0xc4
block|,
name|None
block|,
name|CpuNo64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"lfs"
block|,
literal|2
block|,
literal|0xfb4
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"lgs"
block|,
literal|2
block|,
literal|0xfb5
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"lss"
block|,
literal|2
block|,
literal|0xfb2
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"clc"
block|,
literal|0
block|,
literal|0xf8
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cld"
block|,
literal|0
block|,
literal|0xfc
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cli"
block|,
literal|0
block|,
literal|0xfa
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"clts"
block|,
literal|0
block|,
literal|0xf06
block|,
name|None
block|,
name|Cpu286
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cmc"
block|,
literal|0
block|,
literal|0xf5
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"lahf"
block|,
literal|0
block|,
literal|0x9f
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"sahf"
block|,
literal|0
block|,
literal|0x9e
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"pushf"
block|,
literal|0
block|,
literal|0x9c
block|,
name|None
block|,
name|CpuNo64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"pushf"
block|,
literal|0
block|,
literal|0x9c
block|,
name|None
block|,
name|Cpu64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"popf"
block|,
literal|0
block|,
literal|0x9d
block|,
name|None
block|,
name|CpuNo64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"popf"
block|,
literal|0
block|,
literal|0x9d
block|,
name|None
block|,
name|Cpu64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"stc"
block|,
literal|0
block|,
literal|0xf9
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"std"
block|,
literal|0
block|,
literal|0xfd
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"sti"
block|,
literal|0
block|,
literal|0xfb
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"add"
block|,
literal|2
block|,
literal|0x0
block|,
name|None
block|,
literal|0
block|,
name|D
operator||
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"add"
block|,
literal|2
block|,
literal|0x83
block|,
literal|0x0
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"add"
block|,
literal|2
block|,
literal|0x4
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"add"
block|,
literal|2
block|,
literal|0x80
block|,
literal|0x0
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"inc"
block|,
literal|1
block|,
literal|0x40
block|,
name|None
block|,
name|CpuNo64
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"inc"
block|,
literal|1
block|,
literal|0xfe
block|,
literal|0x0
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sub"
block|,
literal|2
block|,
literal|0x28
block|,
name|None
block|,
literal|0
block|,
name|D
operator||
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sub"
block|,
literal|2
block|,
literal|0x83
block|,
literal|0x5
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sub"
block|,
literal|2
block|,
literal|0x2c
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"sub"
block|,
literal|2
block|,
literal|0x80
block|,
literal|0x5
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"dec"
block|,
literal|1
block|,
literal|0x48
block|,
name|None
block|,
name|CpuNo64
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"dec"
block|,
literal|1
block|,
literal|0xfe
block|,
literal|0x1
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sbb"
block|,
literal|2
block|,
literal|0x18
block|,
name|None
block|,
literal|0
block|,
name|D
operator||
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sbb"
block|,
literal|2
block|,
literal|0x83
block|,
literal|0x3
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sbb"
block|,
literal|2
block|,
literal|0x1c
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"sbb"
block|,
literal|2
block|,
literal|0x80
block|,
literal|0x3
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
literal|2
block|,
literal|0x38
block|,
name|None
block|,
literal|0
block|,
name|D
operator||
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
literal|2
block|,
literal|0x83
block|,
literal|0x7
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
literal|2
block|,
literal|0x3c
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
literal|2
block|,
literal|0x80
block|,
literal|0x7
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"test"
block|,
literal|2
block|,
literal|0x84
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"test"
block|,
literal|2
block|,
literal|0x84
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"test"
block|,
literal|2
block|,
literal|0xa8
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"test"
block|,
literal|2
block|,
literal|0xf6
block|,
literal|0x0
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"and"
block|,
literal|2
block|,
literal|0x20
block|,
name|None
block|,
literal|0
block|,
name|D
operator||
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"and"
block|,
literal|2
block|,
literal|0x83
block|,
literal|0x4
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"and"
block|,
literal|2
block|,
literal|0x24
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"and"
block|,
literal|2
block|,
literal|0x80
block|,
literal|0x4
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"or"
block|,
literal|2
block|,
literal|0x8
block|,
name|None
block|,
literal|0
block|,
name|D
operator||
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"or"
block|,
literal|2
block|,
literal|0x83
block|,
literal|0x1
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"or"
block|,
literal|2
block|,
literal|0xc
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"or"
block|,
literal|2
block|,
literal|0x80
block|,
literal|0x1
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"xor"
block|,
literal|2
block|,
literal|0x30
block|,
name|None
block|,
literal|0
block|,
name|D
operator||
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"xor"
block|,
literal|2
block|,
literal|0x83
block|,
literal|0x6
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"xor"
block|,
literal|2
block|,
literal|0x34
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"xor"
block|,
literal|2
block|,
literal|0x80
block|,
literal|0x6
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"clr"
block|,
literal|1
block|,
literal|0x30
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|RegKludge
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"adc"
block|,
literal|2
block|,
literal|0x10
block|,
name|None
block|,
literal|0
block|,
name|D
operator||
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"adc"
block|,
literal|2
block|,
literal|0x83
block|,
literal|0x2
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"adc"
block|,
literal|2
block|,
literal|0x14
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"adc"
block|,
literal|2
block|,
literal|0x80
block|,
literal|0x2
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
operator||
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"neg"
block|,
literal|1
block|,
literal|0xf6
block|,
literal|0x3
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"not"
block|,
literal|1
block|,
literal|0xf6
block|,
literal|0x2
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"aaa"
block|,
literal|0
block|,
literal|0x37
block|,
name|None
block|,
name|CpuNo64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"aas"
block|,
literal|0
block|,
literal|0x3f
block|,
name|None
block|,
name|CpuNo64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"daa"
block|,
literal|0
block|,
literal|0x27
block|,
name|None
block|,
name|CpuNo64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"das"
block|,
literal|0
block|,
literal|0x2f
block|,
name|None
block|,
name|CpuNo64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"aad"
block|,
literal|0
block|,
literal|0xd50a
block|,
name|None
block|,
name|CpuNo64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"aad"
block|,
literal|1
block|,
literal|0xd5
block|,
name|None
block|,
name|CpuNo64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|}
block|}
block|,
block|{
literal|"aam"
block|,
literal|0
block|,
literal|0xd40a
block|,
name|None
block|,
name|CpuNo64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"aam"
block|,
literal|1
block|,
literal|0xd4
block|,
name|None
block|,
name|CpuNo64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|}
block|}
block|,
block|{
literal|"cbw"
block|,
literal|0
block|,
literal|0x98
block|,
name|None
block|,
literal|0
block|,
name|Size16
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cdqe"
block|,
literal|0
block|,
literal|0x98
block|,
name|None
block|,
name|Cpu64
block|,
name|Size64
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cwde"
block|,
literal|0
block|,
literal|0x98
block|,
name|None
block|,
literal|0
block|,
name|Size32
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cwd"
block|,
literal|0
block|,
literal|0x99
block|,
name|None
block|,
literal|0
block|,
name|Size16
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cdq"
block|,
literal|0
block|,
literal|0x99
block|,
name|None
block|,
literal|0
block|,
name|Size32
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cqo"
block|,
literal|0
block|,
literal|0x99
block|,
name|None
block|,
name|Cpu64
block|,
name|Size64
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cbtw"
block|,
literal|0
block|,
literal|0x98
block|,
name|None
block|,
literal|0
block|,
name|Size16
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cltq"
block|,
literal|0
block|,
literal|0x98
block|,
name|None
block|,
name|Cpu64
block|,
name|Size64
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cwtl"
block|,
literal|0
block|,
literal|0x98
block|,
name|None
block|,
literal|0
block|,
name|Size32
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cwtd"
block|,
literal|0
block|,
literal|0x99
block|,
name|None
block|,
literal|0
block|,
name|Size16
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cltd"
block|,
literal|0
block|,
literal|0x99
block|,
name|None
block|,
literal|0
block|,
name|Size32
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cqto"
block|,
literal|0
block|,
literal|0x99
block|,
name|None
block|,
name|Cpu64
block|,
name|Size64
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"mul"
block|,
literal|1
block|,
literal|0xf6
block|,
literal|0x4
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"imul"
block|,
literal|1
block|,
literal|0xf6
block|,
literal|0x5
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"imul"
block|,
literal|2
block|,
literal|0xfaf
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"imul"
block|,
literal|3
block|,
literal|0x6b
block|,
name|None
block|,
name|Cpu186
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"imul"
block|,
literal|3
block|,
literal|0x69
block|,
name|None
block|,
name|Cpu186
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"imul"
block|,
literal|2
block|,
literal|0x6b
block|,
name|None
block|,
name|Cpu186
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|RegKludge
block|,
block|{
name|Imm8S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"imul"
block|,
literal|2
block|,
literal|0x69
block|,
name|None
block|,
name|Cpu186
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|RegKludge
block|,
block|{
name|Imm16
operator||
name|Imm32
operator||
name|Imm32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"div"
block|,
literal|1
block|,
literal|0xf6
block|,
literal|0x6
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"div"
block|,
literal|2
block|,
literal|0xf6
block|,
literal|0x6
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"idiv"
block|,
literal|1
block|,
literal|0xf6
block|,
literal|0x7
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"idiv"
block|,
literal|2
block|,
literal|0xf6
block|,
literal|0x7
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"rol"
block|,
literal|2
block|,
literal|0xd0
block|,
literal|0x0
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm1
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"rol"
block|,
literal|2
block|,
literal|0xc0
block|,
literal|0x0
block|,
name|Cpu186
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"rol"
block|,
literal|2
block|,
literal|0xd2
block|,
literal|0x0
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|ShiftCount
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"rol"
block|,
literal|1
block|,
literal|0xd0
block|,
literal|0x0
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"ror"
block|,
literal|2
block|,
literal|0xd0
block|,
literal|0x1
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm1
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"ror"
block|,
literal|2
block|,
literal|0xc0
block|,
literal|0x1
block|,
name|Cpu186
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"ror"
block|,
literal|2
block|,
literal|0xd2
block|,
literal|0x1
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|ShiftCount
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"ror"
block|,
literal|1
block|,
literal|0xd0
block|,
literal|0x1
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"rcl"
block|,
literal|2
block|,
literal|0xd0
block|,
literal|0x2
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm1
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"rcl"
block|,
literal|2
block|,
literal|0xc0
block|,
literal|0x2
block|,
name|Cpu186
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"rcl"
block|,
literal|2
block|,
literal|0xd2
block|,
literal|0x2
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|ShiftCount
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"rcl"
block|,
literal|1
block|,
literal|0xd0
block|,
literal|0x2
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"rcr"
block|,
literal|2
block|,
literal|0xd0
block|,
literal|0x3
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm1
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"rcr"
block|,
literal|2
block|,
literal|0xc0
block|,
literal|0x3
block|,
name|Cpu186
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"rcr"
block|,
literal|2
block|,
literal|0xd2
block|,
literal|0x3
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|ShiftCount
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"rcr"
block|,
literal|1
block|,
literal|0xd0
block|,
literal|0x3
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sal"
block|,
literal|2
block|,
literal|0xd0
block|,
literal|0x4
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm1
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sal"
block|,
literal|2
block|,
literal|0xc0
block|,
literal|0x4
block|,
name|Cpu186
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sal"
block|,
literal|2
block|,
literal|0xd2
block|,
literal|0x4
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|ShiftCount
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sal"
block|,
literal|1
block|,
literal|0xd0
block|,
literal|0x4
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"shl"
block|,
literal|2
block|,
literal|0xd0
block|,
literal|0x4
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm1
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"shl"
block|,
literal|2
block|,
literal|0xc0
block|,
literal|0x4
block|,
name|Cpu186
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"shl"
block|,
literal|2
block|,
literal|0xd2
block|,
literal|0x4
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|ShiftCount
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"shl"
block|,
literal|1
block|,
literal|0xd0
block|,
literal|0x4
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"shr"
block|,
literal|2
block|,
literal|0xd0
block|,
literal|0x5
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm1
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"shr"
block|,
literal|2
block|,
literal|0xc0
block|,
literal|0x5
block|,
name|Cpu186
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"shr"
block|,
literal|2
block|,
literal|0xd2
block|,
literal|0x5
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|ShiftCount
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"shr"
block|,
literal|1
block|,
literal|0xd0
block|,
literal|0x5
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sar"
block|,
literal|2
block|,
literal|0xd0
block|,
literal|0x7
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm1
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sar"
block|,
literal|2
block|,
literal|0xc0
block|,
literal|0x7
block|,
name|Cpu186
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sar"
block|,
literal|2
block|,
literal|0xd2
block|,
literal|0x7
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|ShiftCount
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sar"
block|,
literal|1
block|,
literal|0xd0
block|,
literal|0x7
block|,
literal|0
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"shld"
block|,
literal|3
block|,
literal|0xfa4
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"shld"
block|,
literal|3
block|,
literal|0xfa5
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|ShiftCount
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"shld"
block|,
literal|2
block|,
literal|0xfa5
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"shrd"
block|,
literal|3
block|,
literal|0xfac
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"shrd"
block|,
literal|3
block|,
literal|0xfad
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|ShiftCount
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"shrd"
block|,
literal|2
block|,
literal|0xfad
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"call"
block|,
literal|1
block|,
literal|0xe8
block|,
name|None
block|,
name|CpuNo64
block|,
name|JumpDword
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp16
operator||
name|Disp32
block|}
block|}
block|,
block|{
literal|"call"
block|,
literal|1
block|,
literal|0xe8
block|,
name|None
block|,
name|Cpu64
block|,
name|JumpDword
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Disp16
operator||
name|Disp32
block|}
block|}
block|,
block|{
literal|"call"
block|,
literal|1
block|,
literal|0xff
block|,
literal|0x2
block|,
name|CpuNo64
block|,
name|Modrm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|JumpAbsolute
block|}
block|}
block|,
block|{
literal|"call"
block|,
literal|1
block|,
literal|0xff
block|,
literal|0x2
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Reg16
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|JumpAbsolute
block|}
block|}
block|,
block|{
literal|"call"
block|,
literal|2
block|,
literal|0x9a
block|,
name|None
block|,
name|CpuNo64
block|,
name|JumpInterSegment
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm16
block|,
name|Imm16
operator||
name|Imm32
block|}
block|}
block|,
block|{
literal|"call"
block|,
literal|1
block|,
literal|0xff
block|,
literal|0x3
block|,
literal|0
block|,
name|Modrm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|JumpAbsolute
block|}
block|}
block|,
block|{
literal|"lcall"
block|,
literal|2
block|,
literal|0x9a
block|,
name|None
block|,
name|CpuNo64
block|,
name|JumpInterSegment
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm16
block|,
name|Imm16
operator||
name|Imm32
block|}
block|}
block|,
block|{
literal|"lcall"
block|,
literal|1
block|,
literal|0xff
block|,
literal|0x3
block|,
literal|0
block|,
name|Modrm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|JumpAbsolute
block|}
block|}
block|,
block|{
literal|"jmp"
block|,
literal|1
block|,
literal|0xeb
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jmp"
block|,
literal|1
block|,
literal|0xff
block|,
literal|0x4
block|,
name|CpuNo64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|JumpAbsolute
block|}
block|}
block|,
block|{
literal|"jmp"
block|,
literal|1
block|,
literal|0xff
block|,
literal|0x4
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Reg16
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|JumpAbsolute
block|}
block|}
block|,
block|{
literal|"jmp"
block|,
literal|2
block|,
literal|0xea
block|,
name|None
block|,
name|CpuNo64
block|,
name|JumpInterSegment
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm16
block|,
name|Imm16
operator||
name|Imm32
block|}
block|}
block|,
block|{
literal|"jmp"
block|,
literal|1
block|,
literal|0xff
block|,
literal|0x5
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|JumpAbsolute
block|}
block|}
block|,
block|{
literal|"ljmp"
block|,
literal|2
block|,
literal|0xea
block|,
name|None
block|,
name|CpuNo64
block|,
name|JumpInterSegment
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm16
block|,
name|Imm16
operator||
name|Imm32
block|}
block|}
block|,
block|{
literal|"ljmp"
block|,
literal|1
block|,
literal|0xff
block|,
literal|0x5
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|JumpAbsolute
block|}
block|}
block|,
block|{
literal|"ret"
block|,
literal|0
block|,
literal|0xc3
block|,
name|None
block|,
name|CpuNo64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"ret"
block|,
literal|1
block|,
literal|0xc2
block|,
name|None
block|,
name|CpuNo64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm16
block|}
block|}
block|,
block|{
literal|"ret"
block|,
literal|0
block|,
literal|0xc3
block|,
name|None
block|,
name|Cpu64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"ret"
block|,
literal|1
block|,
literal|0xc2
block|,
name|None
block|,
name|Cpu64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Imm16
block|}
block|}
block|,
block|{
literal|"lret"
block|,
literal|0
block|,
literal|0xcb
block|,
name|None
block|,
literal|0
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"lret"
block|,
literal|1
block|,
literal|0xca
block|,
name|None
block|,
literal|0
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm16
block|}
block|}
block|,
block|{
literal|"enter"
block|,
literal|2
block|,
literal|0xc8
block|,
name|None
block|,
name|Cpu186
operator||
name|CpuNo64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm16
block|,
name|Imm8
block|}
block|}
block|,
block|{
literal|"enter"
block|,
literal|2
block|,
literal|0xc8
block|,
name|None
block|,
name|Cpu64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Imm16
block|,
name|Imm8
block|}
block|}
block|,
block|{
literal|"leave"
block|,
literal|0
block|,
literal|0xc9
block|,
name|None
block|,
name|Cpu186
operator||
name|CpuNo64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"leave"
block|,
literal|0
block|,
literal|0xc9
block|,
name|None
block|,
name|Cpu64
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"jo"
block|,
literal|1
block|,
literal|0x70
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jno"
block|,
literal|1
block|,
literal|0x71
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jb"
block|,
literal|1
block|,
literal|0x72
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jc"
block|,
literal|1
block|,
literal|0x72
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jnae"
block|,
literal|1
block|,
literal|0x72
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jnb"
block|,
literal|1
block|,
literal|0x73
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jnc"
block|,
literal|1
block|,
literal|0x73
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jae"
block|,
literal|1
block|,
literal|0x73
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"je"
block|,
literal|1
block|,
literal|0x74
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jz"
block|,
literal|1
block|,
literal|0x74
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jne"
block|,
literal|1
block|,
literal|0x75
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jnz"
block|,
literal|1
block|,
literal|0x75
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jbe"
block|,
literal|1
block|,
literal|0x76
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jna"
block|,
literal|1
block|,
literal|0x76
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jnbe"
block|,
literal|1
block|,
literal|0x77
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"ja"
block|,
literal|1
block|,
literal|0x77
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"js"
block|,
literal|1
block|,
literal|0x78
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jns"
block|,
literal|1
block|,
literal|0x79
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jp"
block|,
literal|1
block|,
literal|0x7a
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jpe"
block|,
literal|1
block|,
literal|0x7a
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jnp"
block|,
literal|1
block|,
literal|0x7b
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jpo"
block|,
literal|1
block|,
literal|0x7b
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jl"
block|,
literal|1
block|,
literal|0x7c
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jnge"
block|,
literal|1
block|,
literal|0x7c
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jnl"
block|,
literal|1
block|,
literal|0x7d
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jge"
block|,
literal|1
block|,
literal|0x7d
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jle"
block|,
literal|1
block|,
literal|0x7e
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jng"
block|,
literal|1
block|,
literal|0x7e
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jnle"
block|,
literal|1
block|,
literal|0x7f
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jg"
block|,
literal|1
block|,
literal|0x7f
block|,
name|None
block|,
literal|0
block|,
name|Jump
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jcxz"
block|,
literal|1
block|,
literal|0xe3
block|,
name|None
block|,
name|CpuNo64
block|,
name|JumpByte
operator||
name|Size16
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jecxz"
block|,
literal|1
block|,
literal|0xe3
block|,
name|None
block|,
name|CpuNo64
block|,
name|JumpByte
operator||
name|Size32
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jecxz"
block|,
literal|1
block|,
literal|0x67e3
block|,
name|None
block|,
name|Cpu64
block|,
name|JumpByte
operator||
name|Size32
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"jrcxz"
block|,
literal|1
block|,
literal|0xe3
block|,
name|None
block|,
name|Cpu64
block|,
name|JumpByte
operator||
name|Size64
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"loop"
block|,
literal|1
block|,
literal|0xe2
block|,
name|None
block|,
name|CpuNo64
block|,
name|JumpByte
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"loop"
block|,
literal|1
block|,
literal|0xe2
block|,
name|None
block|,
name|Cpu64
block|,
name|JumpByte
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"loopz"
block|,
literal|1
block|,
literal|0xe1
block|,
name|None
block|,
name|CpuNo64
block|,
name|JumpByte
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"loopz"
block|,
literal|1
block|,
literal|0xe1
block|,
name|None
block|,
name|Cpu64
block|,
name|JumpByte
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"loope"
block|,
literal|1
block|,
literal|0xe1
block|,
name|None
block|,
name|CpuNo64
block|,
name|JumpByte
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"loope"
block|,
literal|1
block|,
literal|0xe1
block|,
name|None
block|,
name|Cpu64
block|,
name|JumpByte
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"loopnz"
block|,
literal|1
block|,
literal|0xe0
block|,
name|None
block|,
name|CpuNo64
block|,
name|JumpByte
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"loopnz"
block|,
literal|1
block|,
literal|0xe0
block|,
name|None
block|,
name|Cpu64
block|,
name|JumpByte
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"loopne"
block|,
literal|1
block|,
literal|0xe0
block|,
name|None
block|,
name|CpuNo64
block|,
name|JumpByte
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"loopne"
block|,
literal|1
block|,
literal|0xe0
block|,
name|None
block|,
name|Cpu64
block|,
name|JumpByte
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|Disp64
block|}
block|}
block|,
block|{
literal|"seto"
block|,
literal|1
block|,
literal|0xf90
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setno"
block|,
literal|1
block|,
literal|0xf91
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setb"
block|,
literal|1
block|,
literal|0xf92
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setc"
block|,
literal|1
block|,
literal|0xf92
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setnae"
block|,
literal|1
block|,
literal|0xf92
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setnb"
block|,
literal|1
block|,
literal|0xf93
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setnc"
block|,
literal|1
block|,
literal|0xf93
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setae"
block|,
literal|1
block|,
literal|0xf93
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sete"
block|,
literal|1
block|,
literal|0xf94
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setz"
block|,
literal|1
block|,
literal|0xf94
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setne"
block|,
literal|1
block|,
literal|0xf95
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setnz"
block|,
literal|1
block|,
literal|0xf95
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setbe"
block|,
literal|1
block|,
literal|0xf96
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setna"
block|,
literal|1
block|,
literal|0xf96
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setnbe"
block|,
literal|1
block|,
literal|0xf97
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"seta"
block|,
literal|1
block|,
literal|0xf97
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sets"
block|,
literal|1
block|,
literal|0xf98
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setns"
block|,
literal|1
block|,
literal|0xf99
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setp"
block|,
literal|1
block|,
literal|0xf9a
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setpe"
block|,
literal|1
block|,
literal|0xf9a
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setnp"
block|,
literal|1
block|,
literal|0xf9b
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setpo"
block|,
literal|1
block|,
literal|0xf9b
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setl"
block|,
literal|1
block|,
literal|0xf9c
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setnge"
block|,
literal|1
block|,
literal|0xf9c
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setnl"
block|,
literal|1
block|,
literal|0xf9d
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setge"
block|,
literal|1
block|,
literal|0xf9d
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setle"
block|,
literal|1
block|,
literal|0xf9e
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setng"
block|,
literal|1
block|,
literal|0xf9e
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setnle"
block|,
literal|1
block|,
literal|0xf9f
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"setg"
block|,
literal|1
block|,
literal|0xf9f
block|,
literal|0x0
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"cmps"
block|,
literal|0
block|,
literal|0xa6
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cmps"
block|,
literal|2
block|,
literal|0xa6
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|EsSeg
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"scmp"
block|,
literal|0
block|,
literal|0xa6
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"scmp"
block|,
literal|2
block|,
literal|0xa6
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|EsSeg
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"ins"
block|,
literal|0
block|,
literal|0x6c
block|,
name|None
block|,
name|Cpu186
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"ins"
block|,
literal|2
block|,
literal|0x6c
block|,
name|None
block|,
name|Cpu186
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|InOutPortReg
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|EsSeg
block|}
block|}
block|,
block|{
literal|"outs"
block|,
literal|0
block|,
literal|0x6e
block|,
name|None
block|,
name|Cpu186
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"outs"
block|,
literal|2
block|,
literal|0x6e
block|,
name|None
block|,
name|Cpu186
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|InOutPortReg
block|}
block|}
block|,
block|{
literal|"lods"
block|,
literal|0
block|,
literal|0xac
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"lods"
block|,
literal|1
block|,
literal|0xac
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"lods"
block|,
literal|2
block|,
literal|0xac
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"slod"
block|,
literal|0
block|,
literal|0xac
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"slod"
block|,
literal|1
block|,
literal|0xac
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"slod"
block|,
literal|2
block|,
literal|0xac
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"movs"
block|,
literal|0
block|,
literal|0xa4
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"movs"
block|,
literal|2
block|,
literal|0xa4
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|EsSeg
block|}
block|}
block|,
block|{
literal|"smov"
block|,
literal|0
block|,
literal|0xa4
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"smov"
block|,
literal|2
block|,
literal|0xa4
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|EsSeg
block|}
block|}
block|,
block|{
literal|"scas"
block|,
literal|0
block|,
literal|0xae
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"scas"
block|,
literal|1
block|,
literal|0xae
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|EsSeg
block|}
block|}
block|,
block|{
literal|"scas"
block|,
literal|2
block|,
literal|0xae
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|EsSeg
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"ssca"
block|,
literal|0
block|,
literal|0xae
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"ssca"
block|,
literal|1
block|,
literal|0xae
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|EsSeg
block|}
block|}
block|,
block|{
literal|"ssca"
block|,
literal|2
block|,
literal|0xae
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|EsSeg
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"stos"
block|,
literal|0
block|,
literal|0xaa
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"stos"
block|,
literal|1
block|,
literal|0xaa
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|EsSeg
block|}
block|}
block|,
block|{
literal|"stos"
block|,
literal|2
block|,
literal|0xaa
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|Acc
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|EsSeg
block|}
block|}
block|,
block|{
literal|"ssto"
block|,
literal|0
block|,
literal|0xaa
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"ssto"
block|,
literal|1
block|,
literal|0xaa
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|EsSeg
block|}
block|}
block|,
block|{
literal|"ssto"
block|,
literal|2
block|,
literal|0xaa
block|,
name|None
block|,
literal|0
block|,
name|W
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|Acc
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|EsSeg
block|}
block|}
block|,
block|{
literal|"xlat"
block|,
literal|0
block|,
literal|0xd7
block|,
name|None
block|,
literal|0
block|,
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xlat"
block|,
literal|1
block|,
literal|0xd7
block|,
name|None
block|,
literal|0
block|,
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"bsf"
block|,
literal|2
block|,
literal|0xfbc
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"bsr"
block|,
literal|2
block|,
literal|0xfbd
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"bt"
block|,
literal|2
block|,
literal|0xfa3
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"bt"
block|,
literal|2
block|,
literal|0xfba
block|,
literal|0x4
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"btc"
block|,
literal|2
block|,
literal|0xfbb
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"btc"
block|,
literal|2
block|,
literal|0xfba
block|,
literal|0x7
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"btr"
block|,
literal|2
block|,
literal|0xfb3
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"btr"
block|,
literal|2
block|,
literal|0xfba
block|,
literal|0x6
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"bts"
block|,
literal|2
block|,
literal|0xfab
block|,
name|None
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"bts"
block|,
literal|2
block|,
literal|0xfba
block|,
literal|0x5
block|,
name|Cpu386
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"int"
block|,
literal|1
block|,
literal|0xcd
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|}
block|}
block|,
block|{
literal|"int3"
block|,
literal|0
block|,
literal|0xcc
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"into"
block|,
literal|0
block|,
literal|0xce
block|,
name|None
block|,
name|CpuNo64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"iret"
block|,
literal|0
block|,
literal|0xcf
block|,
name|None
block|,
literal|0
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rsm"
block|,
literal|0
block|,
literal|0xfaa
block|,
name|None
block|,
name|Cpu386
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bound"
block|,
literal|2
block|,
literal|0x62
block|,
name|None
block|,
name|Cpu186
operator||
name|CpuNo64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"hlt"
block|,
literal|0
block|,
literal|0xf4
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"nop"
block|,
literal|1
block|,
literal|0xf1f
block|,
literal|0x0
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"nop"
block|,
literal|0
block|,
literal|0x90
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"arpl"
block|,
literal|2
block|,
literal|0x63
block|,
name|None
block|,
name|Cpu286
operator||
name|CpuNo64
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
block|,
name|Reg16
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"lar"
block|,
literal|2
block|,
literal|0xf02
block|,
name|None
block|,
name|Cpu286
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"lgdt"
block|,
literal|1
block|,
literal|0xf01
block|,
literal|0x2
block|,
name|Cpu286
operator||
name|CpuNo64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"lgdt"
block|,
literal|1
block|,
literal|0xf01
block|,
literal|0x2
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"lidt"
block|,
literal|1
block|,
literal|0xf01
block|,
literal|0x3
block|,
name|Cpu286
operator||
name|CpuNo64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"lidt"
block|,
literal|1
block|,
literal|0xf01
block|,
literal|0x3
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"lldt"
block|,
literal|1
block|,
literal|0xf00
block|,
literal|0x2
block|,
name|Cpu286
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"lmsw"
block|,
literal|1
block|,
literal|0xf01
block|,
literal|0x6
block|,
name|Cpu286
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"lsl"
block|,
literal|2
block|,
literal|0xf03
block|,
name|None
block|,
name|Cpu286
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"ltr"
block|,
literal|1
block|,
literal|0xf00
block|,
literal|0x3
block|,
name|Cpu286
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sgdt"
block|,
literal|1
block|,
literal|0xf01
block|,
literal|0x0
block|,
name|Cpu286
operator||
name|CpuNo64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sgdt"
block|,
literal|1
block|,
literal|0xf01
block|,
literal|0x0
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sidt"
block|,
literal|1
block|,
literal|0xf01
block|,
literal|0x1
block|,
name|Cpu286
operator||
name|CpuNo64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sidt"
block|,
literal|1
block|,
literal|0xf01
block|,
literal|0x1
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sldt"
block|,
literal|1
block|,
literal|0xf00
block|,
literal|0x0
block|,
name|Cpu286
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"sldt"
block|,
literal|1
block|,
literal|0xf00
block|,
literal|0x0
block|,
name|Cpu286
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"smsw"
block|,
literal|1
block|,
literal|0xf01
block|,
literal|0x4
block|,
name|Cpu286
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"smsw"
block|,
literal|1
block|,
literal|0xf01
block|,
literal|0x4
block|,
name|Cpu286
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"str"
block|,
literal|1
block|,
literal|0xf00
block|,
literal|0x1
block|,
name|Cpu286
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"str"
block|,
literal|1
block|,
literal|0xf00
block|,
literal|0x1
block|,
name|Cpu286
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"verr"
block|,
literal|1
block|,
literal|0xf00
block|,
literal|0x4
block|,
name|Cpu286
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"verw"
block|,
literal|1
block|,
literal|0xf00
block|,
literal|0x5
block|,
name|Cpu286
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fld"
block|,
literal|1
block|,
literal|0xd9c0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fld"
block|,
literal|1
block|,
literal|0xd9
block|,
literal|0x0
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fld"
block|,
literal|1
block|,
literal|0xd9c0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fld"
block|,
literal|1
block|,
literal|0xdb
block|,
literal|0x5
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fild"
block|,
literal|1
block|,
literal|0xdf
block|,
literal|0x0
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fild"
block|,
literal|1
block|,
literal|0xdf
block|,
literal|0x5
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fildll"
block|,
literal|1
block|,
literal|0xdf
block|,
literal|0x5
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fldt"
block|,
literal|1
block|,
literal|0xdb
block|,
literal|0x5
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fbld"
block|,
literal|1
block|,
literal|0xdf
block|,
literal|0x4
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fst"
block|,
literal|1
block|,
literal|0xddd0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fst"
block|,
literal|1
block|,
literal|0xd9
block|,
literal|0x2
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fst"
block|,
literal|1
block|,
literal|0xddd0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fist"
block|,
literal|1
block|,
literal|0xdf
block|,
literal|0x2
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fstp"
block|,
literal|1
block|,
literal|0xddd8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fstp"
block|,
literal|1
block|,
literal|0xd9
block|,
literal|0x3
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fstp"
block|,
literal|1
block|,
literal|0xddd8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fstp"
block|,
literal|1
block|,
literal|0xdb
block|,
literal|0x7
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fistp"
block|,
literal|1
block|,
literal|0xdf
block|,
literal|0x3
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fistp"
block|,
literal|1
block|,
literal|0xdf
block|,
literal|0x7
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fistpll"
block|,
literal|1
block|,
literal|0xdf
block|,
literal|0x7
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fstpt"
block|,
literal|1
block|,
literal|0xdb
block|,
literal|0x7
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fbstp"
block|,
literal|1
block|,
literal|0xdf
block|,
literal|0x6
block|,
literal|0
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fxch"
block|,
literal|1
block|,
literal|0xd9c8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fxch"
block|,
literal|0
block|,
literal|0xd9c9
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fcom"
block|,
literal|1
block|,
literal|0xd8d0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fcom"
block|,
literal|0
block|,
literal|0xd8d1
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fcom"
block|,
literal|1
block|,
literal|0xd8
block|,
literal|0x2
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fcom"
block|,
literal|1
block|,
literal|0xd8d0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"ficom"
block|,
literal|1
block|,
literal|0xde
block|,
literal|0x2
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fcomp"
block|,
literal|1
block|,
literal|0xd8d8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fcomp"
block|,
literal|0
block|,
literal|0xd8d9
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fcomp"
block|,
literal|1
block|,
literal|0xd8
block|,
literal|0x3
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fcomp"
block|,
literal|1
block|,
literal|0xd8d8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"ficomp"
block|,
literal|1
block|,
literal|0xde
block|,
literal|0x3
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fcompp"
block|,
literal|0
block|,
literal|0xded9
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fucom"
block|,
literal|1
block|,
literal|0xdde0
block|,
name|None
block|,
name|Cpu286
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fucom"
block|,
literal|0
block|,
literal|0xdde1
block|,
name|None
block|,
name|Cpu286
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fucomp"
block|,
literal|1
block|,
literal|0xdde8
block|,
name|None
block|,
name|Cpu286
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fucomp"
block|,
literal|0
block|,
literal|0xdde9
block|,
name|None
block|,
name|Cpu286
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fucompp"
block|,
literal|0
block|,
literal|0xdae9
block|,
name|None
block|,
name|Cpu286
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"ftst"
block|,
literal|0
block|,
literal|0xd9e4
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fxam"
block|,
literal|0
block|,
literal|0xd9e5
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fld1"
block|,
literal|0
block|,
literal|0xd9e8
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fldl2t"
block|,
literal|0
block|,
literal|0xd9e9
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fldl2e"
block|,
literal|0
block|,
literal|0xd9ea
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fldpi"
block|,
literal|0
block|,
literal|0xd9eb
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fldlg2"
block|,
literal|0
block|,
literal|0xd9ec
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fldln2"
block|,
literal|0
block|,
literal|0xd9ed
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fldz"
block|,
literal|0
block|,
literal|0xd9ee
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fadd"
block|,
literal|2
block|,
literal|0xd8c0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|FloatD
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fadd"
block|,
literal|1
block|,
literal|0xd8c0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
if|#
directive|if
name|SYSV386_COMPAT
block|{
literal|"fadd"
block|,
literal|0
block|,
literal|0xdec1
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
literal|0
block|}
block|}
block|,
endif|#
directive|endif
block|{
literal|"fadd"
block|,
literal|1
block|,
literal|0xd8
block|,
literal|0x0
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fiadd"
block|,
literal|1
block|,
literal|0xde
block|,
literal|0x0
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"faddp"
block|,
literal|2
block|,
literal|0xdec0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatAcc
block|,
name|FloatReg
block|}
block|}
block|,
block|{
literal|"faddp"
block|,
literal|1
block|,
literal|0xdec0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"faddp"
block|,
literal|0
block|,
literal|0xdec1
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"faddp"
block|,
literal|2
block|,
literal|0xdec0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fsub"
block|,
literal|1
block|,
literal|0xd8e0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
if|#
directive|if
name|SYSV386_COMPAT
block|{
literal|"fsub"
block|,
literal|2
block|,
literal|0xd8e0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|FloatD
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fsub"
block|,
literal|0
block|,
literal|0xdee1
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
literal|0
block|}
block|}
block|,
else|#
directive|else
block|{
literal|"fsub"
block|,
literal|2
block|,
literal|0xd8e0
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|No_qSuf
operator||
name|ShortForm
operator||
name|FloatD
operator||
name|FloatR
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
endif|#
directive|endif
block|{
literal|"fsub"
block|,
literal|1
block|,
literal|0xd8
block|,
literal|0x4
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fisub"
block|,
literal|1
block|,
literal|0xde
block|,
literal|0x4
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
if|#
directive|if
name|SYSV386_COMPAT
block|{
literal|"fsubp"
block|,
literal|2
block|,
literal|0xdee0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatAcc
block|,
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fsubp"
block|,
literal|1
block|,
literal|0xdee0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fsubp"
block|,
literal|0
block|,
literal|0xdee1
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
if|#
directive|if
name|OLDGCC_COMPAT
block|{
literal|"fsubp"
block|,
literal|2
block|,
literal|0xdee0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
endif|#
directive|endif
else|#
directive|else
block|{
literal|"fsubp"
block|,
literal|2
block|,
literal|0xdee8
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|No_qSuf
operator||
name|ShortForm
block|,
block|{
name|FloatAcc
block|,
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fsubp"
block|,
literal|1
block|,
literal|0xdee8
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|No_qSuf
operator||
name|ShortForm
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fsubp"
block|,
literal|0
block|,
literal|0xdee9
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|No_qSuf
block|,
block|{
literal|0
block|}
block|}
block|,
endif|#
directive|endif
block|{
literal|"fsubr"
block|,
literal|1
block|,
literal|0xd8e8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
if|#
directive|if
name|SYSV386_COMPAT
block|{
literal|"fsubr"
block|,
literal|2
block|,
literal|0xd8e8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|FloatD
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fsubr"
block|,
literal|0
block|,
literal|0xdee9
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
literal|0
block|}
block|}
block|,
else|#
directive|else
block|{
literal|"fsubr"
block|,
literal|2
block|,
literal|0xd8e8
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|No_qSuf
operator||
name|ShortForm
operator||
name|FloatD
operator||
name|FloatR
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
endif|#
directive|endif
block|{
literal|"fsubr"
block|,
literal|1
block|,
literal|0xd8
block|,
literal|0x5
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fisubr"
block|,
literal|1
block|,
literal|0xde
block|,
literal|0x5
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
if|#
directive|if
name|SYSV386_COMPAT
block|{
literal|"fsubrp"
block|,
literal|2
block|,
literal|0xdee8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatAcc
block|,
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fsubrp"
block|,
literal|1
block|,
literal|0xdee8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fsubrp"
block|,
literal|0
block|,
literal|0xdee9
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
if|#
directive|if
name|OLDGCC_COMPAT
block|{
literal|"fsubrp"
block|,
literal|2
block|,
literal|0xdee8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
endif|#
directive|endif
else|#
directive|else
block|{
literal|"fsubrp"
block|,
literal|2
block|,
literal|0xdee0
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|No_qSuf
operator||
name|ShortForm
block|,
block|{
name|FloatAcc
block|,
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fsubrp"
block|,
literal|1
block|,
literal|0xdee0
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|No_qSuf
operator||
name|ShortForm
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fsubrp"
block|,
literal|0
block|,
literal|0xdee1
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|No_qSuf
block|,
block|{
literal|0
block|}
block|}
block|,
endif|#
directive|endif
block|{
literal|"fmul"
block|,
literal|2
block|,
literal|0xd8c8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|FloatD
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fmul"
block|,
literal|1
block|,
literal|0xd8c8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
if|#
directive|if
name|SYSV386_COMPAT
block|{
literal|"fmul"
block|,
literal|0
block|,
literal|0xdec9
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
literal|0
block|}
block|}
block|,
endif|#
directive|endif
block|{
literal|"fmul"
block|,
literal|1
block|,
literal|0xd8
block|,
literal|0x1
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fimul"
block|,
literal|1
block|,
literal|0xde
block|,
literal|0x1
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fmulp"
block|,
literal|2
block|,
literal|0xdec8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatAcc
block|,
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fmulp"
block|,
literal|1
block|,
literal|0xdec8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fmulp"
block|,
literal|0
block|,
literal|0xdec9
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fmulp"
block|,
literal|2
block|,
literal|0xdec8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fdiv"
block|,
literal|1
block|,
literal|0xd8f0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
if|#
directive|if
name|SYSV386_COMPAT
block|{
literal|"fdiv"
block|,
literal|2
block|,
literal|0xd8f0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|FloatD
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fdiv"
block|,
literal|0
block|,
literal|0xdef1
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
literal|0
block|}
block|}
block|,
else|#
directive|else
block|{
literal|"fdiv"
block|,
literal|2
block|,
literal|0xd8f0
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|No_qSuf
operator||
name|ShortForm
operator||
name|FloatD
operator||
name|FloatR
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
endif|#
directive|endif
block|{
literal|"fdiv"
block|,
literal|1
block|,
literal|0xd8
block|,
literal|0x6
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fidiv"
block|,
literal|1
block|,
literal|0xde
block|,
literal|0x6
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
if|#
directive|if
name|SYSV386_COMPAT
block|{
literal|"fdivp"
block|,
literal|2
block|,
literal|0xdef0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatAcc
block|,
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fdivp"
block|,
literal|1
block|,
literal|0xdef0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fdivp"
block|,
literal|0
block|,
literal|0xdef1
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
if|#
directive|if
name|OLDGCC_COMPAT
block|{
literal|"fdivp"
block|,
literal|2
block|,
literal|0xdef0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
endif|#
directive|endif
else|#
directive|else
block|{
literal|"fdivp"
block|,
literal|2
block|,
literal|0xdef8
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|No_qSuf
operator||
name|ShortForm
block|,
block|{
name|FloatAcc
block|,
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fdivp"
block|,
literal|1
block|,
literal|0xdef8
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|No_qSuf
operator||
name|ShortForm
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fdivp"
block|,
literal|0
block|,
literal|0xdef9
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|No_qSuf
block|,
block|{
literal|0
block|}
block|}
block|,
endif|#
directive|endif
block|{
literal|"fdivr"
block|,
literal|1
block|,
literal|0xd8f8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
if|#
directive|if
name|SYSV386_COMPAT
block|{
literal|"fdivr"
block|,
literal|2
block|,
literal|0xd8f8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|FloatD
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fdivr"
block|,
literal|0
block|,
literal|0xdef9
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
literal|0
block|}
block|}
block|,
else|#
directive|else
block|{
literal|"fdivr"
block|,
literal|2
block|,
literal|0xd8f8
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|No_qSuf
operator||
name|ShortForm
operator||
name|FloatD
operator||
name|FloatR
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
endif|#
directive|endif
block|{
literal|"fdivr"
block|,
literal|1
block|,
literal|0xd8
block|,
literal|0x7
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fidivr"
block|,
literal|1
block|,
literal|0xde
block|,
literal|0x7
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
if|#
directive|if
name|SYSV386_COMPAT
block|{
literal|"fdivrp"
block|,
literal|2
block|,
literal|0xdef8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatAcc
block|,
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fdivrp"
block|,
literal|1
block|,
literal|0xdef8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fdivrp"
block|,
literal|0
block|,
literal|0xdef9
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
if|#
directive|if
name|OLDGCC_COMPAT
block|{
literal|"fdivrp"
block|,
literal|2
block|,
literal|0xdef8
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Ugh
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
endif|#
directive|endif
else|#
directive|else
block|{
literal|"fdivrp"
block|,
literal|2
block|,
literal|0xdef0
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|No_qSuf
operator||
name|ShortForm
block|,
block|{
name|FloatAcc
block|,
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fdivrp"
block|,
literal|1
block|,
literal|0xdef0
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|No_qSuf
operator||
name|ShortForm
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fdivrp"
block|,
literal|0
block|,
literal|0xdef1
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|No_qSuf
block|,
block|{
literal|0
block|}
block|}
block|,
endif|#
directive|endif
block|{
literal|"f2xm1"
block|,
literal|0
block|,
literal|0xd9f0
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fyl2x"
block|,
literal|0
block|,
literal|0xd9f1
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fptan"
block|,
literal|0
block|,
literal|0xd9f2
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fpatan"
block|,
literal|0
block|,
literal|0xd9f3
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fxtract"
block|,
literal|0
block|,
literal|0xd9f4
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fprem1"
block|,
literal|0
block|,
literal|0xd9f5
block|,
name|None
block|,
name|Cpu286
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fdecstp"
block|,
literal|0
block|,
literal|0xd9f6
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fincstp"
block|,
literal|0
block|,
literal|0xd9f7
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fprem"
block|,
literal|0
block|,
literal|0xd9f8
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fyl2xp1"
block|,
literal|0
block|,
literal|0xd9f9
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fsqrt"
block|,
literal|0
block|,
literal|0xd9fa
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fsincos"
block|,
literal|0
block|,
literal|0xd9fb
block|,
name|None
block|,
name|Cpu286
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"frndint"
block|,
literal|0
block|,
literal|0xd9fc
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fscale"
block|,
literal|0
block|,
literal|0xd9fd
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fsin"
block|,
literal|0
block|,
literal|0xd9fe
block|,
name|None
block|,
name|Cpu286
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fcos"
block|,
literal|0
block|,
literal|0xd9ff
block|,
name|None
block|,
name|Cpu286
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fchs"
block|,
literal|0
block|,
literal|0xd9e0
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fabs"
block|,
literal|0
block|,
literal|0xd9e1
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fninit"
block|,
literal|0
block|,
literal|0xdbe3
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"finit"
block|,
literal|0
block|,
literal|0xdbe3
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|FWait
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fldcw"
block|,
literal|1
block|,
literal|0xd9
block|,
literal|0x5
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fnstcw"
block|,
literal|1
block|,
literal|0xd9
block|,
literal|0x7
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fstcw"
block|,
literal|1
block|,
literal|0xd9
block|,
literal|0x7
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|FWait
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fnstsw"
block|,
literal|1
block|,
literal|0xdfe0
block|,
name|None
block|,
literal|0
block|,
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Acc
block|}
block|}
block|,
block|{
literal|"fnstsw"
block|,
literal|1
block|,
literal|0xdd
block|,
literal|0x7
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fnstsw"
block|,
literal|0
block|,
literal|0xdfe0
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fstsw"
block|,
literal|1
block|,
literal|0xdfe0
block|,
name|None
block|,
literal|0
block|,
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|FWait
block|,
block|{
name|Acc
block|}
block|}
block|,
block|{
literal|"fstsw"
block|,
literal|1
block|,
literal|0xdd
block|,
literal|0x7
block|,
literal|0
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|FWait
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fstsw"
block|,
literal|0
block|,
literal|0xdfe0
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|FWait
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fnclex"
block|,
literal|0
block|,
literal|0xdbe2
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fclex"
block|,
literal|0
block|,
literal|0xdbe2
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|FWait
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fnstenv"
block|,
literal|1
block|,
literal|0xd9
block|,
literal|0x6
block|,
literal|0
block|,
name|Modrm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fstenv"
block|,
literal|1
block|,
literal|0xd9
block|,
literal|0x6
block|,
literal|0
block|,
name|Modrm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|FWait
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fldenv"
block|,
literal|1
block|,
literal|0xd9
block|,
literal|0x4
block|,
literal|0
block|,
name|Modrm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fnsave"
block|,
literal|1
block|,
literal|0xdd
block|,
literal|0x6
block|,
literal|0
block|,
name|Modrm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fsave"
block|,
literal|1
block|,
literal|0xdd
block|,
literal|0x6
block|,
literal|0
block|,
name|Modrm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|FWait
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"frstor"
block|,
literal|1
block|,
literal|0xdd
block|,
literal|0x4
block|,
literal|0
block|,
name|Modrm
operator||
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"ffree"
block|,
literal|1
block|,
literal|0xddc0
block|,
name|None
block|,
literal|0
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"ffreep"
block|,
literal|1
block|,
literal|0xdfc0
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fnop"
block|,
literal|0
block|,
literal|0xd9d0
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fwait"
block|,
literal|0
block|,
literal|0x9b
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"addr16"
block|,
literal|0
block|,
literal|0x67
block|,
name|None
block|,
name|Cpu386
operator||
name|CpuNo64
block|,
name|Size16
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"addr32"
block|,
literal|0
block|,
literal|0x67
block|,
name|None
block|,
name|Cpu386
block|,
name|Size32
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"aword"
block|,
literal|0
block|,
literal|0x67
block|,
name|None
block|,
name|Cpu386
operator||
name|CpuNo64
block|,
name|Size16
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"adword"
block|,
literal|0
block|,
literal|0x67
block|,
name|None
block|,
name|Cpu386
block|,
name|Size32
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"data16"
block|,
literal|0
block|,
literal|0x66
block|,
name|None
block|,
name|Cpu386
block|,
name|Size16
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"data32"
block|,
literal|0
block|,
literal|0x66
block|,
name|None
block|,
name|Cpu386
operator||
name|CpuNo64
block|,
name|Size32
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"word"
block|,
literal|0
block|,
literal|0x66
block|,
name|None
block|,
name|Cpu386
block|,
name|Size16
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"dword"
block|,
literal|0
block|,
literal|0x66
block|,
name|None
block|,
name|Cpu386
operator||
name|CpuNo64
block|,
name|Size32
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"lock"
block|,
literal|0
block|,
literal|0xf0
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"wait"
block|,
literal|0
block|,
literal|0x9b
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cs"
block|,
literal|0
block|,
literal|0x2e
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"ds"
block|,
literal|0
block|,
literal|0x3e
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"es"
block|,
literal|0
block|,
literal|0x26
block|,
name|None
block|,
name|CpuNo64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fs"
block|,
literal|0
block|,
literal|0x64
block|,
name|None
block|,
name|Cpu386
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"gs"
block|,
literal|0
block|,
literal|0x65
block|,
name|None
block|,
name|Cpu386
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"ss"
block|,
literal|0
block|,
literal|0x36
block|,
name|None
block|,
name|CpuNo64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rep"
block|,
literal|0
block|,
literal|0xf3
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"repe"
block|,
literal|0
block|,
literal|0xf3
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"repz"
block|,
literal|0
block|,
literal|0xf3
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"repne"
block|,
literal|0
block|,
literal|0xf2
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"repnz"
block|,
literal|0
block|,
literal|0xf2
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"ht"
block|,
literal|0
block|,
literal|0x3e
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"hnt"
block|,
literal|0
block|,
literal|0x2e
block|,
name|None
block|,
literal|0
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex"
block|,
literal|0
block|,
literal|0x40
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rexz"
block|,
literal|0
block|,
literal|0x41
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rexy"
block|,
literal|0
block|,
literal|0x42
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rexyz"
block|,
literal|0
block|,
literal|0x43
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rexx"
block|,
literal|0
block|,
literal|0x44
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rexxz"
block|,
literal|0
block|,
literal|0x45
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rexxy"
block|,
literal|0
block|,
literal|0x46
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rexxyz"
block|,
literal|0
block|,
literal|0x47
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex64"
block|,
literal|0
block|,
literal|0x48
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex64z"
block|,
literal|0
block|,
literal|0x49
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex64y"
block|,
literal|0
block|,
literal|0x4a
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex64yz"
block|,
literal|0
block|,
literal|0x4b
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex64x"
block|,
literal|0
block|,
literal|0x4c
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex64xz"
block|,
literal|0
block|,
literal|0x4d
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex64xy"
block|,
literal|0
block|,
literal|0x4e
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex64xyz"
block|,
literal|0
block|,
literal|0x4f
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex.b"
block|,
literal|0
block|,
literal|0x41
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex.x"
block|,
literal|0
block|,
literal|0x42
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex.xb"
block|,
literal|0
block|,
literal|0x43
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex.r"
block|,
literal|0
block|,
literal|0x44
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex.rb"
block|,
literal|0
block|,
literal|0x45
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex.rx"
block|,
literal|0
block|,
literal|0x46
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex.rxb"
block|,
literal|0
block|,
literal|0x47
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex.w"
block|,
literal|0
block|,
literal|0x48
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex.wb"
block|,
literal|0
block|,
literal|0x49
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex.wx"
block|,
literal|0
block|,
literal|0x4a
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex.wxb"
block|,
literal|0
block|,
literal|0x4b
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex.wr"
block|,
literal|0
block|,
literal|0x4c
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex.wrb"
block|,
literal|0
block|,
literal|0x4d
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex.wrx"
block|,
literal|0
block|,
literal|0x4e
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rex.wrxb"
block|,
literal|0
block|,
literal|0x4f
block|,
name|None
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsPrefix
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"bswap"
block|,
literal|1
block|,
literal|0xfc8
block|,
name|None
block|,
name|Cpu486
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"xadd"
block|,
literal|2
block|,
literal|0xfc0
block|,
name|None
block|,
name|Cpu486
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"cmpxchg"
block|,
literal|2
block|,
literal|0xfb0
block|,
name|None
block|,
name|Cpu486
block|,
name|W
operator||
name|Modrm
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|Reg8
operator||
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"invd"
block|,
literal|0
block|,
literal|0xf08
block|,
name|None
block|,
name|Cpu486
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"wbinvd"
block|,
literal|0
block|,
literal|0xf09
block|,
name|None
block|,
name|Cpu486
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"invlpg"
block|,
literal|1
block|,
literal|0xf01
block|,
literal|0x7
block|,
name|Cpu486
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"cpuid"
block|,
literal|0
block|,
literal|0xfa2
block|,
name|None
block|,
name|Cpu486
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"wrmsr"
block|,
literal|0
block|,
literal|0xf30
block|,
name|None
block|,
name|Cpu586
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rdtsc"
block|,
literal|0
block|,
literal|0xf31
block|,
name|None
block|,
name|Cpu586
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rdmsr"
block|,
literal|0
block|,
literal|0xf32
block|,
name|None
block|,
name|Cpu586
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cmpxchg8b"
block|,
literal|1
block|,
literal|0xfc7
block|,
literal|0x1
block|,
name|Cpu586
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"sysenter"
block|,
literal|0
block|,
literal|0xf34
block|,
name|None
block|,
name|Cpu686
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"sysexit"
block|,
literal|0
block|,
literal|0xf35
block|,
name|None
block|,
name|Cpu686
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fxsave"
block|,
literal|1
block|,
literal|0xfae
block|,
literal|0x0
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fxrstor"
block|,
literal|1
block|,
literal|0xfae
block|,
literal|0x1
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"rdpmc"
block|,
literal|0
block|,
literal|0xf33
block|,
name|None
block|,
name|Cpu686
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"ud2"
block|,
literal|0
block|,
literal|0xf0b
block|,
name|None
block|,
name|Cpu686
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"ud2a"
block|,
literal|0
block|,
literal|0xf0b
block|,
name|None
block|,
name|Cpu686
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"ud2b"
block|,
literal|0
block|,
literal|0xfb9
block|,
name|None
block|,
name|Cpu686
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cmovo"
block|,
literal|2
block|,
literal|0xf40
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovno"
block|,
literal|2
block|,
literal|0xf41
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovb"
block|,
literal|2
block|,
literal|0xf42
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovc"
block|,
literal|2
block|,
literal|0xf42
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovnae"
block|,
literal|2
block|,
literal|0xf42
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovae"
block|,
literal|2
block|,
literal|0xf43
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovnc"
block|,
literal|2
block|,
literal|0xf43
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovnb"
block|,
literal|2
block|,
literal|0xf43
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmove"
block|,
literal|2
block|,
literal|0xf44
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovz"
block|,
literal|2
block|,
literal|0xf44
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovne"
block|,
literal|2
block|,
literal|0xf45
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovnz"
block|,
literal|2
block|,
literal|0xf45
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovbe"
block|,
literal|2
block|,
literal|0xf46
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovna"
block|,
literal|2
block|,
literal|0xf46
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmova"
block|,
literal|2
block|,
literal|0xf47
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovnbe"
block|,
literal|2
block|,
literal|0xf47
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovs"
block|,
literal|2
block|,
literal|0xf48
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovns"
block|,
literal|2
block|,
literal|0xf49
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovp"
block|,
literal|2
block|,
literal|0xf4a
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovnp"
block|,
literal|2
block|,
literal|0xf4b
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovl"
block|,
literal|2
block|,
literal|0xf4c
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovnge"
block|,
literal|2
block|,
literal|0xf4c
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovge"
block|,
literal|2
block|,
literal|0xf4d
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovnl"
block|,
literal|2
block|,
literal|0xf4d
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovle"
block|,
literal|2
block|,
literal|0xf4e
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovng"
block|,
literal|2
block|,
literal|0xf4e
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovg"
block|,
literal|2
block|,
literal|0xf4f
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cmovnle"
block|,
literal|2
block|,
literal|0xf4f
block|,
name|None
block|,
name|Cpu686
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"fcmovb"
block|,
literal|2
block|,
literal|0xdac0
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fcmovnae"
block|,
literal|2
block|,
literal|0xdac0
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fcmove"
block|,
literal|2
block|,
literal|0xdac8
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fcmovbe"
block|,
literal|2
block|,
literal|0xdad0
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fcmovna"
block|,
literal|2
block|,
literal|0xdad0
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fcmovu"
block|,
literal|2
block|,
literal|0xdad8
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fcmovae"
block|,
literal|2
block|,
literal|0xdbc0
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fcmovnb"
block|,
literal|2
block|,
literal|0xdbc0
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fcmovne"
block|,
literal|2
block|,
literal|0xdbc8
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fcmova"
block|,
literal|2
block|,
literal|0xdbd0
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fcmovnbe"
block|,
literal|2
block|,
literal|0xdbd0
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fcmovnu"
block|,
literal|2
block|,
literal|0xdbd8
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fcomi"
block|,
literal|2
block|,
literal|0xdbf0
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fcomi"
block|,
literal|0
block|,
literal|0xdbf1
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fcomi"
block|,
literal|1
block|,
literal|0xdbf0
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fucomi"
block|,
literal|2
block|,
literal|0xdbe8
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fucomi"
block|,
literal|0
block|,
literal|0xdbe9
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fucomi"
block|,
literal|1
block|,
literal|0xdbe8
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fcomip"
block|,
literal|2
block|,
literal|0xdff0
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fcompi"
block|,
literal|2
block|,
literal|0xdff0
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fcompi"
block|,
literal|0
block|,
literal|0xdff1
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fcompi"
block|,
literal|1
block|,
literal|0xdff0
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"fucomip"
block|,
literal|2
block|,
literal|0xdfe8
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fucompi"
block|,
literal|2
block|,
literal|0xdfe8
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|,
name|FloatAcc
block|}
block|}
block|,
block|{
literal|"fucompi"
block|,
literal|0
block|,
literal|0xdfe9
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"fucompi"
block|,
literal|1
block|,
literal|0xdfe8
block|,
name|None
block|,
name|Cpu686
block|,
name|ShortForm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|FloatReg
block|}
block|}
block|,
block|{
literal|"movnti"
block|,
literal|2
block|,
literal|0xfc3
block|,
name|None
block|,
name|CpuP4
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"clflush"
block|,
literal|1
block|,
literal|0xfae
block|,
literal|0x7
block|,
name|CpuP4
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"lfence"
block|,
literal|0
block|,
literal|0xfae
block|,
literal|0xe8
block|,
name|CpuP4
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"mfence"
block|,
literal|0
block|,
literal|0xfae
block|,
literal|0xf0
block|,
name|CpuP4
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"pause"
block|,
literal|0
block|,
literal|0xf390
block|,
name|None
block|,
name|CpuP4
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"emms"
block|,
literal|0
block|,
literal|0xf77
block|,
name|None
block|,
name|CpuMMX
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"movd"
block|,
literal|2
block|,
literal|0xf6e
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"movd"
block|,
literal|2
block|,
literal|0xf7e
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegMMX
block|,
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"movd"
block|,
literal|2
block|,
literal|0x660f6e
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movd"
block|,
literal|2
block|,
literal|0x660f7e
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"movq"
block|,
literal|2
block|,
literal|0xf6f
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"movq"
block|,
literal|2
block|,
literal|0xf7f
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|RegMMX
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|}
block|}
block|,
block|{
literal|"movq"
block|,
literal|2
block|,
literal|0xf30f7e
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movq"
block|,
literal|2
block|,
literal|0x660fd6
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movq"
block|,
literal|2
block|,
literal|0xf6e
block|,
name|None
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"movq"
block|,
literal|2
block|,
literal|0xf7e
block|,
name|None
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegMMX
block|,
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"movq"
block|,
literal|2
block|,
literal|0x660f6e
block|,
name|None
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movq"
block|,
literal|2
block|,
literal|0x660f7e
block|,
name|None
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"movq"
block|,
literal|2
block|,
literal|0xa0
block|,
name|None
block|,
name|Cpu64
block|,
name|D
operator||
name|W
operator||
name|Size64
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Disp64
block|,
name|Acc
block|}
block|}
block|,
block|{
literal|"movq"
block|,
literal|2
block|,
literal|0x88
block|,
name|None
block|,
name|Cpu64
block|,
name|D
operator||
name|W
operator||
name|Modrm
operator||
name|Size64
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg64
block|,
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"movq"
block|,
literal|2
block|,
literal|0xc6
block|,
literal|0x0
block|,
name|Cpu64
block|,
name|W
operator||
name|Modrm
operator||
name|Size64
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm32S
block|,
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"movq"
block|,
literal|2
block|,
literal|0xb0
block|,
name|None
block|,
name|Cpu64
block|,
name|W
operator||
name|ShortForm
operator||
name|Size64
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm64
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"movq"
block|,
literal|2
block|,
literal|0x8c
block|,
name|None
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|Size64
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|SReg2
operator||
name|SReg3
block|,
name|Reg64
operator||
name|RegMem
block|}
block|}
block|,
block|{
literal|"movq"
block|,
literal|2
block|,
literal|0x8e
block|,
name|None
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|Size64
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg64
block|,
name|SReg2
operator||
name|SReg3
block|}
block|}
block|,
block|{
literal|"movq"
block|,
literal|2
block|,
literal|0xf20
block|,
name|None
block|,
name|Cpu64
block|,
name|D
operator||
name|Modrm
operator||
name|Size64
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Control
block|,
name|Reg64
operator||
name|RegMem
block|}
block|}
block|,
block|{
literal|"movq"
block|,
literal|2
block|,
literal|0xf21
block|,
name|None
block|,
name|Cpu64
block|,
name|D
operator||
name|Modrm
operator||
name|Size64
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Debug
block|,
name|Reg64
operator||
name|RegMem
block|}
block|}
block|,
block|{
literal|"packssdw"
block|,
literal|2
block|,
literal|0xf6b
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"packssdw"
block|,
literal|2
block|,
literal|0x660f6b
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"packsswb"
block|,
literal|2
block|,
literal|0xf63
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"packsswb"
block|,
literal|2
block|,
literal|0x660f63
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"packuswb"
block|,
literal|2
block|,
literal|0xf67
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"packuswb"
block|,
literal|2
block|,
literal|0x660f67
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"paddb"
block|,
literal|2
block|,
literal|0xffc
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"paddb"
block|,
literal|2
block|,
literal|0x660ffc
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"paddw"
block|,
literal|2
block|,
literal|0xffd
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"paddw"
block|,
literal|2
block|,
literal|0x660ffd
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"paddd"
block|,
literal|2
block|,
literal|0xffe
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"paddd"
block|,
literal|2
block|,
literal|0x660ffe
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"paddq"
block|,
literal|2
block|,
literal|0xfd4
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"paddq"
block|,
literal|2
block|,
literal|0x660fd4
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"paddsb"
block|,
literal|2
block|,
literal|0xfec
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"paddsb"
block|,
literal|2
block|,
literal|0x660fec
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"paddsw"
block|,
literal|2
block|,
literal|0xfed
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"paddsw"
block|,
literal|2
block|,
literal|0x660fed
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"paddusb"
block|,
literal|2
block|,
literal|0xfdc
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"paddusb"
block|,
literal|2
block|,
literal|0x660fdc
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"paddusw"
block|,
literal|2
block|,
literal|0xfdd
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"paddusw"
block|,
literal|2
block|,
literal|0x660fdd
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pand"
block|,
literal|2
block|,
literal|0xfdb
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pand"
block|,
literal|2
block|,
literal|0x660fdb
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pandn"
block|,
literal|2
block|,
literal|0xfdf
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pandn"
block|,
literal|2
block|,
literal|0x660fdf
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pcmpeqb"
block|,
literal|2
block|,
literal|0xf74
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pcmpeqb"
block|,
literal|2
block|,
literal|0x660f74
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pcmpeqw"
block|,
literal|2
block|,
literal|0xf75
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pcmpeqw"
block|,
literal|2
block|,
literal|0x660f75
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pcmpeqd"
block|,
literal|2
block|,
literal|0xf76
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pcmpeqd"
block|,
literal|2
block|,
literal|0x660f76
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pcmpgtb"
block|,
literal|2
block|,
literal|0xf64
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pcmpgtb"
block|,
literal|2
block|,
literal|0x660f64
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pcmpgtw"
block|,
literal|2
block|,
literal|0xf65
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pcmpgtw"
block|,
literal|2
block|,
literal|0x660f65
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pcmpgtd"
block|,
literal|2
block|,
literal|0xf66
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pcmpgtd"
block|,
literal|2
block|,
literal|0x660f66
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmaddwd"
block|,
literal|2
block|,
literal|0xff5
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pmaddwd"
block|,
literal|2
block|,
literal|0x660ff5
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmulhw"
block|,
literal|2
block|,
literal|0xfe5
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pmulhw"
block|,
literal|2
block|,
literal|0x660fe5
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmullw"
block|,
literal|2
block|,
literal|0xfd5
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pmullw"
block|,
literal|2
block|,
literal|0x660fd5
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"por"
block|,
literal|2
block|,
literal|0xfeb
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"por"
block|,
literal|2
block|,
literal|0x660feb
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psllw"
block|,
literal|2
block|,
literal|0xff1
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psllw"
block|,
literal|2
block|,
literal|0x660ff1
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psllw"
block|,
literal|2
block|,
literal|0xf71
block|,
literal|0x6
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psllw"
block|,
literal|2
block|,
literal|0x660f71
block|,
literal|0x6
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pslld"
block|,
literal|2
block|,
literal|0xff2
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pslld"
block|,
literal|2
block|,
literal|0x660ff2
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pslld"
block|,
literal|2
block|,
literal|0xf72
block|,
literal|0x6
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pslld"
block|,
literal|2
block|,
literal|0x660f72
block|,
literal|0x6
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psllq"
block|,
literal|2
block|,
literal|0xff3
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psllq"
block|,
literal|2
block|,
literal|0x660ff3
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psllq"
block|,
literal|2
block|,
literal|0xf73
block|,
literal|0x6
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psllq"
block|,
literal|2
block|,
literal|0x660f73
block|,
literal|0x6
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psraw"
block|,
literal|2
block|,
literal|0xfe1
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psraw"
block|,
literal|2
block|,
literal|0x660fe1
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psraw"
block|,
literal|2
block|,
literal|0xf71
block|,
literal|0x4
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psraw"
block|,
literal|2
block|,
literal|0x660f71
block|,
literal|0x4
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psrad"
block|,
literal|2
block|,
literal|0xfe2
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psrad"
block|,
literal|2
block|,
literal|0x660fe2
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psrad"
block|,
literal|2
block|,
literal|0xf72
block|,
literal|0x4
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psrad"
block|,
literal|2
block|,
literal|0x660f72
block|,
literal|0x4
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psrlw"
block|,
literal|2
block|,
literal|0xfd1
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psrlw"
block|,
literal|2
block|,
literal|0x660fd1
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psrlw"
block|,
literal|2
block|,
literal|0xf71
block|,
literal|0x2
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psrlw"
block|,
literal|2
block|,
literal|0x660f71
block|,
literal|0x2
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psrld"
block|,
literal|2
block|,
literal|0xfd2
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psrld"
block|,
literal|2
block|,
literal|0x660fd2
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psrld"
block|,
literal|2
block|,
literal|0xf72
block|,
literal|0x2
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psrld"
block|,
literal|2
block|,
literal|0x660f72
block|,
literal|0x2
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psrlq"
block|,
literal|2
block|,
literal|0xfd3
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psrlq"
block|,
literal|2
block|,
literal|0x660fd3
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psrlq"
block|,
literal|2
block|,
literal|0xf73
block|,
literal|0x2
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psrlq"
block|,
literal|2
block|,
literal|0x660f73
block|,
literal|0x2
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psubb"
block|,
literal|2
block|,
literal|0xff8
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psubb"
block|,
literal|2
block|,
literal|0x660ff8
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psubw"
block|,
literal|2
block|,
literal|0xff9
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psubw"
block|,
literal|2
block|,
literal|0x660ff9
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psubd"
block|,
literal|2
block|,
literal|0xffa
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psubd"
block|,
literal|2
block|,
literal|0x660ffa
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psubq"
block|,
literal|2
block|,
literal|0xffb
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psubq"
block|,
literal|2
block|,
literal|0x660ffb
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psubsb"
block|,
literal|2
block|,
literal|0xfe8
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psubsb"
block|,
literal|2
block|,
literal|0x660fe8
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psubsw"
block|,
literal|2
block|,
literal|0xfe9
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psubsw"
block|,
literal|2
block|,
literal|0x660fe9
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psubusb"
block|,
literal|2
block|,
literal|0xfd8
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psubusb"
block|,
literal|2
block|,
literal|0x660fd8
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psubusw"
block|,
literal|2
block|,
literal|0xfd9
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psubusw"
block|,
literal|2
block|,
literal|0x660fd9
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"punpckhbw"
block|,
literal|2
block|,
literal|0xf68
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"punpckhbw"
block|,
literal|2
block|,
literal|0x660f68
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"punpckhwd"
block|,
literal|2
block|,
literal|0xf69
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"punpckhwd"
block|,
literal|2
block|,
literal|0x660f69
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"punpckhdq"
block|,
literal|2
block|,
literal|0xf6a
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"punpckhdq"
block|,
literal|2
block|,
literal|0x660f6a
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"punpcklbw"
block|,
literal|2
block|,
literal|0xf60
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"punpcklbw"
block|,
literal|2
block|,
literal|0x660f60
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"punpcklwd"
block|,
literal|2
block|,
literal|0xf61
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"punpcklwd"
block|,
literal|2
block|,
literal|0x660f61
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"punpckldq"
block|,
literal|2
block|,
literal|0xf62
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"punpckldq"
block|,
literal|2
block|,
literal|0x660f62
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pxor"
block|,
literal|2
block|,
literal|0xfef
block|,
name|None
block|,
name|CpuMMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pxor"
block|,
literal|2
block|,
literal|0x660fef
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"addps"
block|,
literal|2
block|,
literal|0xf58
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"addss"
block|,
literal|2
block|,
literal|0xf30f58
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"andnps"
block|,
literal|2
block|,
literal|0xf55
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"andps"
block|,
literal|2
block|,
literal|0xf54
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpeqps"
block|,
literal|2
block|,
literal|0xfc2
block|,
literal|0x0
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpeqss"
block|,
literal|2
block|,
literal|0xf30fc2
block|,
literal|0x0
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpleps"
block|,
literal|2
block|,
literal|0xfc2
block|,
literal|0x2
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpless"
block|,
literal|2
block|,
literal|0xf30fc2
block|,
literal|0x2
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpltps"
block|,
literal|2
block|,
literal|0xfc2
block|,
literal|0x1
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpltss"
block|,
literal|2
block|,
literal|0xf30fc2
block|,
literal|0x1
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpneqps"
block|,
literal|2
block|,
literal|0xfc2
block|,
literal|0x4
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpneqss"
block|,
literal|2
block|,
literal|0xf30fc2
block|,
literal|0x4
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpnleps"
block|,
literal|2
block|,
literal|0xfc2
block|,
literal|0x6
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpnless"
block|,
literal|2
block|,
literal|0xf30fc2
block|,
literal|0x6
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpnltps"
block|,
literal|2
block|,
literal|0xfc2
block|,
literal|0x5
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpnltss"
block|,
literal|2
block|,
literal|0xf30fc2
block|,
literal|0x5
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpordps"
block|,
literal|2
block|,
literal|0xfc2
block|,
literal|0x7
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpordss"
block|,
literal|2
block|,
literal|0xf30fc2
block|,
literal|0x7
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpunordps"
block|,
literal|2
block|,
literal|0xfc2
block|,
literal|0x3
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpunordss"
block|,
literal|2
block|,
literal|0xf30fc2
block|,
literal|0x3
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpps"
block|,
literal|3
block|,
literal|0xfc2
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpss"
block|,
literal|3
block|,
literal|0xf30fc2
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"comiss"
block|,
literal|2
block|,
literal|0xf2f
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cvtpi2ps"
block|,
literal|2
block|,
literal|0xf2a
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cvtps2pi"
block|,
literal|2
block|,
literal|0xf2d
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"cvtsi2ss"
block|,
literal|2
block|,
literal|0xf30f2a
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cvtss2si"
block|,
literal|2
block|,
literal|0xf30f2d
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cvttps2pi"
block|,
literal|2
block|,
literal|0xf2c
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"cvttss2si"
block|,
literal|2
block|,
literal|0xf30f2c
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"divps"
block|,
literal|2
block|,
literal|0xf5e
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"divss"
block|,
literal|2
block|,
literal|0xf30f5e
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"ldmxcsr"
block|,
literal|1
block|,
literal|0xfae
block|,
literal|0x2
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"maskmovq"
block|,
literal|2
block|,
literal|0xff7
block|,
name|None
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"maxps"
block|,
literal|2
block|,
literal|0xf5f
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"maxss"
block|,
literal|2
block|,
literal|0xf30f5f
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"minps"
block|,
literal|2
block|,
literal|0xf5d
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"minss"
block|,
literal|2
block|,
literal|0xf30f5d
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movaps"
block|,
literal|2
block|,
literal|0xf28
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movaps"
block|,
literal|2
block|,
literal|0xf29
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movhlps"
block|,
literal|2
block|,
literal|0xf12
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movhps"
block|,
literal|2
block|,
literal|0xf16
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movhps"
block|,
literal|2
block|,
literal|0xf17
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"movlhps"
block|,
literal|2
block|,
literal|0xf16
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movlps"
block|,
literal|2
block|,
literal|0xf12
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movlps"
block|,
literal|2
block|,
literal|0xf13
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"movmskps"
block|,
literal|2
block|,
literal|0xf50
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"movntps"
block|,
literal|2
block|,
literal|0xf2b
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"movntq"
block|,
literal|2
block|,
literal|0xfe7
block|,
name|None
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegMMX
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"movntdq"
block|,
literal|2
block|,
literal|0x660fe7
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"movss"
block|,
literal|2
block|,
literal|0xf30f10
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movss"
block|,
literal|2
block|,
literal|0xf30f11
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movups"
block|,
literal|2
block|,
literal|0xf10
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movups"
block|,
literal|2
block|,
literal|0xf11
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|}
block|}
block|,
block|{
literal|"mulps"
block|,
literal|2
block|,
literal|0xf59
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"mulss"
block|,
literal|2
block|,
literal|0xf30f59
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"orps"
block|,
literal|2
block|,
literal|0xf56
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pavgb"
block|,
literal|2
block|,
literal|0xfe0
block|,
name|None
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pavgb"
block|,
literal|2
block|,
literal|0x660fe0
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pavgw"
block|,
literal|2
block|,
literal|0xfe3
block|,
name|None
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pavgw"
block|,
literal|2
block|,
literal|0x660fe3
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pextrw"
block|,
literal|3
block|,
literal|0xfc5
block|,
name|None
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegMMX
block|,
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"pextrw"
block|,
literal|3
block|,
literal|0x660fc5
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
block|,
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"pextrw"
block|,
literal|3
block|,
literal|0x660f3a15
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
block|,
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"pinsrw"
block|,
literal|3
block|,
literal|0xfc4
block|,
name|None
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pinsrw"
block|,
literal|3
block|,
literal|0x660fc4
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmaxsw"
block|,
literal|2
block|,
literal|0xfee
block|,
name|None
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pmaxsw"
block|,
literal|2
block|,
literal|0x660fee
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmaxub"
block|,
literal|2
block|,
literal|0xfde
block|,
name|None
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pmaxub"
block|,
literal|2
block|,
literal|0x660fde
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pminsw"
block|,
literal|2
block|,
literal|0xfea
block|,
name|None
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pminsw"
block|,
literal|2
block|,
literal|0x660fea
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pminub"
block|,
literal|2
block|,
literal|0xfda
block|,
name|None
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pminub"
block|,
literal|2
block|,
literal|0x660fda
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmovmskb"
block|,
literal|2
block|,
literal|0xfd7
block|,
name|None
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|RegMMX
block|,
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"pmovmskb"
block|,
literal|2
block|,
literal|0x660fd7
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"pmulhuw"
block|,
literal|2
block|,
literal|0xfe4
block|,
name|None
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pmulhuw"
block|,
literal|2
block|,
literal|0x660fe4
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"prefetchnta"
block|,
literal|1
block|,
literal|0xf18
block|,
literal|0x0
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"prefetcht0"
block|,
literal|1
block|,
literal|0xf18
block|,
literal|0x1
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"prefetcht1"
block|,
literal|1
block|,
literal|0xf18
block|,
literal|0x2
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"prefetcht2"
block|,
literal|1
block|,
literal|0xf18
block|,
literal|0x3
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"psadbw"
block|,
literal|2
block|,
literal|0xff6
block|,
name|None
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psadbw"
block|,
literal|2
block|,
literal|0x660ff6
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pshufw"
block|,
literal|3
block|,
literal|0xf70
block|,
name|None
block|,
name|CpuMMX2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"rcpps"
block|,
literal|2
block|,
literal|0xf53
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"rcpss"
block|,
literal|2
block|,
literal|0xf30f53
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"rsqrtps"
block|,
literal|2
block|,
literal|0xf52
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"rsqrtss"
block|,
literal|2
block|,
literal|0xf30f52
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"sfence"
block|,
literal|0
block|,
literal|0xfae
block|,
literal|0xf8
block|,
name|CpuMMX2
block|,
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"shufps"
block|,
literal|3
block|,
literal|0xfc6
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"sqrtps"
block|,
literal|2
block|,
literal|0xf51
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"sqrtss"
block|,
literal|2
block|,
literal|0xf30f51
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"stmxcsr"
block|,
literal|1
block|,
literal|0xfae
block|,
literal|0x3
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"subps"
block|,
literal|2
block|,
literal|0xf5c
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"subss"
block|,
literal|2
block|,
literal|0xf30f5c
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"ucomiss"
block|,
literal|2
block|,
literal|0xf2e
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"unpckhps"
block|,
literal|2
block|,
literal|0xf15
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"unpcklps"
block|,
literal|2
block|,
literal|0xf14
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"xorps"
block|,
literal|2
block|,
literal|0xf57
block|,
name|None
block|,
name|CpuSSE
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"addpd"
block|,
literal|2
block|,
literal|0x660f58
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"addsd"
block|,
literal|2
block|,
literal|0xf20f58
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"andnpd"
block|,
literal|2
block|,
literal|0x660f55
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"andpd"
block|,
literal|2
block|,
literal|0x660f54
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpeqpd"
block|,
literal|2
block|,
literal|0x660fc2
block|,
literal|0x0
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpeqsd"
block|,
literal|2
block|,
literal|0xf20fc2
block|,
literal|0x0
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmplepd"
block|,
literal|2
block|,
literal|0x660fc2
block|,
literal|0x2
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmplesd"
block|,
literal|2
block|,
literal|0xf20fc2
block|,
literal|0x2
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpltpd"
block|,
literal|2
block|,
literal|0x660fc2
block|,
literal|0x1
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpltsd"
block|,
literal|2
block|,
literal|0xf20fc2
block|,
literal|0x1
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpneqpd"
block|,
literal|2
block|,
literal|0x660fc2
block|,
literal|0x4
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpneqsd"
block|,
literal|2
block|,
literal|0xf20fc2
block|,
literal|0x4
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpnlepd"
block|,
literal|2
block|,
literal|0x660fc2
block|,
literal|0x6
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpnlesd"
block|,
literal|2
block|,
literal|0xf20fc2
block|,
literal|0x6
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpnltpd"
block|,
literal|2
block|,
literal|0x660fc2
block|,
literal|0x5
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpnltsd"
block|,
literal|2
block|,
literal|0xf20fc2
block|,
literal|0x5
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpordpd"
block|,
literal|2
block|,
literal|0x660fc2
block|,
literal|0x7
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpordsd"
block|,
literal|2
block|,
literal|0xf20fc2
block|,
literal|0x7
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpunordpd"
block|,
literal|2
block|,
literal|0x660fc2
block|,
literal|0x3
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpunordsd"
block|,
literal|2
block|,
literal|0xf20fc2
block|,
literal|0x3
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmppd"
block|,
literal|3
block|,
literal|0x660fc2
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpsd"
block|,
literal|0
block|,
literal|0xa7
block|,
name|None
block|,
literal|0
block|,
name|Size32
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"cmpsd"
block|,
literal|2
block|,
literal|0xa7
block|,
name|None
block|,
literal|0
block|,
name|Size32
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|EsSeg
block|}
block|}
block|,
block|{
literal|"cmpsd"
block|,
literal|3
block|,
literal|0xf20fc2
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"comisd"
block|,
literal|2
block|,
literal|0x660f2f
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cvtpi2pd"
block|,
literal|2
block|,
literal|0x660f2a
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cvtsi2sd"
block|,
literal|2
block|,
literal|0xf20f2a
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"divpd"
block|,
literal|2
block|,
literal|0x660f5e
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"divsd"
block|,
literal|2
block|,
literal|0xf20f5e
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"maxpd"
block|,
literal|2
block|,
literal|0x660f5f
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"maxsd"
block|,
literal|2
block|,
literal|0xf20f5f
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"minpd"
block|,
literal|2
block|,
literal|0x660f5d
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"minsd"
block|,
literal|2
block|,
literal|0xf20f5d
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movapd"
block|,
literal|2
block|,
literal|0x660f28
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movapd"
block|,
literal|2
block|,
literal|0x660f29
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movhpd"
block|,
literal|2
block|,
literal|0x660f16
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movhpd"
block|,
literal|2
block|,
literal|0x660f17
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"movlpd"
block|,
literal|2
block|,
literal|0x660f12
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movlpd"
block|,
literal|2
block|,
literal|0x660f13
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"movmskpd"
block|,
literal|2
block|,
literal|0x660f50
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"movntpd"
block|,
literal|2
block|,
literal|0x660f2b
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"movsd"
block|,
literal|0
block|,
literal|0xa5
block|,
name|None
block|,
literal|0
block|,
name|Size32
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"movsd"
block|,
literal|2
block|,
literal|0xa5
block|,
name|None
block|,
literal|0
block|,
name|Size32
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|EsSeg
block|}
block|}
block|,
block|{
literal|"movsd"
block|,
literal|2
block|,
literal|0xf20f10
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movsd"
block|,
literal|2
block|,
literal|0xf20f11
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movupd"
block|,
literal|2
block|,
literal|0x660f10
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movupd"
block|,
literal|2
block|,
literal|0x660f11
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|}
block|}
block|,
block|{
literal|"mulpd"
block|,
literal|2
block|,
literal|0x660f59
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"mulsd"
block|,
literal|2
block|,
literal|0xf20f59
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"orpd"
block|,
literal|2
block|,
literal|0x660f56
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"shufpd"
block|,
literal|3
block|,
literal|0x660fc6
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"sqrtpd"
block|,
literal|2
block|,
literal|0x660f51
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"sqrtsd"
block|,
literal|2
block|,
literal|0xf20f51
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"subpd"
block|,
literal|2
block|,
literal|0x660f5c
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"subsd"
block|,
literal|2
block|,
literal|0xf20f5c
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"ucomisd"
block|,
literal|2
block|,
literal|0x660f2e
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"unpckhpd"
block|,
literal|2
block|,
literal|0x660f15
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"unpcklpd"
block|,
literal|2
block|,
literal|0x660f14
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"xorpd"
block|,
literal|2
block|,
literal|0x660f57
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cvtdq2pd"
block|,
literal|2
block|,
literal|0xf30fe6
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cvtpd2dq"
block|,
literal|2
block|,
literal|0xf20fe6
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cvtdq2ps"
block|,
literal|2
block|,
literal|0xf5b
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cvtpd2pi"
block|,
literal|2
block|,
literal|0x660f2d
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"cvtpd2ps"
block|,
literal|2
block|,
literal|0x660f5a
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cvtps2pd"
block|,
literal|2
block|,
literal|0xf5a
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cvtps2dq"
block|,
literal|2
block|,
literal|0x660f5b
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cvtsd2si"
block|,
literal|2
block|,
literal|0xf20f2d
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cvtsd2ss"
block|,
literal|2
block|,
literal|0xf20f5a
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cvtss2sd"
block|,
literal|2
block|,
literal|0xf30f5a
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cvttpd2pi"
block|,
literal|2
block|,
literal|0x660f2c
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"cvttsd2si"
block|,
literal|2
block|,
literal|0xf20f2c
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"cvttpd2dq"
block|,
literal|2
block|,
literal|0x660fe6
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cvttps2dq"
block|,
literal|2
block|,
literal|0xf30f5b
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"maskmovdqu"
block|,
literal|2
block|,
literal|0x660ff7
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movdqa"
block|,
literal|2
block|,
literal|0x660f6f
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movdqa"
block|,
literal|2
block|,
literal|0x660f7f
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movdqu"
block|,
literal|2
block|,
literal|0xf30f6f
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movdqu"
block|,
literal|2
block|,
literal|0xf30f7f
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movdq2q"
block|,
literal|2
block|,
literal|0xf20fd6
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"movq2dq"
block|,
literal|2
block|,
literal|0xf30fd6
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegMMX
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmuludq"
block|,
literal|2
block|,
literal|0xff4
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pmuludq"
block|,
literal|2
block|,
literal|0x660ff4
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pshufd"
block|,
literal|3
block|,
literal|0x660f70
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pshufhw"
block|,
literal|3
block|,
literal|0xf30f70
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pshuflw"
block|,
literal|3
block|,
literal|0xf20f70
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pslldq"
block|,
literal|2
block|,
literal|0x660f73
block|,
literal|0x7
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psrldq"
block|,
literal|2
block|,
literal|0x660f73
block|,
literal|0x3
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"punpckhqdq"
block|,
literal|2
block|,
literal|0x660f6d
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"punpcklqdq"
block|,
literal|2
block|,
literal|0x660f6c
block|,
name|None
block|,
name|CpuSSE2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"addsubpd"
block|,
literal|2
block|,
literal|0x660fd0
block|,
name|None
block|,
name|CpuSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"addsubps"
block|,
literal|2
block|,
literal|0xf20fd0
block|,
name|None
block|,
name|CpuSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"cmpxchg16b"
block|,
literal|1
block|,
literal|0xfc7
block|,
literal|0x1
block|,
name|CpuSSE3
operator||
name|Cpu64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Rex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fisttp"
block|,
literal|1
block|,
literal|0xdf
block|,
literal|0x1
block|,
name|CpuSSE3
block|,
name|Modrm
operator||
name|FloatMF
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fisttp"
block|,
literal|1
block|,
literal|0xdd
block|,
literal|0x1
block|,
name|CpuSSE3
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"fisttpll"
block|,
literal|1
block|,
literal|0xdd
block|,
literal|0x1
block|,
name|CpuSSE3
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"haddpd"
block|,
literal|2
block|,
literal|0x660f7c
block|,
name|None
block|,
name|CpuSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"haddps"
block|,
literal|2
block|,
literal|0xf20f7c
block|,
name|None
block|,
name|CpuSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"hsubpd"
block|,
literal|2
block|,
literal|0x660f7d
block|,
name|None
block|,
name|CpuSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"hsubps"
block|,
literal|2
block|,
literal|0xf20f7d
block|,
name|None
block|,
name|CpuSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"lddqu"
block|,
literal|2
block|,
literal|0xf20ff0
block|,
name|None
block|,
name|CpuSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"monitor"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xc8
block|,
name|CpuSSE3
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"monitor"
block|,
literal|3
block|,
literal|0xf01
block|,
literal|0xc8
block|,
name|CpuSSE3
operator||
name|CpuNo64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|Reg16
operator||
name|Reg32
block|,
name|Reg32
block|,
name|Reg32
block|}
block|}
block|,
block|{
literal|"monitor"
block|,
literal|3
block|,
literal|0xf01
block|,
literal|0xc8
block|,
name|CpuSSE3
operator||
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
operator||
name|NoRex64
block|,
block|{
name|Reg32
operator||
name|Reg64
block|,
name|Reg64
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"movddup"
block|,
literal|2
block|,
literal|0xf20f12
block|,
name|None
block|,
name|CpuSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movshdup"
block|,
literal|2
block|,
literal|0xf30f16
block|,
name|None
block|,
name|CpuSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movsldup"
block|,
literal|2
block|,
literal|0xf30f12
block|,
name|None
block|,
name|CpuSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"mwait"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xc9
block|,
name|CpuSSE3
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"mwait"
block|,
literal|2
block|,
literal|0xf01
block|,
literal|0xc9
block|,
name|CpuSSE3
operator||
name|CpuNo64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|Reg32
block|,
name|Reg32
block|}
block|}
block|,
block|{
literal|"mwait"
block|,
literal|2
block|,
literal|0xf01
block|,
literal|0xc9
block|,
name|CpuSSE3
operator||
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
operator||
name|NoRex64
block|,
block|{
name|Reg64
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"invept"
block|,
literal|2
block|,
literal|0x660f3880
block|,
name|None
block|,
name|CpuVMX
operator||
name|CpuNo64
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg32
block|}
block|}
block|,
block|{
literal|"invept"
block|,
literal|2
block|,
literal|0x660f3880
block|,
name|None
block|,
name|CpuVMX
operator||
name|Cpu64
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"invvpid"
block|,
literal|2
block|,
literal|0x660f3881
block|,
name|None
block|,
name|CpuVMX
operator||
name|CpuNo64
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg32
block|}
block|}
block|,
block|{
literal|"invvpid"
block|,
literal|2
block|,
literal|0x660f3881
block|,
name|None
block|,
name|CpuVMX
operator||
name|Cpu64
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"invpcid"
block|,
literal|2
block|,
literal|0x660f3882
block|,
name|None
block|,
name|CpuNo64
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg32
block|}
block|}
block|,
block|{
literal|"invpcid"
block|,
literal|2
block|,
literal|0x660f3882
block|,
name|None
block|,
name|Cpu64
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"vmcall"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xc1
block|,
name|CpuVMX
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"vmclear"
block|,
literal|1
block|,
literal|0x660fc7
block|,
literal|0x6
block|,
name|CpuVMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"vmlaunch"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xc2
block|,
name|CpuVMX
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"vmresume"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xc3
block|,
name|CpuVMX
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"vmptrld"
block|,
literal|1
block|,
literal|0xfc7
block|,
literal|0x6
block|,
name|CpuVMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"vmptrst"
block|,
literal|1
block|,
literal|0xfc7
block|,
literal|0x7
block|,
name|CpuVMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"vmread"
block|,
literal|2
block|,
literal|0xf78
block|,
name|None
block|,
name|CpuVMX
operator||
name|CpuNo64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg32
block|,
name|Reg32
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"vmread"
block|,
literal|2
block|,
literal|0xf78
block|,
name|None
block|,
name|CpuVMX
operator||
name|Cpu64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Reg64
block|,
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"vmwrite"
block|,
literal|2
block|,
literal|0xf79
block|,
name|None
block|,
name|CpuVMX
operator||
name|CpuNo64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg32
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg32
block|}
block|}
block|,
block|{
literal|"vmwrite"
block|,
literal|2
block|,
literal|0xf79
block|,
name|None
block|,
name|CpuVMX
operator||
name|Cpu64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"vmxoff"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xc4
block|,
name|CpuVMX
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"vmxon"
block|,
literal|1
block|,
literal|0xf30fc7
block|,
literal|0x6
block|,
name|CpuVMX
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|NoRex64
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"phaddw"
block|,
literal|2
block|,
literal|0xf3801
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"phaddw"
block|,
literal|2
block|,
literal|0x660f3801
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"phaddd"
block|,
literal|2
block|,
literal|0xf3802
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"phaddd"
block|,
literal|2
block|,
literal|0x660f3802
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"phaddsw"
block|,
literal|2
block|,
literal|0xf3803
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"phaddsw"
block|,
literal|2
block|,
literal|0x660f3803
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"phsubw"
block|,
literal|2
block|,
literal|0xf3805
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"phsubw"
block|,
literal|2
block|,
literal|0x660f3805
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"phsubd"
block|,
literal|2
block|,
literal|0xf3806
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"phsubd"
block|,
literal|2
block|,
literal|0x660f3806
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"phsubsw"
block|,
literal|2
block|,
literal|0xf3807
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"phsubsw"
block|,
literal|2
block|,
literal|0x660f3807
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmaddubsw"
block|,
literal|2
block|,
literal|0xf3804
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pmaddubsw"
block|,
literal|2
block|,
literal|0x660f3804
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmulhrsw"
block|,
literal|2
block|,
literal|0xf380b
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pmulhrsw"
block|,
literal|2
block|,
literal|0x660f380b
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pshufb"
block|,
literal|2
block|,
literal|0xf3800
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pshufb"
block|,
literal|2
block|,
literal|0x660f3800
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psignb"
block|,
literal|2
block|,
literal|0xf3808
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psignb"
block|,
literal|2
block|,
literal|0x660f3808
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psignw"
block|,
literal|2
block|,
literal|0xf3809
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psignw"
block|,
literal|2
block|,
literal|0x660f3809
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"psignd"
block|,
literal|2
block|,
literal|0xf380a
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"psignd"
block|,
literal|2
block|,
literal|0x660f380a
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"palignr"
block|,
literal|3
block|,
literal|0xf3a0f
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"palignr"
block|,
literal|3
block|,
literal|0x660f3a0f
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pabsb"
block|,
literal|2
block|,
literal|0xf381c
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pabsb"
block|,
literal|2
block|,
literal|0x660f381c
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pabsw"
block|,
literal|2
block|,
literal|0xf381d
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pabsw"
block|,
literal|2
block|,
literal|0x660f381d
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pabsd"
block|,
literal|2
block|,
literal|0xf381e
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pabsd"
block|,
literal|2
block|,
literal|0x660f381e
block|,
name|None
block|,
name|CpuSSSE3
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"blendpd"
block|,
literal|3
block|,
literal|0x660f3a0d
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"blendps"
block|,
literal|3
block|,
literal|0x660f3a0c
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"blendvpd"
block|,
literal|3
block|,
literal|0x660f3815
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|RegKludge
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"blendvps"
block|,
literal|3
block|,
literal|0x660f3814
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|RegKludge
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"dppd"
block|,
literal|3
block|,
literal|0x660f3a41
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"dpps"
block|,
literal|3
block|,
literal|0x660f3a40
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"extractps"
block|,
literal|3
block|,
literal|0x660f3a17
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
block|,
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"insertps"
block|,
literal|3
block|,
literal|0x660f3a21
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"movntdqa"
block|,
literal|2
block|,
literal|0x660f382a
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"mpsadbw"
block|,
literal|3
block|,
literal|0x660f3a42
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"packusdw"
block|,
literal|2
block|,
literal|0x660f382b
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pblendvb"
block|,
literal|3
block|,
literal|0x660f3810
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|RegKludge
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pblendw"
block|,
literal|3
block|,
literal|0x660f3a0e
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pcmpeqq"
block|,
literal|2
block|,
literal|0x660f3829
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pextrb"
block|,
literal|3
block|,
literal|0x660f3a14
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
block|,
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"pextrd"
block|,
literal|3
block|,
literal|0x660f3a16
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
block|,
name|Reg32
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"pextrq"
block|,
literal|3
block|,
literal|0x660f3a16
block|,
name|None
block|,
name|CpuSSE4_1
operator||
name|Cpu64
block|,
name|Modrm
operator||
name|Size64
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
block|,
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"phminposuw"
block|,
literal|2
block|,
literal|0x660f3841
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pinsrb"
block|,
literal|3
block|,
literal|0x660f3a20
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pinsrd"
block|,
literal|3
block|,
literal|0x660f3a22
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg32
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pinsrq"
block|,
literal|3
block|,
literal|0x660f3a22
block|,
name|None
block|,
name|CpuSSE4_1
operator||
name|Cpu64
block|,
name|Modrm
operator||
name|Size64
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmaxsb"
block|,
literal|2
block|,
literal|0x660f383c
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmaxsd"
block|,
literal|2
block|,
literal|0x660f383d
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmaxud"
block|,
literal|2
block|,
literal|0x660f383f
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmaxuw"
block|,
literal|2
block|,
literal|0x660f383e
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pminsb"
block|,
literal|2
block|,
literal|0x660f3838
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pminsd"
block|,
literal|2
block|,
literal|0x660f3839
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pminud"
block|,
literal|2
block|,
literal|0x660f383b
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pminuw"
block|,
literal|2
block|,
literal|0x660f383a
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmovsxbw"
block|,
literal|2
block|,
literal|0x660f3820
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmovsxbd"
block|,
literal|2
block|,
literal|0x660f3821
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmovsxbq"
block|,
literal|2
block|,
literal|0x660f3822
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmovsxwd"
block|,
literal|2
block|,
literal|0x660f3823
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmovsxwq"
block|,
literal|2
block|,
literal|0x660f3824
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmovsxdq"
block|,
literal|2
block|,
literal|0x660f3825
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmovzxbw"
block|,
literal|2
block|,
literal|0x660f3830
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmovzxbd"
block|,
literal|2
block|,
literal|0x660f3831
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmovzxbq"
block|,
literal|2
block|,
literal|0x660f3832
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmovzxwd"
block|,
literal|2
block|,
literal|0x660f3833
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmovzxwq"
block|,
literal|2
block|,
literal|0x660f3834
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmovzxdq"
block|,
literal|2
block|,
literal|0x660f3835
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmuldq"
block|,
literal|2
block|,
literal|0x660f3828
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pmulld"
block|,
literal|2
block|,
literal|0x660f3840
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"ptest"
block|,
literal|2
block|,
literal|0x660f3817
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"roundpd"
block|,
literal|3
block|,
literal|0x660f3a09
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"roundps"
block|,
literal|3
block|,
literal|0x660f3a08
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"roundsd"
block|,
literal|3
block|,
literal|0x660f3a0b
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"roundss"
block|,
literal|3
block|,
literal|0x660f3a0a
block|,
name|None
block|,
name|CpuSSE4_1
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pcmpgtq"
block|,
literal|2
block|,
literal|0x660f3837
block|,
name|None
block|,
name|CpuSSE4_2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pcmpestri"
block|,
literal|3
block|,
literal|0x660f3a61
block|,
name|None
block|,
name|CpuSSE4_2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pcmpestrm"
block|,
literal|3
block|,
literal|0x660f3a60
block|,
name|None
block|,
name|CpuSSE4_2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pcmpistri"
block|,
literal|3
block|,
literal|0x660f3a63
block|,
name|None
block|,
name|CpuSSE4_2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pcmpistrm"
block|,
literal|3
block|,
literal|0x660f3a62
block|,
name|None
block|,
name|CpuSSE4_2
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"crc32"
block|,
literal|2
block|,
literal|0xf20f38f1
block|,
name|None
block|,
name|CpuSSE4_2
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg32
block|}
block|}
block|,
block|{
literal|"crc32"
block|,
literal|2
block|,
literal|0xf20f38f1
block|,
name|None
block|,
name|CpuSSE4_2
operator||
name|Cpu64
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
operator||
name|Rex64
block|,
block|{
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"crc32"
block|,
literal|2
block|,
literal|0xf20f38f0
block|,
name|None
block|,
name|CpuSSE4_2
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg32
block|}
block|}
block|,
block|{
literal|"crc32"
block|,
literal|2
block|,
literal|0xf20f38f0
block|,
name|None
block|,
name|CpuSSE4_2
operator||
name|Cpu64
block|,
name|Modrm
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|Rex64
block|,
block|{
name|Reg8
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg64
block|}
block|}
block|,
block|{
literal|"prefetch"
block|,
literal|1
block|,
literal|0xf0d
block|,
literal|0x0
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"prefetchw"
block|,
literal|1
block|,
literal|0xf0d
block|,
literal|0x1
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"femms"
block|,
literal|0
block|,
literal|0xf0e
block|,
name|None
block|,
name|Cpu3dnow
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"pavgusb"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0xbf
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pf2id"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0x1d
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pf2iw"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0x1c
block|,
name|Cpu3dnowA
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfacc"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0xae
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfadd"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0x9e
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfcmpeq"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0xb0
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfcmpge"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0x90
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfcmpgt"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0xa0
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfmax"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0xa4
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfmin"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0x94
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfmul"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0xb4
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfnacc"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0x8a
block|,
name|Cpu3dnowA
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfpnacc"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0x8e
block|,
name|Cpu3dnowA
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfrcp"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0x96
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfrcpit1"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0xa6
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfrcpit2"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0xb6
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfrsqit1"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0xa7
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfrsqrt"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0x97
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfsub"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0x9a
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pfsubr"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0xaa
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pi2fd"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0xd
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pi2fw"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0xc
block|,
name|Cpu3dnowA
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pmulhrw"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0xb7
block|,
name|Cpu3dnow
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"pswapd"
block|,
literal|2
block|,
literal|0xf0f
block|,
literal|0xbb
block|,
name|Cpu3dnowA
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
operator||
name|RegMMX
block|,
name|RegMMX
block|}
block|}
block|,
block|{
literal|"syscall"
block|,
literal|0
block|,
literal|0xf05
block|,
name|None
block|,
name|CpuK6
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"sysret"
block|,
literal|0
block|,
literal|0xf07
block|,
name|None
block|,
name|CpuK6
block|,
name|DefaultSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"swapgs"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xf8
block|,
name|Cpu64
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rdtscp"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xf9
block|,
name|CpuSledgehammer
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"clgi"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xdd
block|,
name|CpuSVME
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"invlpga"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xdf
block|,
name|CpuSVME
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"invlpga"
block|,
literal|2
block|,
literal|0xf01
block|,
literal|0xdf
block|,
name|CpuSVME
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg32
block|}
block|}
block|,
block|{
literal|"skinit"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xde
block|,
name|CpuSVME
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"skinit"
block|,
literal|1
block|,
literal|0xf01
block|,
literal|0xde
block|,
name|CpuSVME
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"stgi"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xdc
block|,
name|CpuSVME
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"vmload"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xda
block|,
name|CpuSVME
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"vmload"
block|,
literal|1
block|,
literal|0xf01
block|,
literal|0xda
block|,
name|CpuSVME
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"vmmcall"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xd9
block|,
name|CpuSVME
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"vmrun"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xd8
block|,
name|CpuSVME
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"vmrun"
block|,
literal|1
block|,
literal|0xf01
block|,
literal|0xd8
block|,
name|CpuSVME
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"vmsave"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xdb
block|,
name|CpuSVME
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"vmsave"
block|,
literal|1
block|,
literal|0xf01
block|,
literal|0xdb
block|,
name|CpuSVME
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"movntsd"
block|,
literal|2
block|,
literal|0xf20f2b
block|,
name|None
block|,
name|CpuSSE4a
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"movntss"
block|,
literal|2
block|,
literal|0xf30f2b
block|,
name|None
block|,
name|CpuSSE4a
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"extrq"
block|,
literal|3
block|,
literal|0x660f78
block|,
literal|0x0
block|,
name|CpuSSE4a
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Imm8
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"extrq"
block|,
literal|2
block|,
literal|0x660f79
block|,
name|None
block|,
name|CpuSSE4a
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"insertq"
block|,
literal|2
block|,
literal|0xf20f79
block|,
name|None
block|,
name|CpuSSE4a
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"insertq"
block|,
literal|4
block|,
literal|0xf20f78
block|,
name|None
block|,
name|CpuSSE4a
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
block|,
block|{
name|Imm8
block|,
name|Imm8
block|,
name|RegXMM
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"popcnt"
block|,
literal|2
block|,
literal|0xf30fb8
block|,
name|None
block|,
name|CpuABM
operator||
name|CpuSSE4_2
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"lzcnt"
block|,
literal|2
block|,
literal|0xf30fbd
block|,
name|None
block|,
name|CpuABM
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
operator||
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|,
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
literal|"xstore-rng"
block|,
literal|0
block|,
literal|0xfa7
block|,
literal|0xc0
block|,
name|Cpu686
operator||
name|CpuPadLock
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xcrypt-ecb"
block|,
literal|0
block|,
literal|0xf30fa7
block|,
literal|0xc8
block|,
name|Cpu686
operator||
name|CpuPadLock
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xcrypt-cbc"
block|,
literal|0
block|,
literal|0xf30fa7
block|,
literal|0xd0
block|,
name|Cpu686
operator||
name|CpuPadLock
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xcrypt-ctr"
block|,
literal|0
block|,
literal|0xf30fa7
block|,
literal|0xd8
block|,
name|Cpu686
operator||
name|CpuPadLock
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xcrypt-cfb"
block|,
literal|0
block|,
literal|0xf30fa7
block|,
literal|0xe0
block|,
name|Cpu686
operator||
name|CpuPadLock
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xcrypt-ofb"
block|,
literal|0
block|,
literal|0xf30fa7
block|,
literal|0xe8
block|,
name|Cpu686
operator||
name|CpuPadLock
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"montmul"
block|,
literal|0
block|,
literal|0xf30fa6
block|,
literal|0xc0
block|,
name|Cpu686
operator||
name|CpuPadLock
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xsha1"
block|,
literal|0
block|,
literal|0xf30fa6
block|,
literal|0xc8
block|,
name|Cpu686
operator||
name|CpuPadLock
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xsha256"
block|,
literal|0
block|,
literal|0xf30fa6
block|,
literal|0xd0
block|,
name|Cpu686
operator||
name|CpuPadLock
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xstorerng"
block|,
literal|0
block|,
literal|0xfa7
block|,
literal|0xc0
block|,
name|Cpu686
operator||
name|CpuPadLock
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xcryptecb"
block|,
literal|0
block|,
literal|0xf30fa7
block|,
literal|0xc8
block|,
name|Cpu686
operator||
name|CpuPadLock
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xcryptcbc"
block|,
literal|0
block|,
literal|0xf30fa7
block|,
literal|0xd0
block|,
name|Cpu686
operator||
name|CpuPadLock
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xcryptctr"
block|,
literal|0
block|,
literal|0xf30fa7
block|,
literal|0xd8
block|,
name|Cpu686
operator||
name|CpuPadLock
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xcryptcfb"
block|,
literal|0
block|,
literal|0xf30fa7
block|,
literal|0xe0
block|,
name|Cpu686
operator||
name|CpuPadLock
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xcryptofb"
block|,
literal|0
block|,
literal|0xf30fa7
block|,
literal|0xe8
block|,
name|Cpu686
operator||
name|CpuPadLock
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xstore"
block|,
literal|0
block|,
literal|0xfa7
block|,
literal|0xc0
block|,
name|Cpu686
operator||
name|CpuPadLock
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|IsString
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xgetbv"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xd0
block|,
name|CpuXSAVE
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xsetbv"
block|,
literal|0
block|,
literal|0xf01
block|,
literal|0xd1
block|,
name|CpuXSAVE
block|,
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_qSuf
operator||
name|No_xSuf
operator||
name|ImmExt
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xsave"
block|,
literal|1
block|,
literal|0xfae
block|,
literal|0x4
block|,
name|CpuXSAVE
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"xsaveopt"
block|,
literal|1
block|,
literal|0xfae
block|,
literal|0x6
block|,
name|CpuXSAVE
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
block|{
literal|"xrstor"
block|,
literal|1
block|,
literal|0xfae
block|,
literal|0x5
block|,
name|CpuXSAVE
block|,
name|Modrm
operator||
name|No_bSuf
operator||
name|No_wSuf
operator||
name|No_lSuf
operator||
name|No_sSuf
operator||
name|No_xSuf
block|,
block|{
name|BaseIndex
operator||
name|Disp8
operator||
name|Disp16
operator||
name|Disp32
operator||
name|Disp32S
block|}
block|}
block|,
comment|/* Intel AES extensions */
block|{
literal|"aesdec"
block|,
literal|2
block|,
literal|0x660f38de
block|,
name|None
block|,
name|CpuAES
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|NoSuf
block|,
block|{
name|RegXMM
operator||
name|LLongMem
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"aesdeclast"
block|,
literal|2
block|,
literal|0x660f38df
block|,
name|None
block|,
name|CpuAES
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|NoSuf
block|,
block|{
name|RegXMM
operator||
name|LLongMem
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"aesenc"
block|,
literal|2
block|,
literal|0x660f38dc
block|,
name|None
block|,
name|CpuAES
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|NoSuf
block|,
block|{
name|RegXMM
operator||
name|LLongMem
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"aesenclast"
block|,
literal|2
block|,
literal|0x660f38dd
block|,
name|None
block|,
name|CpuAES
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|NoSuf
block|,
block|{
name|RegXMM
operator||
name|LLongMem
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"aesimc"
block|,
literal|2
block|,
literal|0x660f38db
block|,
name|None
block|,
name|CpuAES
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|NoSuf
block|,
block|{
name|RegXMM
operator||
name|LLongMem
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"aeskeygenassist"
block|,
literal|3
block|,
literal|0x660f3adf
block|,
name|None
block|,
name|CpuAES
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|NoSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
operator||
name|LLongMem
block|,
name|RegXMM
block|}
block|}
block|,
comment|/* Intel Carry-less Multiplication extensions */
block|{
literal|"pclmulqdq"
block|,
literal|3
block|,
literal|0x660f3a44
block|,
name|None
block|,
name|CpuPCLMUL
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|NoSuf
block|,
block|{
name|Imm8
block|,
name|RegXMM
operator||
name|LLongMem
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pclmullqlqdq"
block|,
literal|2
block|,
literal|0x660f3a44
block|,
literal|0x0
block|,
name|CpuPCLMUL
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|NoSuf
operator||
name|ImmExt
block|,
block|{
name|RegXMM
operator||
name|LLongMem
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pclmulhqlqdq"
block|,
literal|2
block|,
literal|0x660f3a44
block|,
literal|0x1
block|,
name|CpuPCLMUL
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|NoSuf
operator||
name|ImmExt
block|,
block|{
name|RegXMM
operator||
name|LLongMem
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pclmullqhqdq"
block|,
literal|2
block|,
literal|0x660f3a44
block|,
literal|0x10
block|,
name|CpuPCLMUL
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|NoSuf
operator||
name|ImmExt
block|,
block|{
name|RegXMM
operator||
name|LLongMem
block|,
name|RegXMM
block|}
block|}
block|,
block|{
literal|"pclmulhqhqdq"
block|,
literal|2
block|,
literal|0x660f3a44
block|,
literal|0x11
block|,
name|CpuPCLMUL
block|,
name|Modrm
operator||
name|IgnoreSize
operator||
name|NoSuf
operator||
name|ImmExt
block|,
block|{
name|RegXMM
operator||
name|LLongMem
block|,
name|RegXMM
block|}
block|}
block|,
comment|/* Intel Random Number Generator extensions */
block|{
literal|"rdrand"
block|,
literal|1
block|,
literal|0x0fc7
block|,
literal|0x6
block|,
name|CpuRdRnd
block|,
name|Modrm
operator||
name|NoSuf
block|,
block|{
name|Reg16
operator||
name|Reg32
operator||
name|Reg64
block|}
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* i386 register table.  */
end_comment

begin_decl_stmt
specifier|const
name|reg_entry
name|i386_regtab
index|[]
init|=
block|{
block|{
literal|"st"
block|,
name|FloatReg
operator||
name|FloatAcc
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"al"
block|,
name|Reg8
operator||
name|Acc
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cl"
block|,
name|Reg8
operator||
name|ShiftCount
block|,
literal|0
block|,
literal|1
block|}
block|,
block|{
literal|"dl"
block|,
name|Reg8
block|,
literal|0
block|,
literal|2
block|}
block|,
block|{
literal|"bl"
block|,
name|Reg8
block|,
literal|0
block|,
literal|3
block|}
block|,
block|{
literal|"ah"
block|,
name|Reg8
block|,
literal|0
block|,
literal|4
block|}
block|,
block|{
literal|"ch"
block|,
name|Reg8
block|,
literal|0
block|,
literal|5
block|}
block|,
block|{
literal|"dh"
block|,
name|Reg8
block|,
literal|0
block|,
literal|6
block|}
block|,
block|{
literal|"bh"
block|,
name|Reg8
block|,
literal|0
block|,
literal|7
block|}
block|,
block|{
literal|"axl"
block|,
name|Reg8
operator||
name|Acc
block|,
name|RegRex64
block|,
literal|0
block|}
block|,
block|{
literal|"cxl"
block|,
name|Reg8
block|,
name|RegRex64
block|,
literal|1
block|}
block|,
block|{
literal|"dxl"
block|,
name|Reg8
block|,
name|RegRex64
block|,
literal|2
block|}
block|,
block|{
literal|"bxl"
block|,
name|Reg8
block|,
name|RegRex64
block|,
literal|3
block|}
block|,
block|{
literal|"spl"
block|,
name|Reg8
block|,
name|RegRex64
block|,
literal|4
block|}
block|,
block|{
literal|"bpl"
block|,
name|Reg8
block|,
name|RegRex64
block|,
literal|5
block|}
block|,
block|{
literal|"sil"
block|,
name|Reg8
block|,
name|RegRex64
block|,
literal|6
block|}
block|,
block|{
literal|"dil"
block|,
name|Reg8
block|,
name|RegRex64
block|,
literal|7
block|}
block|,
block|{
literal|"r8b"
block|,
name|Reg8
block|,
name|RegRex
operator||
name|RegRex64
block|,
literal|0
block|}
block|,
block|{
literal|"r9b"
block|,
name|Reg8
block|,
name|RegRex
operator||
name|RegRex64
block|,
literal|1
block|}
block|,
block|{
literal|"r10b"
block|,
name|Reg8
block|,
name|RegRex
operator||
name|RegRex64
block|,
literal|2
block|}
block|,
block|{
literal|"r11b"
block|,
name|Reg8
block|,
name|RegRex
operator||
name|RegRex64
block|,
literal|3
block|}
block|,
block|{
literal|"r12b"
block|,
name|Reg8
block|,
name|RegRex
operator||
name|RegRex64
block|,
literal|4
block|}
block|,
block|{
literal|"r13b"
block|,
name|Reg8
block|,
name|RegRex
operator||
name|RegRex64
block|,
literal|5
block|}
block|,
block|{
literal|"r14b"
block|,
name|Reg8
block|,
name|RegRex
operator||
name|RegRex64
block|,
literal|6
block|}
block|,
block|{
literal|"r15b"
block|,
name|Reg8
block|,
name|RegRex
operator||
name|RegRex64
block|,
literal|7
block|}
block|,
block|{
literal|"ax"
block|,
name|Reg16
operator||
name|Acc
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cx"
block|,
name|Reg16
block|,
literal|0
block|,
literal|1
block|}
block|,
block|{
literal|"dx"
block|,
name|Reg16
operator||
name|InOutPortReg
block|,
literal|0
block|,
literal|2
block|}
block|,
block|{
literal|"bx"
block|,
name|Reg16
operator||
name|BaseIndex
block|,
literal|0
block|,
literal|3
block|}
block|,
block|{
literal|"sp"
block|,
name|Reg16
block|,
literal|0
block|,
literal|4
block|}
block|,
block|{
literal|"bp"
block|,
name|Reg16
operator||
name|BaseIndex
block|,
literal|0
block|,
literal|5
block|}
block|,
block|{
literal|"si"
block|,
name|Reg16
operator||
name|BaseIndex
block|,
literal|0
block|,
literal|6
block|}
block|,
block|{
literal|"di"
block|,
name|Reg16
operator||
name|BaseIndex
block|,
literal|0
block|,
literal|7
block|}
block|,
block|{
literal|"r8w"
block|,
name|Reg16
block|,
name|RegRex
block|,
literal|0
block|}
block|,
block|{
literal|"r9w"
block|,
name|Reg16
block|,
name|RegRex
block|,
literal|1
block|}
block|,
block|{
literal|"r10w"
block|,
name|Reg16
block|,
name|RegRex
block|,
literal|2
block|}
block|,
block|{
literal|"r11w"
block|,
name|Reg16
block|,
name|RegRex
block|,
literal|3
block|}
block|,
block|{
literal|"r12w"
block|,
name|Reg16
block|,
name|RegRex
block|,
literal|4
block|}
block|,
block|{
literal|"r13w"
block|,
name|Reg16
block|,
name|RegRex
block|,
literal|5
block|}
block|,
block|{
literal|"r14w"
block|,
name|Reg16
block|,
name|RegRex
block|,
literal|6
block|}
block|,
block|{
literal|"r15w"
block|,
name|Reg16
block|,
name|RegRex
block|,
literal|7
block|}
block|,
block|{
literal|"eax"
block|,
name|Reg32
operator||
name|BaseIndex
operator||
name|Acc
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ecx"
block|,
name|Reg32
operator||
name|BaseIndex
block|,
literal|0
block|,
literal|1
block|}
block|,
block|{
literal|"edx"
block|,
name|Reg32
operator||
name|BaseIndex
block|,
literal|0
block|,
literal|2
block|}
block|,
block|{
literal|"ebx"
block|,
name|Reg32
operator||
name|BaseIndex
block|,
literal|0
block|,
literal|3
block|}
block|,
block|{
literal|"esp"
block|,
name|Reg32
block|,
literal|0
block|,
literal|4
block|}
block|,
block|{
literal|"ebp"
block|,
name|Reg32
operator||
name|BaseIndex
block|,
literal|0
block|,
literal|5
block|}
block|,
block|{
literal|"esi"
block|,
name|Reg32
operator||
name|BaseIndex
block|,
literal|0
block|,
literal|6
block|}
block|,
block|{
literal|"edi"
block|,
name|Reg32
operator||
name|BaseIndex
block|,
literal|0
block|,
literal|7
block|}
block|,
block|{
literal|"r8d"
block|,
name|Reg32
operator||
name|BaseIndex
block|,
name|RegRex
block|,
literal|0
block|}
block|,
block|{
literal|"r9d"
block|,
name|Reg32
operator||
name|BaseIndex
block|,
name|RegRex
block|,
literal|1
block|}
block|,
block|{
literal|"r10d"
block|,
name|Reg32
operator||
name|BaseIndex
block|,
name|RegRex
block|,
literal|2
block|}
block|,
block|{
literal|"r11d"
block|,
name|Reg32
operator||
name|BaseIndex
block|,
name|RegRex
block|,
literal|3
block|}
block|,
block|{
literal|"r12d"
block|,
name|Reg32
operator||
name|BaseIndex
block|,
name|RegRex
block|,
literal|4
block|}
block|,
block|{
literal|"r13d"
block|,
name|Reg32
operator||
name|BaseIndex
block|,
name|RegRex
block|,
literal|5
block|}
block|,
block|{
literal|"r14d"
block|,
name|Reg32
operator||
name|BaseIndex
block|,
name|RegRex
block|,
literal|6
block|}
block|,
block|{
literal|"r15d"
block|,
name|Reg32
operator||
name|BaseIndex
block|,
name|RegRex
block|,
literal|7
block|}
block|,
block|{
literal|"rax"
block|,
name|Reg64
operator||
name|BaseIndex
operator||
name|Acc
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"rcx"
block|,
name|Reg64
operator||
name|BaseIndex
block|,
literal|0
block|,
literal|1
block|}
block|,
block|{
literal|"rdx"
block|,
name|Reg64
operator||
name|BaseIndex
block|,
literal|0
block|,
literal|2
block|}
block|,
block|{
literal|"rbx"
block|,
name|Reg64
operator||
name|BaseIndex
block|,
literal|0
block|,
literal|3
block|}
block|,
block|{
literal|"rsp"
block|,
name|Reg64
block|,
literal|0
block|,
literal|4
block|}
block|,
block|{
literal|"rbp"
block|,
name|Reg64
operator||
name|BaseIndex
block|,
literal|0
block|,
literal|5
block|}
block|,
block|{
literal|"rsi"
block|,
name|Reg64
operator||
name|BaseIndex
block|,
literal|0
block|,
literal|6
block|}
block|,
block|{
literal|"rdi"
block|,
name|Reg64
operator||
name|BaseIndex
block|,
literal|0
block|,
literal|7
block|}
block|,
block|{
literal|"r8"
block|,
name|Reg64
operator||
name|BaseIndex
block|,
name|RegRex
block|,
literal|0
block|}
block|,
block|{
literal|"r9"
block|,
name|Reg64
operator||
name|BaseIndex
block|,
name|RegRex
block|,
literal|1
block|}
block|,
block|{
literal|"r10"
block|,
name|Reg64
operator||
name|BaseIndex
block|,
name|RegRex
block|,
literal|2
block|}
block|,
block|{
literal|"r11"
block|,
name|Reg64
operator||
name|BaseIndex
block|,
name|RegRex
block|,
literal|3
block|}
block|,
block|{
literal|"r12"
block|,
name|Reg64
operator||
name|BaseIndex
block|,
name|RegRex
block|,
literal|4
block|}
block|,
block|{
literal|"r13"
block|,
name|Reg64
operator||
name|BaseIndex
block|,
name|RegRex
block|,
literal|5
block|}
block|,
block|{
literal|"r14"
block|,
name|Reg64
operator||
name|BaseIndex
block|,
name|RegRex
block|,
literal|6
block|}
block|,
block|{
literal|"r15"
block|,
name|Reg64
operator||
name|BaseIndex
block|,
name|RegRex
block|,
literal|7
block|}
block|,
block|{
literal|"es"
block|,
name|SReg2
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cs"
block|,
name|SReg2
block|,
literal|0
block|,
literal|1
block|}
block|,
block|{
literal|"ss"
block|,
name|SReg2
block|,
literal|0
block|,
literal|2
block|}
block|,
block|{
literal|"ds"
block|,
name|SReg2
block|,
literal|0
block|,
literal|3
block|}
block|,
block|{
literal|"fs"
block|,
name|SReg3
block|,
literal|0
block|,
literal|4
block|}
block|,
block|{
literal|"gs"
block|,
name|SReg3
block|,
literal|0
block|,
literal|5
block|}
block|,
block|{
literal|"cr0"
block|,
name|Control
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"cr1"
block|,
name|Control
block|,
literal|0
block|,
literal|1
block|}
block|,
block|{
literal|"cr2"
block|,
name|Control
block|,
literal|0
block|,
literal|2
block|}
block|,
block|{
literal|"cr3"
block|,
name|Control
block|,
literal|0
block|,
literal|3
block|}
block|,
block|{
literal|"cr4"
block|,
name|Control
block|,
literal|0
block|,
literal|4
block|}
block|,
block|{
literal|"cr5"
block|,
name|Control
block|,
literal|0
block|,
literal|5
block|}
block|,
block|{
literal|"cr6"
block|,
name|Control
block|,
literal|0
block|,
literal|6
block|}
block|,
block|{
literal|"cr7"
block|,
name|Control
block|,
literal|0
block|,
literal|7
block|}
block|,
block|{
literal|"cr8"
block|,
name|Control
block|,
name|RegRex
block|,
literal|0
block|}
block|,
block|{
literal|"cr9"
block|,
name|Control
block|,
name|RegRex
block|,
literal|1
block|}
block|,
block|{
literal|"cr10"
block|,
name|Control
block|,
name|RegRex
block|,
literal|2
block|}
block|,
block|{
literal|"cr11"
block|,
name|Control
block|,
name|RegRex
block|,
literal|3
block|}
block|,
block|{
literal|"cr12"
block|,
name|Control
block|,
name|RegRex
block|,
literal|4
block|}
block|,
block|{
literal|"cr13"
block|,
name|Control
block|,
name|RegRex
block|,
literal|5
block|}
block|,
block|{
literal|"cr14"
block|,
name|Control
block|,
name|RegRex
block|,
literal|6
block|}
block|,
block|{
literal|"cr15"
block|,
name|Control
block|,
name|RegRex
block|,
literal|7
block|}
block|,
block|{
literal|"db0"
block|,
name|Debug
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"db1"
block|,
name|Debug
block|,
literal|0
block|,
literal|1
block|}
block|,
block|{
literal|"db2"
block|,
name|Debug
block|,
literal|0
block|,
literal|2
block|}
block|,
block|{
literal|"db3"
block|,
name|Debug
block|,
literal|0
block|,
literal|3
block|}
block|,
block|{
literal|"db4"
block|,
name|Debug
block|,
literal|0
block|,
literal|4
block|}
block|,
block|{
literal|"db5"
block|,
name|Debug
block|,
literal|0
block|,
literal|5
block|}
block|,
block|{
literal|"db6"
block|,
name|Debug
block|,
literal|0
block|,
literal|6
block|}
block|,
block|{
literal|"db7"
block|,
name|Debug
block|,
literal|0
block|,
literal|7
block|}
block|,
block|{
literal|"db8"
block|,
name|Debug
block|,
name|RegRex
block|,
literal|0
block|}
block|,
block|{
literal|"db9"
block|,
name|Debug
block|,
name|RegRex
block|,
literal|1
block|}
block|,
block|{
literal|"db10"
block|,
name|Debug
block|,
name|RegRex
block|,
literal|2
block|}
block|,
block|{
literal|"db11"
block|,
name|Debug
block|,
name|RegRex
block|,
literal|3
block|}
block|,
block|{
literal|"db12"
block|,
name|Debug
block|,
name|RegRex
block|,
literal|4
block|}
block|,
block|{
literal|"db13"
block|,
name|Debug
block|,
name|RegRex
block|,
literal|5
block|}
block|,
block|{
literal|"db14"
block|,
name|Debug
block|,
name|RegRex
block|,
literal|6
block|}
block|,
block|{
literal|"db15"
block|,
name|Debug
block|,
name|RegRex
block|,
literal|7
block|}
block|,
block|{
literal|"dr0"
block|,
name|Debug
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"dr1"
block|,
name|Debug
block|,
literal|0
block|,
literal|1
block|}
block|,
block|{
literal|"dr2"
block|,
name|Debug
block|,
literal|0
block|,
literal|2
block|}
block|,
block|{
literal|"dr3"
block|,
name|Debug
block|,
literal|0
block|,
literal|3
block|}
block|,
block|{
literal|"dr4"
block|,
name|Debug
block|,
literal|0
block|,
literal|4
block|}
block|,
block|{
literal|"dr5"
block|,
name|Debug
block|,
literal|0
block|,
literal|5
block|}
block|,
block|{
literal|"dr6"
block|,
name|Debug
block|,
literal|0
block|,
literal|6
block|}
block|,
block|{
literal|"dr7"
block|,
name|Debug
block|,
literal|0
block|,
literal|7
block|}
block|,
block|{
literal|"dr8"
block|,
name|Debug
block|,
name|RegRex
block|,
literal|0
block|}
block|,
block|{
literal|"dr9"
block|,
name|Debug
block|,
name|RegRex
block|,
literal|1
block|}
block|,
block|{
literal|"dr10"
block|,
name|Debug
block|,
name|RegRex
block|,
literal|2
block|}
block|,
block|{
literal|"dr11"
block|,
name|Debug
block|,
name|RegRex
block|,
literal|3
block|}
block|,
block|{
literal|"dr12"
block|,
name|Debug
block|,
name|RegRex
block|,
literal|4
block|}
block|,
block|{
literal|"dr13"
block|,
name|Debug
block|,
name|RegRex
block|,
literal|5
block|}
block|,
block|{
literal|"dr14"
block|,
name|Debug
block|,
name|RegRex
block|,
literal|6
block|}
block|,
block|{
literal|"dr15"
block|,
name|Debug
block|,
name|RegRex
block|,
literal|7
block|}
block|,
block|{
literal|"tr0"
block|,
name|Test
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"tr1"
block|,
name|Test
block|,
literal|0
block|,
literal|1
block|}
block|,
block|{
literal|"tr2"
block|,
name|Test
block|,
literal|0
block|,
literal|2
block|}
block|,
block|{
literal|"tr3"
block|,
name|Test
block|,
literal|0
block|,
literal|3
block|}
block|,
block|{
literal|"tr4"
block|,
name|Test
block|,
literal|0
block|,
literal|4
block|}
block|,
block|{
literal|"tr5"
block|,
name|Test
block|,
literal|0
block|,
literal|5
block|}
block|,
block|{
literal|"tr6"
block|,
name|Test
block|,
literal|0
block|,
literal|6
block|}
block|,
block|{
literal|"tr7"
block|,
name|Test
block|,
literal|0
block|,
literal|7
block|}
block|,
block|{
literal|"mm0"
block|,
name|RegMMX
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mm1"
block|,
name|RegMMX
block|,
literal|0
block|,
literal|1
block|}
block|,
block|{
literal|"mm2"
block|,
name|RegMMX
block|,
literal|0
block|,
literal|2
block|}
block|,
block|{
literal|"mm3"
block|,
name|RegMMX
block|,
literal|0
block|,
literal|3
block|}
block|,
block|{
literal|"mm4"
block|,
name|RegMMX
block|,
literal|0
block|,
literal|4
block|}
block|,
block|{
literal|"mm5"
block|,
name|RegMMX
block|,
literal|0
block|,
literal|5
block|}
block|,
block|{
literal|"mm6"
block|,
name|RegMMX
block|,
literal|0
block|,
literal|6
block|}
block|,
block|{
literal|"mm7"
block|,
name|RegMMX
block|,
literal|0
block|,
literal|7
block|}
block|,
block|{
literal|"xmm0"
block|,
name|RegXMM
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"xmm1"
block|,
name|RegXMM
block|,
literal|0
block|,
literal|1
block|}
block|,
block|{
literal|"xmm2"
block|,
name|RegXMM
block|,
literal|0
block|,
literal|2
block|}
block|,
block|{
literal|"xmm3"
block|,
name|RegXMM
block|,
literal|0
block|,
literal|3
block|}
block|,
block|{
literal|"xmm4"
block|,
name|RegXMM
block|,
literal|0
block|,
literal|4
block|}
block|,
block|{
literal|"xmm5"
block|,
name|RegXMM
block|,
literal|0
block|,
literal|5
block|}
block|,
block|{
literal|"xmm6"
block|,
name|RegXMM
block|,
literal|0
block|,
literal|6
block|}
block|,
block|{
literal|"xmm7"
block|,
name|RegXMM
block|,
literal|0
block|,
literal|7
block|}
block|,
block|{
literal|"xmm8"
block|,
name|RegXMM
block|,
name|RegRex
block|,
literal|0
block|}
block|,
block|{
literal|"xmm9"
block|,
name|RegXMM
block|,
name|RegRex
block|,
literal|1
block|}
block|,
block|{
literal|"xmm10"
block|,
name|RegXMM
block|,
name|RegRex
block|,
literal|2
block|}
block|,
block|{
literal|"xmm11"
block|,
name|RegXMM
block|,
name|RegRex
block|,
literal|3
block|}
block|,
block|{
literal|"xmm12"
block|,
name|RegXMM
block|,
name|RegRex
block|,
literal|4
block|}
block|,
block|{
literal|"xmm13"
block|,
name|RegXMM
block|,
name|RegRex
block|,
literal|5
block|}
block|,
block|{
literal|"xmm14"
block|,
name|RegXMM
block|,
name|RegRex
block|,
literal|6
block|}
block|,
block|{
literal|"xmm15"
block|,
name|RegXMM
block|,
name|RegRex
block|,
literal|7
block|}
block|,
block|{
literal|"rip"
block|,
name|BaseIndex
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"st(0)"
block|,
name|FloatReg
operator||
name|FloatAcc
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"st(1)"
block|,
name|FloatReg
block|,
literal|0
block|,
literal|1
block|}
block|,
block|{
literal|"st(2)"
block|,
name|FloatReg
block|,
literal|0
block|,
literal|2
block|}
block|,
block|{
literal|"st(3)"
block|,
name|FloatReg
block|,
literal|0
block|,
literal|3
block|}
block|,
block|{
literal|"st(4)"
block|,
name|FloatReg
block|,
literal|0
block|,
literal|4
block|}
block|,
block|{
literal|"st(5)"
block|,
name|FloatReg
block|,
literal|0
block|,
literal|5
block|}
block|,
block|{
literal|"st(6)"
block|,
name|FloatReg
block|,
literal|0
block|,
literal|6
block|}
block|,
block|{
literal|"st(7)"
block|,
name|FloatReg
block|,
literal|0
block|,
literal|7
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|unsigned
name|int
name|i386_regtab_size
init|=
name|ARRAY_SIZE
argument_list|(
name|i386_regtab
argument_list|)
decl_stmt|;
end_decl_stmt

end_unit

