<stg><name>envelope</name>


<trans_list>

<trans id="341" from="1" to="2">
<condition id="130">
<or_exp><and_exp><literal name="guard_variable_for_e" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="1" to="22">
<condition id="129">
<or_exp><and_exp><literal name="guard_variable_for_e" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="2" to="3">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="3" to="4">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="4" to="5">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="5" to="6">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="6" to="7">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="7" to="8">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="8" to="9">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="9" to="10">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="10" to="11">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="11" to="12">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="12" to="13">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="13" to="14">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="14" to="15">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="15" to="16">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="16" to="17">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="17" to="18">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="18" to="19">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="19" to="20">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="20" to="21">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="21" to="22">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="22" to="23">
<condition id="153">
<or_exp><and_exp><literal name="guard_variable_for_e_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="22" to="44">
<condition id="152">
<or_exp><and_exp><literal name="guard_variable_for_e_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="23" to="24">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="24" to="25">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="25" to="26">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="26" to="27">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="27" to="28">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="28" to="29">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="29" to="30">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="30" to="31">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="31" to="32">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="32" to="33">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="33" to="34">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="34" to="35">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="35" to="36">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="36" to="37">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="37" to="38">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="38" to="39">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="39" to="40">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="40" to="41">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="41" to="42">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="42" to="43">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="43" to="44">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="44" to="45">
<condition id="177">
<or_exp><and_exp><literal name="guard_variable_for_e_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="44" to="66">
<condition id="176">
<or_exp><and_exp><literal name="guard_variable_for_e_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="45" to="46">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="46" to="47">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="47" to="48">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="48" to="49">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="49" to="50">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="50" to="51">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="51" to="52">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="52" to="53">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="53" to="54">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="54" to="55">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="55" to="56">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="56" to="57">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="57" to="58">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="58" to="59">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="59" to="60">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="60" to="61">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="61" to="62">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="62" to="63">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="63" to="64">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="64" to="65">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="65" to="66">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="66" to="67">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="67" to="68">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="68" to="69">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="69" to="70">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="70" to="71">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="71" to="72">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="72" to="73">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="73" to="74">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="74" to="75">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="75" to="76">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="76" to="77">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="77" to="78">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="78" to="79">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="79" to="80">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="80" to="81">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="81" to="82">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="82" to="83">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="83" to="84">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="84" to="85">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="85" to="86">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="86" to="87">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="87" to="88">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="88" to="89">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %wave_in_V), !map !20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %wave_out_V), !map !26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %press), !map !30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %attackDuration), !map !36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %decayDuration), !map !40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(float %sustainAmplitude), !map !44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %releaseDuration), !map !48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @envelope_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %releaseDuration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %releaseDuration)

]]></Node>
<StgValue><ssdm name="releaseDuration_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sustainAmplitude_rea = call float @_ssdm_op_Read.s_axilite.float(float %sustainAmplitude)

]]></Node>
<StgValue><ssdm name="sustainAmplitude_rea"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %decayDuration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %decayDuration)

]]></Node>
<StgValue><ssdm name="decayDuration_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %attackDuration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %attackDuration)

]]></Node>
<StgValue><ssdm name="attackDuration_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %press_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %press)

]]></Node>
<StgValue><ssdm name="press_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(float* %wave_in_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(float* %wave_out_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32 %press, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i32 %attackDuration, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32 %decayDuration, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(float %sustainAmplitude, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i32 %releaseDuration, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1">
<![CDATA[
:21  %guard_variable_for_e = load i1* @guard_variable_for_e_4, align 1

]]></Node>
<StgValue><ssdm name="guard_variable_for_e"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22  br i1 %guard_variable_for_e, label %._crit_edge, label %codeRepl1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="guard_variable_for_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:0  %tmp_2_i = sitofp i32 %attackDuration_read to float

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="guard_variable_for_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl1:3  store i1 true, i1* @guard_variable_for_e_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="115" st_id="2" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:0  %tmp_2_i = sitofp i32 %attackDuration_read to float

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="116" st_id="3" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:0  %tmp_2_i = sitofp i32 %attackDuration_read to float

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="117" st_id="4" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:0  %tmp_2_i = sitofp i32 %attackDuration_read to float

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="118" st_id="5" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:0  %tmp_2_i = sitofp i32 %attackDuration_read to float

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="119" st_id="6" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:0  %tmp_2_i = sitofp i32 %attackDuration_read to float

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="120" st_id="7" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:1  %tmp_3_i = fdiv float 2.000000e+00, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="121" st_id="8" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:1  %tmp_3_i = fdiv float 2.000000e+00, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="122" st_id="9" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:1  %tmp_3_i = fdiv float 2.000000e+00, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="123" st_id="10" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:1  %tmp_3_i = fdiv float 2.000000e+00, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="124" st_id="11" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:1  %tmp_3_i = fdiv float 2.000000e+00, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="125" st_id="12" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:1  %tmp_3_i = fdiv float 2.000000e+00, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="126" st_id="13" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:1  %tmp_3_i = fdiv float 2.000000e+00, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="127" st_id="14" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:1  %tmp_3_i = fdiv float 2.000000e+00, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="128" st_id="15" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:1  %tmp_3_i = fdiv float 2.000000e+00, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="129" st_id="16" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:1  %tmp_3_i = fdiv float 2.000000e+00, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="130" st_id="17" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:1  %tmp_3_i = fdiv float 2.000000e+00, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="131" st_id="18" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:1  %tmp_3_i = fdiv float 2.000000e+00, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="132" st_id="19" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:1  %tmp_3_i = fdiv float 2.000000e+00, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="133" st_id="20" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:1  %tmp_3_i = fdiv float 2.000000e+00, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="134" st_id="21" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:1  %tmp_3_i = fdiv float 2.000000e+00, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="135" st_id="22" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="guard_variable_for_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:1  %tmp_3_i = fdiv float 2.000000e+00, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="136" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="guard_variable_for_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:2  store float %tmp_3_i, float* @attackSlope, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="guard_variable_for_e" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
codeRepl1:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge:0  %guard_variable_for_e_1 = load i1* @guard_variable_for_e_3, align 1

]]></Node>
<StgValue><ssdm name="guard_variable_for_e_1"/></StgValue>
</operation>

<operation id="139" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1  br i1 %guard_variable_for_e_1, label %._crit_edge5, label %codeRepl

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="guard_variable_for_e_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:1  %tmp_6_i = sub nsw i32 %decayDuration_read, %attackDuration_read

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="141" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="guard_variable_for_e_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:5  store i1 true, i1* @guard_variable_for_e_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="142" st_id="23" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:2  %tmp_7_i = sitofp i32 %tmp_6_i to float

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="143" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:0  %tmp_5_i = fadd float %sustainAmplitude_rea, -2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="144" st_id="24" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:2  %tmp_7_i = sitofp i32 %tmp_6_i to float

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="145" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:0  %tmp_5_i = fadd float %sustainAmplitude_rea, -2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="146" st_id="25" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:2  %tmp_7_i = sitofp i32 %tmp_6_i to float

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="147" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:0  %tmp_5_i = fadd float %sustainAmplitude_rea, -2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="148" st_id="26" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:2  %tmp_7_i = sitofp i32 %tmp_6_i to float

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="149" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:0  %tmp_5_i = fadd float %sustainAmplitude_rea, -2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="150" st_id="27" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:2  %tmp_7_i = sitofp i32 %tmp_6_i to float

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="151" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:0  %tmp_5_i = fadd float %sustainAmplitude_rea, -2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="152" st_id="28" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:2  %tmp_7_i = sitofp i32 %tmp_6_i to float

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="153" st_id="29" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %tmp_8_i = fdiv float %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="154" st_id="30" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %tmp_8_i = fdiv float %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="155" st_id="31" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %tmp_8_i = fdiv float %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="156" st_id="32" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %tmp_8_i = fdiv float %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="157" st_id="33" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %tmp_8_i = fdiv float %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="158" st_id="34" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %tmp_8_i = fdiv float %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="159" st_id="35" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %tmp_8_i = fdiv float %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="160" st_id="36" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %tmp_8_i = fdiv float %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="161" st_id="37" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %tmp_8_i = fdiv float %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="162" st_id="38" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %tmp_8_i = fdiv float %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="163" st_id="39" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %tmp_8_i = fdiv float %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="164" st_id="40" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %tmp_8_i = fdiv float %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="165" st_id="41" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %tmp_8_i = fdiv float %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="166" st_id="42" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %tmp_8_i = fdiv float %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="167" st_id="43" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %tmp_8_i = fdiv float %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="168" st_id="44" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="guard_variable_for_e_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3  %tmp_8_i = fdiv float %tmp_5_i, %tmp_7_i

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="169" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="guard_variable_for_e_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:4  store float %tmp_8_i, float* @decaySlope, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="guard_variable_for_e_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:6  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge5:0  %guard_variable_for_e_2 = load i1* @guard_variable_for_e_2, align 1

]]></Node>
<StgValue><ssdm name="guard_variable_for_e_2"/></StgValue>
</operation>

<operation id="172" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5:1  br i1 %guard_variable_for_e_2, label %._crit_edge6, label %codeRepl2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="guard_variable_for_e_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:3  %tmp_10_i = sub nsw i32 %releaseDuration_read, %decayDuration_read

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="174" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="guard_variable_for_e_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl2:7  store i1 true, i1* @guard_variable_for_e_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="175" st_id="45" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
codeRepl2:4  %tmp_11_i = sitofp i32 %tmp_10_i to float

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="176" st_id="46" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
codeRepl2:4  %tmp_11_i = sitofp i32 %tmp_10_i to float

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="177" st_id="47" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
codeRepl2:4  %tmp_11_i = sitofp i32 %tmp_10_i to float

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="178" st_id="48" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
codeRepl2:4  %tmp_11_i = sitofp i32 %tmp_10_i to float

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="179" st_id="49" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
codeRepl2:4  %tmp_11_i = sitofp i32 %tmp_10_i to float

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="180" st_id="50" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
codeRepl2:4  %tmp_11_i = sitofp i32 %tmp_10_i to float

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="181" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
codeRepl2:0  %tmp_i_to_int = bitcast float %sustainAmplitude_rea to i32

]]></Node>
<StgValue><ssdm name="tmp_i_to_int"/></StgValue>
</operation>

<operation id="182" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:1  %tmp_i_neg = xor i32 %tmp_i_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_i_neg"/></StgValue>
</operation>

<operation id="183" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
codeRepl2:2  %tmp_i = bitcast i32 %tmp_i_neg to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="184" st_id="51" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:5  %tmp_12_i = fdiv float %tmp_i, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="185" st_id="52" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:5  %tmp_12_i = fdiv float %tmp_i, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="186" st_id="53" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:5  %tmp_12_i = fdiv float %tmp_i, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="187" st_id="54" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:5  %tmp_12_i = fdiv float %tmp_i, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="188" st_id="55" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:5  %tmp_12_i = fdiv float %tmp_i, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="189" st_id="56" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:5  %tmp_12_i = fdiv float %tmp_i, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="190" st_id="57" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:5  %tmp_12_i = fdiv float %tmp_i, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="191" st_id="58" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:5  %tmp_12_i = fdiv float %tmp_i, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="192" st_id="59" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:5  %tmp_12_i = fdiv float %tmp_i, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="193" st_id="60" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:5  %tmp_12_i = fdiv float %tmp_i, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="194" st_id="61" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:5  %tmp_12_i = fdiv float %tmp_i, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="195" st_id="62" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:5  %tmp_12_i = fdiv float %tmp_i, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="196" st_id="63" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:5  %tmp_12_i = fdiv float %tmp_i, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="197" st_id="64" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:5  %tmp_12_i = fdiv float %tmp_i, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="198" st_id="65" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:5  %tmp_12_i = fdiv float %tmp_i, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="199" st_id="66" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="guard_variable_for_e_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:5  %tmp_12_i = fdiv float %tmp_i, %tmp_11_i

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="200" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="guard_variable_for_e_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:6  store float %tmp_12_i, float* @releaseSlope, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="guard_variable_for_e_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
codeRepl2:8  br label %._crit_edge6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge6:0  %guard_variable_for_e_3 = load i1* @guard_variable_for_e_1, align 1

]]></Node>
<StgValue><ssdm name="guard_variable_for_e_3"/></StgValue>
</operation>

<operation id="203" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge6:1  %releaseTime_load = load i32* @releaseTime, align 4

]]></Node>
<StgValue><ssdm name="releaseTime_load"/></StgValue>
</operation>

<operation id="204" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge6:2  br i1 %guard_variable_for_e_3, label %._crit_edge7, label %codeRepl3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="guard_variable_for_e_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl3:0  store i1 true, i1* @guard_variable_for_e_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="guard_variable_for_e_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
codeRepl3:1  br label %._crit_edge7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge7:0  %releaseTime_flag = phi i1 [ true, %codeRepl3 ], [ false, %._crit_edge6 ]

]]></Node>
<StgValue><ssdm name="releaseTime_flag"/></StgValue>
</operation>

<operation id="208" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge7:1  %releaseTime_loc = phi i32 [ %releaseDuration_read, %codeRepl3 ], [ %releaseTime_load, %._crit_edge6 ]

]]></Node>
<StgValue><ssdm name="releaseTime_loc"/></StgValue>
</operation>

<operation id="209" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge7:2  %guard_variable_for_e_4 = load i1* @guard_variable_for_e, align 1

]]></Node>
<StgValue><ssdm name="guard_variable_for_e_4"/></StgValue>
</operation>

<operation id="210" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge7:3  %sustainTime_load = load i32* @sustainTime, align 4

]]></Node>
<StgValue><ssdm name="sustainTime_load"/></StgValue>
</operation>

<operation id="211" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7:4  br i1 %guard_variable_for_e_4, label %._crit_edge8_ifconv, label %codeRepl4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="guard_variable_for_e_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl4:0  %tmp_15_i = add nsw i32 %decayDuration_read, 1

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="213" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="guard_variable_for_e_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl4:1  store i1 true, i1* @guard_variable_for_e, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="guard_variable_for_e_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
codeRepl4:2  br label %._crit_edge8_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="66" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge8_ifconv:2  %tmp_21 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %wave_in_V)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="216" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge8_ifconv:3  %tmp_3 = icmp eq i32 %press_read, 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="217" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge8_ifconv:7  %not_tmp_3 = xor i1 %tmp_3, true

]]></Node>
<StgValue><ssdm name="not_tmp_3"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="218" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge8_ifconv:0  %sustainTime_flag = phi i1 [ true, %codeRepl4 ], [ false, %._crit_edge7 ]

]]></Node>
<StgValue><ssdm name="sustainTime_flag"/></StgValue>
</operation>

<operation id="219" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge8_ifconv:1  %sustainTime_loc = phi i32 [ %tmp_15_i, %codeRepl4 ], [ %sustainTime_load, %._crit_edge7 ]

]]></Node>
<StgValue><ssdm name="sustainTime_loc"/></StgValue>
</operation>

<operation id="220" st_id="67" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge8_ifconv:2  %tmp_21 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %wave_in_V)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="221" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge8_ifconv:4  %wait_load = load i1* @wait_r, align 1

]]></Node>
<StgValue><ssdm name="wait_load"/></StgValue>
</operation>

<operation id="222" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge8_ifconv:5  %tmp_5 = add nsw i32 %sustainTime_loc, 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="223" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge8_ifconv:6  %tmp_6 = add nsw i32 %releaseTime_loc, 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="224" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge8_ifconv:8  %releaseTime_new_1 = select i1 %tmp_3, i32 %releaseDuration_read, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="releaseTime_new_1"/></StgValue>
</operation>

<operation id="225" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge8_ifconv:9  %releaseTime_loc_1 = select i1 %tmp_3, i32 %releaseTime_loc, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="releaseTime_loc_1"/></StgValue>
</operation>

<operation id="226" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge8_ifconv:10  %sustainTime_new_1 = select i1 %tmp_3, i32 %sustainTime_loc, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="sustainTime_new_1"/></StgValue>
</operation>

<operation id="227" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge8_ifconv:11  %tmp_s = xor i1 %wait_load, true

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="228" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge8_ifconv:12  %tmp_7 = or i1 %tmp_s, %not_tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="229" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge8_ifconv:13  %time_load = load i32* @time_r, align 4

]]></Node>
<StgValue><ssdm name="time_load"/></StgValue>
</operation>

<operation id="230" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge8_ifconv:14  %tmp_8 = add nsw i32 %decayDuration_read, 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="231" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge8_ifconv:15  %tmp1 = or i1 %wait_load, %not_tmp_3

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="232" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge8_ifconv:16  %releaseTime_flag_1_s = or i1 %tmp1, %releaseTime_flag

]]></Node>
<StgValue><ssdm name="releaseTime_flag_1_s"/></StgValue>
</operation>

<operation id="233" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge8_ifconv:17  %releaseTime_new_1_re = select i1 %tmp_7, i32 %releaseTime_new_1, i32 %releaseDuration_read

]]></Node>
<StgValue><ssdm name="releaseTime_new_1_re"/></StgValue>
</operation>

<operation id="234" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge8_ifconv:18  %releaseTime_loc_1_re = select i1 %tmp_7, i32 %releaseTime_loc_1, i32 %releaseDuration_read

]]></Node>
<StgValue><ssdm name="releaseTime_loc_1_re"/></StgValue>
</operation>

<operation id="235" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge8_ifconv:19  %sustainTime_flag_1_s = or i1 %tmp1, %sustainTime_flag

]]></Node>
<StgValue><ssdm name="sustainTime_flag_1_s"/></StgValue>
</operation>

<operation id="236" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge8_ifconv:20  %sustainTime_new_1_tm = select i1 %tmp_7, i32 %sustainTime_new_1, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="sustainTime_new_1_tm"/></StgValue>
</operation>

<operation id="237" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge8_ifconv:21  %time_load_s = select i1 %tmp_7, i32 %time_load, i32 0

]]></Node>
<StgValue><ssdm name="time_load_s"/></StgValue>
</operation>

<operation id="238" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge8_ifconv:22  %tmp_1 = icmp slt i32 %time_load_s, %attackDuration_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="239" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8_ifconv:23  br i1 %sustainTime_flag_1_s, label %mergeST5, label %._crit_edge10.new6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="sustainTime_flag_1_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST5:0  store i32 %sustainTime_new_1_tm, i32* @sustainTime, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="sustainTime_flag_1_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
mergeST5:1  br label %._crit_edge10.new6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.new6:0  br i1 %releaseTime_flag_1_s, label %mergeST, label %._crit_edge10.new_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="releaseTime_flag_1_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST:0  store i32 %releaseTime_new_1_re, i32* @releaseTime, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="releaseTime_flag_1_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %._crit_edge10.new_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:4  %tmp_9 = icmp slt i32 %time_load_s, %decayDuration_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="246" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:13  %tmp_15 = icmp slt i32 %time_load_s, %releaseTime_loc_1_re

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="247" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:6  %tmp_10 = sub nsw i32 %time_load_s, %attackDuration_read

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="248" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:11  %tmp_14 = icmp slt i32 %time_load_s, %sustainTime_new_1_tm

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="249" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:15  %tmp_16 = sub nsw i32 %time_load_s, %sustainTime_new_1_tm

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="250" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:20  %not_tmp_s = xor i1 %tmp_1, true

]]></Node>
<StgValue><ssdm name="not_tmp_s"/></StgValue>
</operation>

<operation id="251" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:21  %sel_tmp2 = and i1 %tmp_9, %not_tmp_s

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="252" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:22  %sel_tmp = xor i1 %sel_tmp2, %not_tmp_s

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="253" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:23  %sel_tmp6_demorgan = or i1 %tmp_1, %tmp_9

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="254" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:24  %tmp_18_not = xor i1 %tmp_14, true

]]></Node>
<StgValue><ssdm name="tmp_18_not"/></StgValue>
</operation>

<operation id="255" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:25  %not_sel_tmp7 = or i1 %sel_tmp6_demorgan, %tmp_18_not

]]></Node>
<StgValue><ssdm name="not_sel_tmp7"/></StgValue>
</operation>

<operation id="256" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:26  %sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_14

]]></Node>
<StgValue><ssdm name="sel_tmp13_demorgan"/></StgValue>
</operation>

<operation id="257" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:27  %tmp_19_not = xor i1 %tmp_15, true

]]></Node>
<StgValue><ssdm name="tmp_19_not"/></StgValue>
</operation>

<operation id="258" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:28  %not_sel_tmp = or i1 %sel_tmp13_demorgan, %tmp_19_not

]]></Node>
<StgValue><ssdm name="not_sel_tmp"/></StgValue>
</operation>

<operation id="259" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:29  %tmp3 = and i1 %not_sel_tmp7, %not_sel_tmp

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="260" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:30  %sel_tmp8 = and i1 %tmp3, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="261" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:32  %sel_tmp1 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="262" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:33  %sel_tmp3 = and i1 %tmp_14, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="263" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:34  %sel_tmp4 = xor i1 %sel_tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="264" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:35  %sel_tmp5 = and i1 %tmp_15, %sel_tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="265" st_id="69" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:7  %tmp_11 = sitofp i32 %tmp_10 to float

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="266" st_id="69" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:16  %tmp_17 = sitofp i32 %tmp_16 to float

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="267" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:31  %wait_flag_1 = or i1 %sel_tmp8, %not_tmp_3

]]></Node>
<StgValue><ssdm name="wait_flag_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="268" st_id="70" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:7  %tmp_11 = sitofp i32 %tmp_10 to float

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="269" st_id="70" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:16  %tmp_17 = sitofp i32 %tmp_16 to float

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="270" st_id="71" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:7  %tmp_11 = sitofp i32 %tmp_10 to float

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="271" st_id="71" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:16  %tmp_17 = sitofp i32 %tmp_16 to float

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="272" st_id="72" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:7  %tmp_11 = sitofp i32 %tmp_10 to float

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="273" st_id="72" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:16  %tmp_17 = sitofp i32 %tmp_16 to float

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="274" st_id="73" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:7  %tmp_11 = sitofp i32 %tmp_10 to float

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="275" st_id="73" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:16  %tmp_17 = sitofp i32 %tmp_16 to float

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="276" st_id="74" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:1  %tmp_2 = sitofp i32 %time_load_s to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="277" st_id="74" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:7  %tmp_11 = sitofp i32 %tmp_10 to float

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="278" st_id="74" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:16  %tmp_17 = sitofp i32 %tmp_16 to float

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="279" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:44  %tmp_20 = add nsw i32 %time_load_s, 1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="280" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:46  store i32 %tmp_20, i32* @time_r, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="281" st_id="75" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:1  %tmp_2 = sitofp i32 %time_load_s to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="282" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:5  %decaySlope_load = load float* @decaySlope, align 4

]]></Node>
<StgValue><ssdm name="decaySlope_load"/></StgValue>
</operation>

<operation id="283" st_id="75" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:8  %tmp_12 = fmul float %decaySlope_load, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="284" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:14  %releaseSlope_load = load float* @releaseSlope, align 4

]]></Node>
<StgValue><ssdm name="releaseSlope_load"/></StgValue>
</operation>

<operation id="285" st_id="75" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:17  %tmp_18 = fmul float %releaseSlope_load, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="286" st_id="76" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:1  %tmp_2 = sitofp i32 %time_load_s to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="287" st_id="76" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:8  %tmp_12 = fmul float %decaySlope_load, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="288" st_id="76" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:17  %tmp_18 = fmul float %releaseSlope_load, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="289" st_id="77" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:1  %tmp_2 = sitofp i32 %time_load_s to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="290" st_id="77" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:8  %tmp_12 = fmul float %decaySlope_load, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="291" st_id="77" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:17  %tmp_18 = fmul float %releaseSlope_load, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="292" st_id="78" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:1  %tmp_2 = sitofp i32 %time_load_s to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="293" st_id="78" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:8  %tmp_12 = fmul float %decaySlope_load, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="294" st_id="78" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:17  %tmp_18 = fmul float %releaseSlope_load, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="295" st_id="79" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:1  %tmp_2 = sitofp i32 %time_load_s to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="296" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:9  %tmp_13 = fadd float %tmp_12, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="297" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:18  %tmp_19 = fadd float %tmp_18, %sustainAmplitude_rea

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="298" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:0  %attackSlope_load = load float* @attackSlope, align 4

]]></Node>
<StgValue><ssdm name="attackSlope_load"/></StgValue>
</operation>

<operation id="299" st_id="80" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:2  %tmp_4 = fmul float %attackSlope_load, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="300" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:9  %tmp_13 = fadd float %tmp_12, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="301" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:18  %tmp_19 = fadd float %tmp_18, %sustainAmplitude_rea

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="302" st_id="81" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:2  %tmp_4 = fmul float %attackSlope_load, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="303" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:9  %tmp_13 = fadd float %tmp_12, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="304" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:18  %tmp_19 = fadd float %tmp_18, %sustainAmplitude_rea

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="305" st_id="82" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:2  %tmp_4 = fmul float %attackSlope_load, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="306" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:9  %tmp_13 = fadd float %tmp_12, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="307" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:18  %tmp_19 = fadd float %tmp_18, %sustainAmplitude_rea

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="308" st_id="83" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:2  %tmp_4 = fmul float %attackSlope_load, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="309" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:9  %tmp_13 = fadd float %tmp_12, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="310" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:18  %tmp_19 = fadd float %tmp_18, %sustainAmplitude_rea

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="311" st_id="84" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:3  %resultAmplitude_1 = fmul float %tmp_21, %tmp_4

]]></Node>
<StgValue><ssdm name="resultAmplitude_1"/></StgValue>
</operation>

<operation id="312" st_id="84" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:10  %resultAmplitude_2 = fmul float %tmp_21, %tmp_13

]]></Node>
<StgValue><ssdm name="resultAmplitude_2"/></StgValue>
</operation>

<operation id="313" st_id="84" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="sel_tmp3" val="1"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:12  %resultAmplitude_3 = fmul float %tmp_21, %sustainAmplitude_rea

]]></Node>
<StgValue><ssdm name="resultAmplitude_3"/></StgValue>
</operation>

<operation id="314" st_id="84" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:19  %resultAmplitude_4 = fmul float %tmp_21, %tmp_19

]]></Node>
<StgValue><ssdm name="resultAmplitude_4"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="315" st_id="85" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:3  %resultAmplitude_1 = fmul float %tmp_21, %tmp_4

]]></Node>
<StgValue><ssdm name="resultAmplitude_1"/></StgValue>
</operation>

<operation id="316" st_id="85" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:10  %resultAmplitude_2 = fmul float %tmp_21, %tmp_13

]]></Node>
<StgValue><ssdm name="resultAmplitude_2"/></StgValue>
</operation>

<operation id="317" st_id="85" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="sel_tmp3" val="1"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:12  %resultAmplitude_3 = fmul float %tmp_21, %sustainAmplitude_rea

]]></Node>
<StgValue><ssdm name="resultAmplitude_3"/></StgValue>
</operation>

<operation id="318" st_id="85" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:19  %resultAmplitude_4 = fmul float %tmp_21, %tmp_19

]]></Node>
<StgValue><ssdm name="resultAmplitude_4"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="319" st_id="86" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:3  %resultAmplitude_1 = fmul float %tmp_21, %tmp_4

]]></Node>
<StgValue><ssdm name="resultAmplitude_1"/></StgValue>
</operation>

<operation id="320" st_id="86" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:10  %resultAmplitude_2 = fmul float %tmp_21, %tmp_13

]]></Node>
<StgValue><ssdm name="resultAmplitude_2"/></StgValue>
</operation>

<operation id="321" st_id="86" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="sel_tmp3" val="1"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:12  %resultAmplitude_3 = fmul float %tmp_21, %sustainAmplitude_rea

]]></Node>
<StgValue><ssdm name="resultAmplitude_3"/></StgValue>
</operation>

<operation id="322" st_id="86" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:19  %resultAmplitude_4 = fmul float %tmp_21, %tmp_19

]]></Node>
<StgValue><ssdm name="resultAmplitude_4"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="323" st_id="87" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:3  %resultAmplitude_1 = fmul float %tmp_21, %tmp_4

]]></Node>
<StgValue><ssdm name="resultAmplitude_1"/></StgValue>
</operation>

<operation id="324" st_id="87" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="sel_tmp2" val="1"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:10  %resultAmplitude_2 = fmul float %tmp_21, %tmp_13

]]></Node>
<StgValue><ssdm name="resultAmplitude_2"/></StgValue>
</operation>

<operation id="325" st_id="87" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="sel_tmp3" val="1"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:12  %resultAmplitude_3 = fmul float %tmp_21, %sustainAmplitude_rea

]]></Node>
<StgValue><ssdm name="resultAmplitude_3"/></StgValue>
</operation>

<operation id="326" st_id="87" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:19  %resultAmplitude_4 = fmul float %tmp_21, %tmp_19

]]></Node>
<StgValue><ssdm name="resultAmplitude_4"/></StgValue>
</operation>

<operation id="327" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:36  %or_cond = or i1 %sel_tmp5, %sel_tmp3

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="328" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:37  %or_cond1 = or i1 %sel_tmp2, %tmp_1

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="329" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:38  %or_cond2 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="330" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.new_ifconv:39  %not_or_cond = xor i1 %or_cond2, true

]]></Node>
<StgValue><ssdm name="not_or_cond"/></StgValue>
</operation>

<operation id="331" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="sel_tmp2" val="0"/>
<literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:40  %resultAmplitude_5 = select i1 %tmp_1, float %resultAmplitude_1, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="resultAmplitude_5"/></StgValue>
</operation>

<operation id="332" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="sel_tmp3" val="0"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:41  %resultAmplitude_6 = select i1 %sel_tmp2, float %resultAmplitude_2, float %resultAmplitude_5

]]></Node>
<StgValue><ssdm name="resultAmplitude_6"/></StgValue>
</operation>

<operation id="333" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:42  %resultAmplitude_7 = select i1 %sel_tmp3, float %resultAmplitude_3, float %resultAmplitude_6

]]></Node>
<StgValue><ssdm name="resultAmplitude_7"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="334" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:43  %resultAmplitude = select i1 %sel_tmp5, float %resultAmplitude_4, float %resultAmplitude_7

]]></Node>
<StgValue><ssdm name="resultAmplitude"/></StgValue>
</operation>

<operation id="335" st_id="88" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:45  call void @_ssdm_op_Write.axis.volatile.floatP(float* %wave_out_V, float %resultAmplitude)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="336" st_id="89" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge10.new_ifconv:45  call void @_ssdm_op_Write.axis.volatile.floatP(float* %wave_out_V, float %resultAmplitude)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.new_ifconv:47  br i1 %wait_flag_1, label %mergeST7, label %.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="wait_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
mergeST7:0  store i1 %not_or_cond, i1* @wait_r, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="wait_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
mergeST7:1  br label %.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0">
<![CDATA[
.new:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
