 
****************************************
Report : area
Design : fp32_to_fp16
Version: K-2015.06-SP4
Date   : Sun Aug  9 16:10:41 2020
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    fast_vdd1v0 (File: /home/projects/ljohn/aarora1/cadence_gpdk/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.modif.db)

Number of ports:                           48
Number of nets:                           118
Number of cells:                           86
Number of combinational cells:             86
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                         17
Number of references:                      21

Combinational area:                140.562003
Buf/Inv area:                       11.628000
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   140.562003
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ---------
fp32_to_fp16                       140.5620    100.0  140.5620     0.0000  0.0000  fp32_to_fp16
--------------------------------  ---------  -------  --------  ---------  ------  ---------
Total                                                 140.5620     0.0000  0.0000

1
