Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: MAINALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MAINALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MAINALU"
Output Format                      : NGC
Target Device                      : xc3sd1800a-4-fg676

---- Source Options
Top Module Name                    : MAINALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/AAST/Downloads/DE/MohamedNasserMohamedAlmaghraby_19102722_2021/MAINALU.vhd" in Library work.
Entity <MAINALU> compiled.
Entity <MAINALU> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MAINALU> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MAINALU> in library <work> (Architecture <Behavioral>).
Entity <MAINALU> analyzed. Unit <MAINALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MAINALU>.
    Related source file is "C:/Users/AAST/Downloads/DE/MohamedNasserMohamedAlmaghraby_19102722_2021/MAINALU.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <RESULT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit addsub for signal <mux0000$addsub0000>.
    Found 32-bit comparator less for signal <mux0000$cmp_lt0000> created at line 53.
    Found 32-bit comparator equal for signal <ZERO$cmp_eq0000> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <MAINALU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MAINALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MAINALU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MAINALU.ngr
Top Level Output File Name         : MAINALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 101

Cell Usage :
# BELS                             : 363
#      GND                         : 1
#      LUT2                        : 96
#      LUT3                        : 4
#      LUT4                        : 149
#      MUXCY                       : 79
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 32
#      LDCP                        : 32
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 101
#      IBUF                        : 68
#      OBUF                        : 33
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd1800afg676-4 

 Number of Slices:                      137  out of  16640     0%  
 Number of 4 input LUTs:                249  out of  33280     0%  
 Number of IOs:                         101
 Number of bonded IOBs:                 101  out of    519    19%  
    IOB Flip Flops:                      32
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------+------------------------+-------+
Clock Signal                            | Clock buffer(FF name)  | Load  |
----------------------------------------+------------------------+-------+
RESULT_cmp_eq00001(RESULT_cmp_eq00001:O)| BUFG(*)(RESULT_0)      | 32    |
----------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------+------------------------+-------+
Control Signal                           | Buffer(FF name)        | Load  |
-----------------------------------------+------------------------+-------+
RESULT_0__and0000(RESULT_0__and00001:O)  | NONE(RESULT_0)         | 1     |
RESULT_0__and0001(RESULT_0__and00011:O)  | NONE(RESULT_0)         | 1     |
RESULT_10__and0000(RESULT_10__and00001:O)| NONE(RESULT_10)        | 1     |
RESULT_10__and0001(RESULT_10__and00011:O)| NONE(RESULT_10)        | 1     |
RESULT_11__and0000(RESULT_11__and00001:O)| NONE(RESULT_11)        | 1     |
RESULT_11__and0001(RESULT_11__and00011:O)| NONE(RESULT_11)        | 1     |
RESULT_12__and0000(RESULT_12__and00001:O)| NONE(RESULT_12)        | 1     |
RESULT_12__and0001(RESULT_12__and00011:O)| NONE(RESULT_12)        | 1     |
RESULT_13__and0000(RESULT_13__and00001:O)| NONE(RESULT_13)        | 1     |
RESULT_13__and0001(RESULT_13__and00011:O)| NONE(RESULT_13)        | 1     |
RESULT_14__and0000(RESULT_14__and00001:O)| NONE(RESULT_14)        | 1     |
RESULT_14__and0001(RESULT_14__and00011:O)| NONE(RESULT_14)        | 1     |
RESULT_15__and0000(RESULT_15__and00001:O)| NONE(RESULT_15)        | 1     |
RESULT_15__and0001(RESULT_15__and00011:O)| NONE(RESULT_15)        | 1     |
RESULT_16__and0000(RESULT_16__and00001:O)| NONE(RESULT_16)        | 1     |
RESULT_16__and0001(RESULT_16__and00011:O)| NONE(RESULT_16)        | 1     |
RESULT_17__and0000(RESULT_17__and00001:O)| NONE(RESULT_17)        | 1     |
RESULT_17__and0001(RESULT_17__and00011:O)| NONE(RESULT_17)        | 1     |
RESULT_18__and0000(RESULT_18__and00001:O)| NONE(RESULT_18)        | 1     |
RESULT_18__and0001(RESULT_18__and00011:O)| NONE(RESULT_18)        | 1     |
RESULT_19__and0000(RESULT_19__and00001:O)| NONE(RESULT_19)        | 1     |
RESULT_19__and0001(RESULT_19__and00011:O)| NONE(RESULT_19)        | 1     |
RESULT_1__and0000(RESULT_1__and00001:O)  | NONE(RESULT_1)         | 1     |
RESULT_1__and0001(RESULT_1__and00011:O)  | NONE(RESULT_1)         | 1     |
RESULT_20__and0000(RESULT_20__and00001:O)| NONE(RESULT_20)        | 1     |
RESULT_20__and0001(RESULT_20__and00011:O)| NONE(RESULT_20)        | 1     |
RESULT_21__and0000(RESULT_21__and00001:O)| NONE(RESULT_21)        | 1     |
RESULT_21__and0001(RESULT_21__and00011:O)| NONE(RESULT_21)        | 1     |
RESULT_22__and0000(RESULT_22__and00001:O)| NONE(RESULT_22)        | 1     |
RESULT_22__and0001(RESULT_22__and00011:O)| NONE(RESULT_22)        | 1     |
RESULT_23__and0000(RESULT_23__and00001:O)| NONE(RESULT_23)        | 1     |
RESULT_23__and0001(RESULT_23__and00011:O)| NONE(RESULT_23)        | 1     |
RESULT_24__and0000(RESULT_24__and00001:O)| NONE(RESULT_24)        | 1     |
RESULT_24__and0001(RESULT_24__and00011:O)| NONE(RESULT_24)        | 1     |
RESULT_25__and0000(RESULT_25__and00001:O)| NONE(RESULT_25)        | 1     |
RESULT_25__and0001(RESULT_25__and00011:O)| NONE(RESULT_25)        | 1     |
RESULT_26__and0000(RESULT_26__and00001:O)| NONE(RESULT_26)        | 1     |
RESULT_26__and0001(RESULT_26__and00011:O)| NONE(RESULT_26)        | 1     |
RESULT_27__and0000(RESULT_27__and00001:O)| NONE(RESULT_27)        | 1     |
RESULT_27__and0001(RESULT_27__and00011:O)| NONE(RESULT_27)        | 1     |
RESULT_28__and0000(RESULT_28__and00001:O)| NONE(RESULT_28)        | 1     |
RESULT_28__and0001(RESULT_28__and00011:O)| NONE(RESULT_28)        | 1     |
RESULT_29__and0000(RESULT_29__and00001:O)| NONE(RESULT_29)        | 1     |
RESULT_29__and0001(RESULT_29__and00011:O)| NONE(RESULT_29)        | 1     |
RESULT_2__and0000(RESULT_2__and00001:O)  | NONE(RESULT_2)         | 1     |
RESULT_2__and0001(RESULT_2__and00011:O)  | NONE(RESULT_2)         | 1     |
RESULT_30__and0000(RESULT_30__and00001:O)| NONE(RESULT_30)        | 1     |
RESULT_30__and0001(RESULT_30__and00011:O)| NONE(RESULT_30)        | 1     |
RESULT_31__and0000(RESULT_31__and00001:O)| NONE(RESULT_31)        | 1     |
RESULT_31__and0001(RESULT_31__and00011:O)| NONE(RESULT_31)        | 1     |
RESULT_3__and0000(RESULT_3__and00001:O)  | NONE(RESULT_3)         | 1     |
RESULT_3__and0001(RESULT_3__and00011:O)  | NONE(RESULT_3)         | 1     |
RESULT_4__and0000(RESULT_4__and00001:O)  | NONE(RESULT_4)         | 1     |
RESULT_4__and0001(RESULT_4__and00011:O)  | NONE(RESULT_4)         | 1     |
RESULT_5__and0000(RESULT_5__and00001:O)  | NONE(RESULT_5)         | 1     |
RESULT_5__and0001(RESULT_5__and00011:O)  | NONE(RESULT_5)         | 1     |
RESULT_6__and0000(RESULT_6__and00001:O)  | NONE(RESULT_6)         | 1     |
RESULT_6__and0001(RESULT_6__and00011:O)  | NONE(RESULT_6)         | 1     |
RESULT_7__and0000(RESULT_7__and00001:O)  | NONE(RESULT_7)         | 1     |
RESULT_7__and0001(RESULT_7__and00011:O)  | NONE(RESULT_7)         | 1     |
RESULT_8__and0000(RESULT_8__and00001:O)  | NONE(RESULT_8)         | 1     |
RESULT_8__and0001(RESULT_8__and00011:O)  | NONE(RESULT_8)         | 1     |
RESULT_9__and0000(RESULT_9__and00001:O)  | NONE(RESULT_9)         | 1     |
RESULT_9__and0001(RESULT_9__and00011:O)  | NONE(RESULT_9)         | 1     |
-----------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 9.170ns
   Maximum output required time after clock: 5.668ns
   Maximum combinational path delay: 9.024ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RESULT_cmp_eq00001'
  Total number of paths / destination ports: 4620 / 32
-------------------------------------------------------------------------
Offset:              9.170ns (Levels of Logic = 36)
  Source:            OPERATION<1> (PAD)
  Destination:       RESULT_31 (LATCH)
  Destination Clock: RESULT_cmp_eq00001 falling

  Data Path: OPERATION<1> to RESULT_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.849   0.900  OPERATION_1_IBUF (OPERATION_1_IBUF)
     LUT3:I0->O           63   0.648   1.304  RESULT_cmp_eq000111 (N36)
     LUT4:I2->O            1   0.648   0.000  Maddsub_mux0000_addsub0000_lut<0> (Maddsub_mux0000_addsub0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Maddsub_mux0000_addsub0000_cy<0> (Maddsub_mux0000_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<1> (Maddsub_mux0000_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<2> (Maddsub_mux0000_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<3> (Maddsub_mux0000_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<4> (Maddsub_mux0000_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<5> (Maddsub_mux0000_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<6> (Maddsub_mux0000_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<7> (Maddsub_mux0000_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<8> (Maddsub_mux0000_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<9> (Maddsub_mux0000_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<10> (Maddsub_mux0000_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<11> (Maddsub_mux0000_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<12> (Maddsub_mux0000_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<13> (Maddsub_mux0000_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<14> (Maddsub_mux0000_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<15> (Maddsub_mux0000_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<16> (Maddsub_mux0000_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<17> (Maddsub_mux0000_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<18> (Maddsub_mux0000_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<19> (Maddsub_mux0000_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<20> (Maddsub_mux0000_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<21> (Maddsub_mux0000_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<22> (Maddsub_mux0000_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<23> (Maddsub_mux0000_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<24> (Maddsub_mux0000_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<25> (Maddsub_mux0000_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<26> (Maddsub_mux0000_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<27> (Maddsub_mux0000_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<28> (Maddsub_mux0000_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  Maddsub_mux0000_addsub0000_cy<29> (Maddsub_mux0000_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  Maddsub_mux0000_addsub0000_cy<30> (Maddsub_mux0000_addsub0000_cy<30>)
     XORCY:CI->O           1   0.844   0.500  Maddsub_mux0000_addsub0000_xor<31> (mux0000_addsub0000<31>)
     LUT4:I1->O            3   0.643   0.000  RESULT_mux0006<31>35 (RESULT_mux0006<31>)
     LDCP:D                    0.252          RESULT_31
    ----------------------------------------
    Total                      9.170ns (6.466ns logic, 2.704ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RESULT_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            RESULT_31 (LATCH)
  Destination:       RESULT<31> (PAD)
  Source Clock:      RESULT_cmp_eq00001 falling

  Data Path: RESULT_31 to RESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             1   0.728   0.420  RESULT_31 (RESULT_31)
     OBUF:I->O                 4.520          RESULT_31_OBUF (RESULT<31>)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 64 / 1
-------------------------------------------------------------------------
Delay:               9.024ns (Levels of Logic = 19)
  Source:            A<0> (PAD)
  Destination:       ZERO (PAD)

  Data Path: A<0> to ZERO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.849   0.776  A_0_IBUF (A_0_IBUF)
     LUT4:I0->O            1   0.648   0.000  Mcompar_ZERO_cmp_eq0000_lut<0> (Mcompar_ZERO_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Mcompar_ZERO_cmp_eq0000_cy<0> (Mcompar_ZERO_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_ZERO_cmp_eq0000_cy<1> (Mcompar_ZERO_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_ZERO_cmp_eq0000_cy<2> (Mcompar_ZERO_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_ZERO_cmp_eq0000_cy<3> (Mcompar_ZERO_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_ZERO_cmp_eq0000_cy<4> (Mcompar_ZERO_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_ZERO_cmp_eq0000_cy<5> (Mcompar_ZERO_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_ZERO_cmp_eq0000_cy<6> (Mcompar_ZERO_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_ZERO_cmp_eq0000_cy<7> (Mcompar_ZERO_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_ZERO_cmp_eq0000_cy<8> (Mcompar_ZERO_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_ZERO_cmp_eq0000_cy<9> (Mcompar_ZERO_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_ZERO_cmp_eq0000_cy<10> (Mcompar_ZERO_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_ZERO_cmp_eq0000_cy<11> (Mcompar_ZERO_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_ZERO_cmp_eq0000_cy<12> (Mcompar_ZERO_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_ZERO_cmp_eq0000_cy<13> (Mcompar_ZERO_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_ZERO_cmp_eq0000_cy<14> (Mcompar_ZERO_cmp_eq0000_cy<14>)
     MUXCY:CI->O           1   0.269   0.420  Mcompar_ZERO_cmp_eq0000_cy<15> (ZERO_OBUF)
     OBUF:I->O                 4.520          ZERO_OBUF (ZERO)
    ----------------------------------------
    Total                      9.024ns (7.828ns logic, 1.196ns route)
                                       (86.7% logic, 13.3% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.13 secs
 
--> 

Total memory usage is 4513296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

