

================================================================
== Vivado HLS Report for 'cos_lut_ap_fixed_9_6_5_3_0_s'
================================================================
* Date:           Sun Feb 26 10:55:55 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_V_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %input_V)" [firmware/nnet_utils/nnet_math.h:194]   --->   Operation 5 'read' 'input_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i9 %input_V_read to i24" [firmware/nnet_utils/nnet_math.h:194]   --->   Operation 6 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i24 10430, %sext_ln1116" [firmware/nnet_utils/nnet_math.h:194]   --->   Operation 7 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_53 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %r_V, i32 16, i32 18)" [firmware/nnet_utils/nnet_math.h:93->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 8 'partselect' 'p_Val2_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_s = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %r_V, i32 18, i32 16)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 9 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.56>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_25 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 -1, i3 %p_Result_s)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 10 'bitconcatenate' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.84ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_25, i1 true) nounwind" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 11 'cttz' 'l' <Predicate = true> <Delay = 0.84> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 12 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.88ns)   --->   "%sub_ln894 = sub nsw i32 3, %l" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 13 'sub' 'sub_ln894' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i3" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 14 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.88ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 15 'add' 'lsb_index' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_10 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 16 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.84ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_10, 0" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 17 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i2" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 18 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.43ns)   --->   "%sub_ln897 = sub i2 1, %trunc_ln897" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 19 'sub' 'sub_ln897' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%zext_ln897 = zext i2 %sub_ln897 to i3" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 20 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%lshr_ln897 = lshr i3 -1, %zext_ln897" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 21 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%p_Result_16 = and i3 %p_Val2_53, %lshr_ln897" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 22 'and' 'p_Result_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.49ns) (out node of the LUT)   --->   "%icmp_ln897_2 = icmp ne i3 %p_Result_16, 0" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 23 'icmp' 'icmp_ln897_2' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_s)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_2" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 24 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_s)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 25 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_s)   --->   "%xor_ln899 = xor i1 %tmp_11, true" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 26 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.57ns)   --->   "%add_ln899 = add i3 3, %trunc_ln894" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 27 'add' 'add_ln899' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_s)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i3.i3(i3 %p_Val2_53, i3 %add_ln899) nounwind" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 28 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_s)   --->   "%and_ln899 = and i1 %p_Result_17, %xor_ln899" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 29 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_s)   --->   "%or_ln899 = or i1 %and_ln899, %a" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 30 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln899_s = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 31 'bitconcatenate' 'or_ln899_s' <Predicate = true> <Delay = 0.12>
ST_2 : Operation 32 [1/1] (0.85ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 32 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m = zext i3 %p_Val2_53 to i64" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 33 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln907_2 = zext i3 %p_Val2_53 to i32" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 34 'zext' 'zext_ln907_2' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.88ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 35 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_2, %add_ln908" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 36 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 37 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.88ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 38 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln908_2 = zext i32 %sub_ln908 to i64" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 39 'zext' 'zext_ln908_2' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_2" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 40 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m_12 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 41 'select' 'm_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln911 = zext i32 %or_ln899_s to i64" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 42 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_13 = add i64 %zext_ln911, %m_12" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 43 'add' 'm_13' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_13, i32 1, i32 63)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 44 'partselect' 'm_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%m_22 = zext i63 %m_s to i64" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 45 'zext' 'm_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_13, i32 54)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 46 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.73ns)   --->   "%sub_ln915 = sub i11 1022, %trunc_ln893" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 47 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.73ns)   --->   "%add_ln915 = add i11 1, %sub_ln915" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 48 'add' 'add_ln915' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln915 = select i1 %tmp_12, i11 %add_ln915, i11 %sub_ln915" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 49 'select' 'select_ln915' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %select_ln915)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 50 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_26 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_22, i12 %tmp_8, i32 52, i32 63)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 51 'partset' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_26 to double" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 52 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_13, i32 1, i32 52)" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 53 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.61ns)   --->   "%icmp_ln924 = icmp ne i11 %select_ln915, -1" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 54 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.98ns)   --->   "%icmp_ln924_2 = icmp eq i52 %trunc_ln6, 0" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 55 'icmp' 'icmp_ln924_2' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.12ns)   --->   "%or_ln924 = or i1 %icmp_ln924_2, %icmp_ln924" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 56 'or' 'or_ln924' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [2/2] (2.01ns)   --->   "%tmp = fcmp oeq double %bitcast_ln729, 1.250000e-01" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 57 'dcmp' 'tmp' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [2/2] (2.01ns)   --->   "%tmp_5 = fcmp oeq double %bitcast_ln729, 8.750000e-01" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 58 'dcmp' 'tmp_5' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [2/2] (2.01ns)   --->   "%tmp_6 = fcmp oeq double %bitcast_ln729, 3.750000e-01" [firmware/nnet_utils/nnet_math.h:155->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 59 'dcmp' 'tmp_6' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [2/2] (2.01ns)   --->   "%tmp_7 = fcmp oeq double %bitcast_ln729, 6.250000e-01" [firmware/nnet_utils/nnet_math.h:155->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 60 'dcmp' 'tmp_7' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.72>
ST_4 : Operation 61 [1/1] (0.57ns)   --->   "%add_ln147 = add i3 -3, %p_Val2_53" [firmware/nnet_utils/nnet_math.h:147->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 61 'add' 'add_ln147' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_9 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %add_ln147, i32 1, i32 2)" [firmware/nnet_utils/nnet_math.h:147->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 62 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.34ns)   --->   "%icmp_ln147 = icmp eq i2 %tmp_9, 0" [firmware/nnet_utils/nnet_math.h:147->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 63 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.49ns)   --->   "%icmp_ln879 = icmp eq i3 %p_Val2_53, 2" [firmware/nnet_utils/nnet_math.h:148->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 64 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.49ns)   --->   "%icmp_ln879_2 = icmp eq i3 %p_Val2_53, -3" [firmware/nnet_utils/nnet_math.h:148->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 65 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln154_4)   --->   "%or_ln148 = or i1 %icmp_ln879, %icmp_ln879_2" [firmware/nnet_utils/nnet_math.h:148->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 66 'or' 'or_ln148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.49ns)   --->   "%icmp_ln146 = icmp eq i3 %p_Val2_53, -2" [firmware/nnet_utils/nnet_math.h:146->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 67 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.49ns)   --->   "%icmp_ln146_1 = icmp eq i3 %p_Val2_53, 1" [firmware/nnet_utils/nnet_math.h:146->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 68 'icmp' 'icmp_ln146_1' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln154_3)   --->   "%or_ln146 = or i1 %icmp_ln146, %icmp_ln146_1" [firmware/nnet_utils/nnet_math.h:146->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 69 'or' 'or_ln146' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.49ns)   --->   "%icmp_ln146_2 = icmp ne i3 %p_Val2_53, -2" [firmware/nnet_utils/nnet_math.h:146->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 70 'icmp' 'icmp_ln146_2' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.49ns)   --->   "%icmp_ln146_3 = icmp ne i3 %p_Val2_53, 1" [firmware/nnet_utils/nnet_math.h:146->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 71 'icmp' 'icmp_ln146_3' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_1)   --->   "%and_ln147 = and i1 %icmp_ln146_3, %icmp_ln147" [firmware/nnet_utils/nnet_math.h:147->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 72 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln147_1 = and i1 %and_ln147, %icmp_ln146_2" [firmware/nnet_utils/nnet_math.h:147->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 73 'and' 'and_ln147_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/2] (2.01ns)   --->   "%tmp = fcmp oeq double %bitcast_ln729, 1.250000e-01" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 74 'dcmp' 'tmp' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.49ns)   --->   "%icmp_ln885 = icmp ne i3 %p_Val2_53, 0" [firmware/nnet_utils/nnet_math.h:151->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 75 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/2] (2.01ns)   --->   "%tmp_5 = fcmp oeq double %bitcast_ln729, 8.750000e-01" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 76 'dcmp' 'tmp_5' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%or_ln154_1 = or i1 %tmp, %tmp_5" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 77 'or' 'or_ln154_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%and_ln154_1 = and i1 %or_ln924, %or_ln154_1" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 78 'and' 'and_ln154_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln154 = and i1 %and_ln154_1, %icmp_ln885" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 79 'and' 'and_ln154' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (2.01ns)   --->   "%tmp_6 = fcmp oeq double %bitcast_ln729, 3.750000e-01" [firmware/nnet_utils/nnet_math.h:155->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 80 'dcmp' 'tmp_6' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/2] (2.01ns)   --->   "%tmp_7 = fcmp oeq double %bitcast_ln729, 6.250000e-01" [firmware/nnet_utils/nnet_math.h:155->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 81 'dcmp' 'tmp_7' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln154)   --->   "%or_ln155 = or i1 %tmp_6, %tmp_7" [firmware/nnet_utils/nnet_math.h:155->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 82 'or' 'or_ln155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln154)   --->   "%and_ln155_1 = and i1 %or_ln924, %or_ln155" [firmware/nnet_utils/nnet_math.h:155->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 83 'and' 'and_ln155_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln154)   --->   "%and_ln155 = and i1 %and_ln155_1, %icmp_ln885" [firmware/nnet_utils/nnet_math.h:155->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 84 'and' 'and_ln155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln154_4)   --->   "%select_ln154 = select i1 %and_ln154, i4 5, i4 -6" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 85 'select' 'select_ln154' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln154 = or i1 %and_ln154, %and_ln155" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 86 'or' 'or_ln154' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln154_4)   --->   "%select_ln154_1 = select i1 %and_ln147_1, i4 -8, i4 0" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 87 'select' 'select_ln154_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln154_3)   --->   "%or_ln154_2 = or i1 %and_ln147_1, %or_ln146" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 88 'or' 'or_ln154_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln154_4)   --->   "%select_ln154_2 = select i1 %or_ln148, i5 0, i5 8" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 89 'select' 'select_ln154_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln154_4)   --->   "%select_ln154_3 = select i1 %or_ln154, i4 %select_ln154, i4 %select_ln154_1" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 90 'select' 'select_ln154_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln154_4)   --->   "%sext_ln154 = sext i4 %select_ln154_3 to i5" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 91 'sext' 'sext_ln154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln154_3 = or i1 %or_ln154, %or_ln154_2" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 92 'or' 'or_ln154_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln154_4 = select i1 %or_ln154_3, i5 %sext_ln154, i5 %select_ln154_2" [firmware/nnet_utils/nnet_math.h:154->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 93 'select' 'select_ln154_4' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "ret i5 %select_ln154_4" [firmware/nnet_utils/nnet_math.h:196]   --->   Operation 94 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_V_read   (read          ) [ 00000]
sext_ln1116    (sext          ) [ 00000]
r_V            (mul           ) [ 00000]
p_Val2_53      (partselect    ) [ 01111]
p_Result_s     (partselect    ) [ 01100]
p_Result_25    (bitconcatenate) [ 00000]
l              (cttz          ) [ 00000]
trunc_ln893    (trunc         ) [ 01010]
sub_ln894      (sub           ) [ 01010]
trunc_ln894    (trunc         ) [ 00000]
lsb_index      (add           ) [ 00000]
tmp_10         (partselect    ) [ 00000]
icmp_ln897     (icmp          ) [ 00000]
trunc_ln897    (trunc         ) [ 00000]
sub_ln897      (sub           ) [ 00000]
zext_ln897     (zext          ) [ 00000]
lshr_ln897     (lshr          ) [ 00000]
p_Result_16    (and           ) [ 00000]
icmp_ln897_2   (icmp          ) [ 00000]
a              (and           ) [ 00000]
tmp_11         (bitselect     ) [ 00000]
xor_ln899      (xor           ) [ 00000]
add_ln899      (add           ) [ 00000]
p_Result_17    (bitselect     ) [ 00000]
and_ln899      (and           ) [ 00000]
or_ln899       (or            ) [ 00000]
or_ln899_s     (bitconcatenate) [ 01010]
icmp_ln908     (icmp          ) [ 01010]
m              (zext          ) [ 00000]
zext_ln907_2   (zext          ) [ 00000]
add_ln908      (add           ) [ 00000]
lshr_ln908     (lshr          ) [ 00000]
zext_ln908     (zext          ) [ 00000]
sub_ln908      (sub           ) [ 00000]
zext_ln908_2   (zext          ) [ 00000]
shl_ln908      (shl           ) [ 00000]
m_12           (select        ) [ 00000]
zext_ln911     (zext          ) [ 00000]
m_13           (add           ) [ 00000]
m_s            (partselect    ) [ 00000]
m_22           (zext          ) [ 00000]
tmp_12         (bitselect     ) [ 00000]
sub_ln915      (sub           ) [ 00000]
add_ln915      (add           ) [ 00000]
select_ln915   (select        ) [ 00000]
tmp_8          (bitconcatenate) [ 00000]
p_Result_26    (partset       ) [ 00000]
bitcast_ln729  (bitcast       ) [ 01001]
trunc_ln6      (partselect    ) [ 00000]
icmp_ln924     (icmp          ) [ 00000]
icmp_ln924_2   (icmp          ) [ 00000]
or_ln924       (or            ) [ 01001]
add_ln147      (add           ) [ 00000]
tmp_9          (partselect    ) [ 00000]
icmp_ln147     (icmp          ) [ 00000]
icmp_ln879     (icmp          ) [ 00000]
icmp_ln879_2   (icmp          ) [ 00000]
or_ln148       (or            ) [ 00000]
icmp_ln146     (icmp          ) [ 00000]
icmp_ln146_1   (icmp          ) [ 00000]
or_ln146       (or            ) [ 00000]
icmp_ln146_2   (icmp          ) [ 00000]
icmp_ln146_3   (icmp          ) [ 00000]
and_ln147      (and           ) [ 00000]
and_ln147_1    (and           ) [ 00000]
tmp            (dcmp          ) [ 00000]
icmp_ln885     (icmp          ) [ 00000]
tmp_5          (dcmp          ) [ 00000]
or_ln154_1     (or            ) [ 00000]
and_ln154_1    (and           ) [ 00000]
and_ln154      (and           ) [ 00000]
tmp_6          (dcmp          ) [ 00000]
tmp_7          (dcmp          ) [ 00000]
or_ln155       (or            ) [ 00000]
and_ln155_1    (and           ) [ 00000]
and_ln155      (and           ) [ 00000]
select_ln154   (select        ) [ 00000]
or_ln154       (or            ) [ 00000]
select_ln154_1 (select        ) [ 00000]
or_ln154_2     (or            ) [ 00000]
select_ln154_2 (select        ) [ 00000]
select_ln154_3 (select        ) [ 00000]
sext_ln154     (sext          ) [ 00000]
or_ln154_3     (or            ) [ 00000]
select_ln154_4 (select        ) [ 00000]
ret_ln196      (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i29.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="input_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="0" index="1" bw="9" slack="0"/>
<pin id="113" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sext_ln1116_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="0"/>
<pin id="138" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_Val2_53_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="24" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="0" index="3" bw="6" slack="0"/>
<pin id="145" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_53/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_Result_s_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="24" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="0"/>
<pin id="153" dir="0" index="3" bw="6" slack="0"/>
<pin id="154" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_Result_25_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="1"/>
<pin id="162" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_25/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="l_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln893_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sub_ln894_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln894_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="lsb_index_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_10_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="0" index="3" bw="6" slack="0"/>
<pin id="198" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln897_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="31" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln897_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sub_ln897_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="2" slack="0"/>
<pin id="216" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln897_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="lshr_ln897_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="2" slack="0"/>
<pin id="226" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_Result_16_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="1"/>
<pin id="231" dir="0" index="1" bw="3" slack="0"/>
<pin id="232" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_16/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln897_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_2/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="a_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_11_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="xor_ln899_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln899_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="3" slack="0"/>
<pin id="263" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_Result_17_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="3" slack="1"/>
<pin id="269" dir="0" index="2" bw="3" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="and_ln899_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="or_ln899_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="or_ln899_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln899_s/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln908_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="m_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="2"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln907_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="2"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_2/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln908_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="lshr_ln908_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln908_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sub_ln908_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="1"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln908_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_2/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="shl_ln908_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="m_12_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="64" slack="0"/>
<pin id="339" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_12/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln911_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="m_13_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="64" slack="0"/>
<pin id="348" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_13/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="m_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="63" slack="0"/>
<pin id="353" dir="0" index="1" bw="64" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="0" index="3" bw="7" slack="0"/>
<pin id="356" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="m_22_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="63" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_22/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_12_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="0" index="2" bw="7" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sub_ln915_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="0" index="1" bw="11" slack="1"/>
<pin id="376" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln915_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="11" slack="0"/>
<pin id="381" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="select_ln915_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="11" slack="0"/>
<pin id="387" dir="0" index="2" bw="11" slack="0"/>
<pin id="388" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_8_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="11" slack="0"/>
<pin id="396" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_Result_26_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="0" index="1" bw="63" slack="0"/>
<pin id="403" dir="0" index="2" bw="12" slack="0"/>
<pin id="404" dir="0" index="3" bw="7" slack="0"/>
<pin id="405" dir="0" index="4" bw="7" slack="0"/>
<pin id="406" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="bitcast_ln729_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln6_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="52" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="0" index="3" bw="7" slack="0"/>
<pin id="425" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln924_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln924_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="52" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924_2/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln924_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln147_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="0"/>
<pin id="450" dir="0" index="1" bw="3" slack="3"/>
<pin id="451" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_9_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="0"/>
<pin id="455" dir="0" index="1" bw="3" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="0" index="3" bw="3" slack="0"/>
<pin id="458" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln147_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln879_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="3"/>
<pin id="471" dir="0" index="1" bw="3" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln879_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="3"/>
<pin id="476" dir="0" index="1" bw="3" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="or_ln148_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln146_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="3"/>
<pin id="487" dir="0" index="1" bw="2" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln146_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="3"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146_1/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="or_ln146_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln146/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln146_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="3" slack="3"/>
<pin id="503" dir="0" index="1" bw="2" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146_2/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln146_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="3"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146_3/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="and_ln147_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="and_ln147_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147_1/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln885_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="3"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="or_ln154_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln154_1/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="and_ln154_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln154_1/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="and_ln154_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln154/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="or_ln155_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln155/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="and_ln155_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln155_1/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="and_ln155_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln155/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="select_ln154_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="4" slack="0"/>
<pin id="565" dir="0" index="2" bw="4" slack="0"/>
<pin id="566" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln154_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln154/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="select_ln154_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="4" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154_1/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="or_ln154_2_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln154_2/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln154_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="5" slack="0"/>
<pin id="594" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154_2/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="select_ln154_3_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="4" slack="0"/>
<pin id="601" dir="0" index="2" bw="4" slack="0"/>
<pin id="602" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154_3/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sext_ln154_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="4" slack="0"/>
<pin id="608" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln154/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="or_ln154_3_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln154_3/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="select_ln154_4_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="4" slack="0"/>
<pin id="619" dir="0" index="2" bw="5" slack="0"/>
<pin id="620" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154_4/4 "/>
</bind>
</comp>

<comp id="624" class="1007" name="r_V_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="24" slack="0"/>
<pin id="626" dir="0" index="1" bw="9" slack="0"/>
<pin id="627" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="p_Val2_53_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="1"/>
<pin id="634" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_53 "/>
</bind>
</comp>

<comp id="648" class="1005" name="p_Result_s_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="3" slack="1"/>
<pin id="650" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="653" class="1005" name="trunc_ln893_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="11" slack="1"/>
<pin id="655" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="658" class="1005" name="sub_ln894_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894 "/>
</bind>
</comp>

<comp id="664" class="1005" name="or_ln899_s_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln899_s "/>
</bind>
</comp>

<comp id="669" class="1005" name="icmp_ln908_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="674" class="1005" name="bitcast_ln729_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="1"/>
<pin id="676" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln729 "/>
</bind>
</comp>

<comp id="682" class="1005" name="or_ln924_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln924 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="76" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="78" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="80" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="82" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="110" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="158" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="165" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="177" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="207"><net_src comp="193" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="177" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="203" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="38" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="187" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="183" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="260" pin="2"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="254" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="240" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="279" pin="2"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="187" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="46" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="309"><net_src comp="48" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="302" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="299" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="325" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="316" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="341"><net_src comp="329" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="335" pin="3"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="52" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="26" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="54" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="364"><net_src comp="351" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="56" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="345" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="50" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="58" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="60" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="365" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="373" pin="2"/><net_sink comp="384" pin=2"/></net>

<net id="397"><net_src comp="62" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="64" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="384" pin="3"/><net_sink comp="392" pin=2"/></net>

<net id="407"><net_src comp="66" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="361" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="392" pin="3"/><net_sink comp="400" pin=2"/></net>

<net id="410"><net_src comp="68" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="411"><net_src comp="54" pin="0"/><net_sink comp="400" pin=4"/></net>

<net id="415"><net_src comp="400" pin="5"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="426"><net_src comp="70" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="345" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="26" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="68" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="434"><net_src comp="384" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="72" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="420" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="74" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="430" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="84" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="459"><net_src comp="86" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="448" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="26" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="88" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="467"><net_src comp="453" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="90" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="92" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="84" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="469" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="94" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="96" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="485" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="94" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="96" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="506" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="463" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="501" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="36" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="116" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="121" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="534" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="523" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="126" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="131" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="545" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="551" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="523" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="539" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="98" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="100" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="539" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="556" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="517" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="102" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="104" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="588"><net_src comp="517" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="495" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="595"><net_src comp="479" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="106" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="108" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="603"><net_src comp="570" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="562" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="576" pin="3"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="598" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="570" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="584" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="606" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="590" pin="3"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="4" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="136" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="630"><net_src comp="624" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="631"><net_src comp="624" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="635"><net_src comp="140" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="639"><net_src comp="632" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="641"><net_src comp="632" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="642"><net_src comp="632" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="643"><net_src comp="632" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="644"><net_src comp="632" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="645"><net_src comp="632" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="646"><net_src comp="632" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="647"><net_src comp="632" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="651"><net_src comp="149" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="656"><net_src comp="173" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="661"><net_src comp="177" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="667"><net_src comp="285" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="672"><net_src comp="293" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="677"><net_src comp="412" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="681"><net_src comp="674" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="685"><net_src comp="442" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="551" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: cos_lut<ap_fixed<9, 6, 5, 3, 0> > : input_V | {1 }
  - Chain level:
	State 1
		r_V : 1
		p_Val2_53 : 2
		p_Result_s : 2
	State 2
		l : 1
		trunc_ln893 : 2
		sub_ln894 : 2
		trunc_ln894 : 3
		lsb_index : 3
		tmp_10 : 4
		icmp_ln897 : 5
		trunc_ln897 : 3
		sub_ln897 : 4
		zext_ln897 : 5
		lshr_ln897 : 6
		p_Result_16 : 7
		icmp_ln897_2 : 7
		a : 8
		tmp_11 : 4
		xor_ln899 : 5
		add_ln899 : 4
		p_Result_17 : 5
		and_ln899 : 5
		or_ln899 : 8
		or_ln899_s : 8
		icmp_ln908 : 4
	State 3
		lshr_ln908 : 1
		zext_ln908 : 2
		zext_ln908_2 : 1
		shl_ln908 : 2
		m_12 : 3
		m_13 : 4
		m_s : 5
		m_22 : 6
		tmp_12 : 5
		add_ln915 : 1
		select_ln915 : 6
		tmp_8 : 7
		p_Result_26 : 8
		bitcast_ln729 : 9
		trunc_ln6 : 5
		icmp_ln924 : 7
		icmp_ln924_2 : 6
		or_ln924 : 8
		tmp : 10
		tmp_5 : 10
		tmp_6 : 10
		tmp_7 : 10
	State 4
		tmp_9 : 1
		icmp_ln147 : 2
		or_ln148 : 1
		or_ln146 : 1
		and_ln147 : 3
		and_ln147_1 : 3
		or_ln154_1 : 1
		and_ln154_1 : 1
		and_ln154 : 1
		or_ln155 : 1
		and_ln155_1 : 1
		and_ln155 : 1
		select_ln154 : 1
		or_ln154 : 1
		select_ln154_1 : 3
		or_ln154_2 : 3
		select_ln154_2 : 1
		select_ln154_3 : 4
		sext_ln154 : 5
		or_ln154_3 : 3
		select_ln154_4 : 6
		ret_ln196 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_116        |    0    |   130   |    84   |
|   dcmp   |        grp_fu_121        |    0    |   130   |    84   |
|          |        grp_fu_126        |    0    |   130   |    84   |
|          |        grp_fu_131        |    0    |   130   |    84   |
|----------|--------------------------|---------|---------|---------|
|          |     lsb_index_fu_187     |    0    |    0    |    39   |
|          |     add_ln899_fu_260     |    0    |    0    |    11   |
|    add   |     add_ln908_fu_305     |    0    |    0    |    39   |
|          |        m_13_fu_345       |    0    |    0    |    71   |
|          |     add_ln915_fu_378     |    0    |    0    |    18   |
|          |     add_ln147_fu_448     |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln897_fu_203    |    0    |    0    |    20   |
|          |    icmp_ln897_2_fu_234   |    0    |    0    |    9    |
|          |     icmp_ln908_fu_293    |    0    |    0    |    20   |
|          |     icmp_ln924_fu_430    |    0    |    0    |    13   |
|          |    icmp_ln924_2_fu_436   |    0    |    0    |    29   |
|          |     icmp_ln147_fu_463    |    0    |    0    |    8    |
|   icmp   |     icmp_ln879_fu_469    |    0    |    0    |    9    |
|          |    icmp_ln879_2_fu_474   |    0    |    0    |    9    |
|          |     icmp_ln146_fu_485    |    0    |    0    |    9    |
|          |    icmp_ln146_1_fu_490   |    0    |    0    |    9    |
|          |    icmp_ln146_2_fu_501   |    0    |    0    |    9    |
|          |    icmp_ln146_3_fu_506   |    0    |    0    |    9    |
|          |     icmp_ln885_fu_523    |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
|          |     sub_ln894_fu_177     |    0    |    0    |    39   |
|    sub   |     sub_ln897_fu_213     |    0    |    0    |    9    |
|          |     sub_ln908_fu_320     |    0    |    0    |    39   |
|          |     sub_ln915_fu_373     |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|   lshr   |     lshr_ln897_fu_223    |    0    |    0    |    5    |
|          |     lshr_ln908_fu_310    |    0    |    0    |    92   |
|----------|--------------------------|---------|---------|---------|
|          |        m_12_fu_335       |    0    |    0    |    63   |
|          |    select_ln915_fu_384   |    0    |    0    |    11   |
|          |    select_ln154_fu_562   |    0    |    0    |    4    |
|  select  |   select_ln154_1_fu_576  |    0    |    0    |    4    |
|          |   select_ln154_2_fu_590  |    0    |    0    |    5    |
|          |   select_ln154_3_fu_598  |    0    |    0    |    4    |
|          |   select_ln154_4_fu_616  |    0    |    0    |    5    |
|----------|--------------------------|---------|---------|---------|
|    shl   |     shl_ln908_fu_329     |    0    |    0    |    92   |
|----------|--------------------------|---------|---------|---------|
|   cttz   |         l_fu_165         |    0    |    40   |    36   |
|----------|--------------------------|---------|---------|---------|
|          |    p_Result_16_fu_229    |    0    |    0    |    3    |
|          |         a_fu_240         |    0    |    0    |    2    |
|          |     and_ln899_fu_273     |    0    |    0    |    2    |
|          |     and_ln147_fu_511     |    0    |    0    |    2    |
|    and   |    and_ln147_1_fu_517    |    0    |    0    |    2    |
|          |    and_ln154_1_fu_534    |    0    |    0    |    2    |
|          |     and_ln154_fu_539     |    0    |    0    |    2    |
|          |    and_ln155_1_fu_551    |    0    |    0    |    2    |
|          |     and_ln155_fu_556     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln899_fu_279     |    0    |    0    |    2    |
|          |      or_ln924_fu_442     |    0    |    0    |    2    |
|          |      or_ln148_fu_479     |    0    |    0    |    2    |
|          |      or_ln146_fu_495     |    0    |    0    |    2    |
|    or    |     or_ln154_1_fu_528    |    0    |    0    |    2    |
|          |      or_ln155_fu_545     |    0    |    0    |    2    |
|          |      or_ln154_fu_570     |    0    |    0    |    2    |
|          |     or_ln154_2_fu_584    |    0    |    0    |    2    |
|          |     or_ln154_3_fu_610    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln899_fu_254     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    mul   |        r_V_fu_624        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   | input_V_read_read_fu_110 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   sext   |    sext_ln1116_fu_136    |    0    |    0    |    0    |
|          |     sext_ln154_fu_606    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Val2_53_fu_140     |    0    |    0    |    0    |
|          |     p_Result_s_fu_149    |    0    |    0    |    0    |
|partselect|       tmp_10_fu_193      |    0    |    0    |    0    |
|          |        m_s_fu_351        |    0    |    0    |    0    |
|          |     trunc_ln6_fu_420     |    0    |    0    |    0    |
|          |       tmp_9_fu_453       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    p_Result_25_fu_158    |    0    |    0    |    0    |
|bitconcatenate|     or_ln899_s_fu_285    |    0    |    0    |    0    |
|          |       tmp_8_fu_392       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    trunc_ln893_fu_173    |    0    |    0    |    0    |
|   trunc  |    trunc_ln894_fu_183    |    0    |    0    |    0    |
|          |    trunc_ln897_fu_209    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln897_fu_219    |    0    |    0    |    0    |
|          |         m_fu_299         |    0    |    0    |    0    |
|          |    zext_ln907_2_fu_302   |    0    |    0    |    0    |
|   zext   |     zext_ln908_fu_316    |    0    |    0    |    0    |
|          |    zext_ln908_2_fu_325   |    0    |    0    |    0    |
|          |     zext_ln911_fu_342    |    0    |    0    |    0    |
|          |        m_22_fu_361       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_11_fu_246      |    0    |    0    |    0    |
| bitselect|    p_Result_17_fu_266    |    0    |    0    |    0    |
|          |       tmp_12_fu_365      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  partset |    p_Result_26_fu_400    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |   560   |   1152  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|bitcast_ln729_reg_674|   64   |
|  icmp_ln908_reg_669 |    1   |
|  or_ln899_s_reg_664 |   32   |
|   or_ln924_reg_682  |    1   |
|  p_Result_s_reg_648 |    3   |
|  p_Val2_53_reg_632  |    3   |
|  sub_ln894_reg_658  |   32   |
| trunc_ln893_reg_653 |   11   |
+---------------------+--------+
|        Total        |   147  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_116 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_121 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_126 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_131 |  p0  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   512  ||  2.412  ||    36   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   560  |  1152  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |   147  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   707  |  1188  |
+-----------+--------+--------+--------+--------+
