# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# File: C:\Users\jackm\github\ECE3710\Final Project\ECE3710FinalProject.csv
# Generated on: Fri Dec 17 15:12:52 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
RGB[23],Output,PIN_J14,8A,B8A_N0,PIN_J14,3.3-V LVTTL,,,,,,,,,,,,,
RGB[22],Output,PIN_G15,8A,B8A_N0,PIN_G15,3.3-V LVTTL,,,,,,,,,,,,,
RGB[21],Output,PIN_F15,8A,B8A_N0,PIN_F15,3.3-V LVTTL,,,,,,,,,,,,,
RGB[20],Output,PIN_H14,8A,B8A_N0,PIN_H14,3.3-V LVTTL,,,,,,,,,,,,,
RGB[19],Output,PIN_F14,8A,B8A_N0,PIN_F14,3.3-V LVTTL,,,,,,,,,,,,,
RGB[18],Output,PIN_H13,8A,B8A_N0,PIN_H13,3.3-V LVTTL,,,,,,,,,,,,,
RGB[17],Output,PIN_G13,8A,B8A_N0,PIN_G13,3.3-V LVTTL,,,,,,,,,,,,,
RGB[16],Output,PIN_B13,8A,B8A_N0,PIN_B13,3.3-V LVTTL,,,,,,,,,,,,,
RGB[15],Output,PIN_E11,8A,B8A_N0,PIN_E11,3.3-V LVTTL,,,,,,,,,,,,,
RGB[14],Output,PIN_F11,8A,B8A_N0,PIN_F11,3.3-V LVTTL,,,,,,,,,,,,,
RGB[13],Output,PIN_G12,8A,B8A_N0,PIN_G12,3.3-V LVTTL,,,,,,,,,,,,,
RGB[12],Output,PIN_G11,8A,B8A_N0,PIN_G11,3.3-V LVTTL,,,,,,,,,,,,,
RGB[11],Output,PIN_G10,8A,B8A_N0,PIN_G10,3.3-V LVTTL,,,,,,,,,,,,,
RGB[10],Output,PIN_H12,8A,B8A_N0,PIN_H12,3.3-V LVTTL,,,,,,,,,,,,,
RGB[9],Output,PIN_J10,8A,B8A_N0,PIN_J10,3.3-V LVTTL,,,,,,,,,,,,,
RGB[8],Output,PIN_J9,8A,B8A_N0,PIN_J9,3.3-V LVTTL,,,,,,,,,,,,,
RGB[7],Output,PIN_F13,8A,B8A_N0,PIN_F13,3.3-V LVTTL,,,,,,,,,,,,,
RGB[6],Output,PIN_E12,8A,B8A_N0,PIN_E12,3.3-V LVTTL,,,,,,,,,,,,,
RGB[5],Output,PIN_D12,8A,B8A_N0,PIN_D12,3.3-V LVTTL,,,,,,,,,,,,,
RGB[4],Output,PIN_C12,8A,B8A_N0,PIN_C12,3.3-V LVTTL,,,,,,,,,,,,,
RGB[3],Output,PIN_B12,8A,B8A_N0,PIN_B12,3.3-V LVTTL,,,,,,,,,,,,,
RGB[2],Output,PIN_E13,8A,B8A_N0,PIN_E13,3.3-V LVTTL,,,,,,,,,,,,,
RGB[1],Output,PIN_C13,8A,B8A_N0,PIN_C13,3.3-V LVTTL,,,,,,,,,,,,,
RGB[0],Output,PIN_A13,8A,B8A_N0,PIN_A13,3.3-V LVTTL,,,,,,,,,,,,,
center,Input,PIN_W15,3B,B3B_N0,PIN_W15,3.3-V LVTTL,,,,,,,,,,,,,
clk,Input,PIN_AF14,3B,B3B_N0,PIN_AF14,3.3-V LVTTL,,,,,,,,,,,,,
hsync,Output,PIN_B11,8A,B8A_N0,PIN_B11,3.3-V LVTTL,,,,,,,,,,,,,
left,Input,PIN_Y16,3B,B3B_N0,PIN_Y16,3.3-V LVTTL,,,,,,,,,,,,,
right,Input,PIN_AA15,3B,B3B_N0,PIN_AA15,3.3-V LVTTL,,,,,,,,,,,,,
rst,Input,PIN_AB12,3A,B3A_N0,PIN_AB12,3.3-V LVTTL,,,,,,,,,,,,,
vga_blank_n,Output,PIN_F10,8A,B8A_N0,PIN_F10,3.3-V LVTTL,,,,,,,,,,,,,
vga_clk,Output,PIN_A11,8A,B8A_N0,PIN_A11,3.3-V LVTTL,,,,,,,,,,,,,
vsync,Output,PIN_D11,8A,B8A_N0,PIN_D11,3.3-V LVTTL,,,,,,,,,,,,,
