From fe7c7c329001f708ea992eadc3231b4e0fc69731 Mon Sep 17 00:00:00 2001
From: Ralf Gliese <gliese@elrest.de>
Date: Fri, 17 May 2019 08:41:26 +0200
Subject: [PATCH] dts: vtpctp: change emmc and weim pin mux configuration

Signed-off-by: Ralf Gliese <gliese@elrest.de>
---
 arch/arm/boot/dts/imx6qdl-vtpctp.dtsi | 117 +++++++++++++++++-----------------
 1 file changed, 58 insertions(+), 59 deletions(-)

diff --git a/arch/arm/boot/dts/imx6qdl-vtpctp.dtsi b/arch/arm/boot/dts/imx6qdl-vtpctp.dtsi
index 384ff55..62a62db 100644
--- a/arch/arm/boot/dts/imx6qdl-vtpctp.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-vtpctp.dtsi
@@ -788,16 +788,16 @@
 
 		pinctrl_usdhc3: usdhc3grp {
 			fsl,pins = <
-				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
-				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
-				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
-				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
-				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
-				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
-				MX6QDL_PAD_SD3_DAT4__SD3_DATA4		0x17059
-				MX6QDL_PAD_SD3_DAT5__SD3_DATA5		0x17059
-				MX6QDL_PAD_SD3_DAT6__SD3_DATA6		0x17059
-				MX6QDL_PAD_SD3_DAT7__SD3_DATA7		0x17059
+				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17051
+				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10051
+				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17051
+				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17051
+				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17051
+				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17051
+				MX6QDL_PAD_SD3_DAT4__SD3_DATA4		0x17051
+				MX6QDL_PAD_SD3_DAT5__SD3_DATA5		0x17051
+				MX6QDL_PAD_SD3_DAT6__SD3_DATA6		0x17051
+				MX6QDL_PAD_SD3_DAT7__SD3_DATA7		0x17051
 			>;
 		};
 
@@ -894,55 +894,54 @@
 
 		pinctrl_weim: weimnorgrp {
 			fsl,pins = <
-			MX6QDL_PAD_EIM_CS1__EIM_CS1_B		0x0b0b1
-			MX6QDL_PAD_EIM_CS0__EIM_CS0_B		0x0b0b1
-			MX6QDL_PAD_EIM_EB0__EIM_EB0_B		0x0b0b1
-			MX6QDL_PAD_EIM_EB1__EIM_EB1_B		0x0b0b1
-			MX6QDL_PAD_EIM_EB2__EIM_EB2_B		0x1b0b0
-			MX6QDL_PAD_EIM_EB3__EIM_EB3_B		0x1b0b0
-			MX6QDL_PAD_EIM_LBA__EIM_LBA_B		0x0b0b1
-			MX6QDL_PAD_EIM_OE__EIM_OE_B		0x0b0b1
-			MX6QDL_PAD_EIM_RW__EIM_RW		0x0b0b1
-			/* MX6QDL_PAD_EIM_WAIT__EIM_WAIT_B	0x0b060 */
-			MX6QDL_PAD_EIM_WAIT__GPIO5_IO00		0x0b060
-			MX6QDL_PAD_EIM_BCLK__EIM_BCLK		0x0b0b1
-			MX6QDL_PAD_CSI0_DATA_EN__EIM_DATA00 	0x1b0b0
-			MX6QDL_PAD_CSI0_VSYNC__EIM_DATA01	0x1b0b0
-			MX6QDL_PAD_CSI0_DAT4__EIM_DATA02	0x1b0b0
-			MX6QDL_PAD_CSI0_DAT5__EIM_DATA03	0x1b0b0
-			MX6QDL_PAD_CSI0_DAT6__EIM_DATA04	0x1b0b0
-			MX6QDL_PAD_CSI0_DAT7__EIM_DATA05	0x1b0b0
-			MX6QDL_PAD_CSI0_DAT8__EIM_DATA06	0x1b0b0
-			MX6QDL_PAD_CSI0_DAT9__EIM_DATA07	0x1b0b0
-			MX6QDL_PAD_CSI0_DAT12__EIM_DATA08	0x1b0b0
-			MX6QDL_PAD_CSI0_DAT13__EIM_DATA09	0x1b0b0
-			MX6QDL_PAD_CSI0_DAT14__EIM_DATA10	0x1b0b0
-			MX6QDL_PAD_CSI0_DAT15__EIM_DATA11	0x1b0b0
-			MX6QDL_PAD_CSI0_DAT16__EIM_DATA12	0x1b0b0
-			MX6QDL_PAD_CSI0_DAT17__EIM_DATA13	0x1b0b0
-			MX6QDL_PAD_CSI0_DAT18__EIM_DATA14	0x1b0b0
-			MX6QDL_PAD_CSI0_DAT19__EIM_DATA15	0x1b0b0
-			MX6QDL_PAD_EIM_DA0__EIM_AD00		0x0b0b1
-			MX6QDL_PAD_EIM_DA1__EIM_AD01		0x0b0b1
-			MX6QDL_PAD_EIM_DA2__EIM_AD02		0x0b0b1
-			MX6QDL_PAD_EIM_DA3__EIM_AD03		0x0b0b1
-			MX6QDL_PAD_EIM_DA4__EIM_AD04		0x0b0b1
-			MX6QDL_PAD_EIM_DA5__EIM_AD05		0x0b0b1
-			MX6QDL_PAD_EIM_DA6__EIM_AD06		0x0b0b1
-			MX6QDL_PAD_EIM_DA7__EIM_AD07		0x0b0b1
-			MX6QDL_PAD_EIM_DA8__EIM_AD08		0x0b0b1
-			MX6QDL_PAD_EIM_DA9__EIM_AD09		0x0b0b1
-			MX6QDL_PAD_EIM_DA10__EIM_AD10		0x0b0b1
-			MX6QDL_PAD_EIM_DA11__EIM_AD11		0x0b0b1
-			MX6QDL_PAD_EIM_DA12__EIM_AD12		0x0b0b1
-			MX6QDL_PAD_EIM_DA13__EIM_AD13		0x0b0b1
-			MX6QDL_PAD_EIM_DA14__EIM_AD14		0x0b0b1
-			MX6QDL_PAD_EIM_DA15__EIM_AD15		0x0b0b1
-			MX6QDL_PAD_EIM_A16__EIM_ADDR16		0x0b0b1
-			MX6QDL_PAD_EIM_A17__EIM_ADDR17		0x0b0b1
-			MX6QDL_PAD_EIM_A18__EIM_ADDR18		0x0b0b1
-			MX6QDL_PAD_EIM_A19__EIM_ADDR19		0x0b0b1
-			MX6QDL_PAD_EIM_A20__EIM_ADDR20		0x0b0b1
+			MX6QDL_PAD_EIM_CS1__EIM_CS1_B		0x17051
+			MX6QDL_PAD_EIM_CS0__EIM_CS0_B		0x17051
+			MX6QDL_PAD_EIM_EB0__EIM_EB0_B		0x17051
+			MX6QDL_PAD_EIM_EB1__EIM_EB1_B		0x17051
+			MX6QDL_PAD_EIM_EB2__EIM_EB2_B		0x17051
+			MX6QDL_PAD_EIM_EB3__EIM_EB3_B		0x17051
+			MX6QDL_PAD_EIM_LBA__EIM_LBA_B		0x17051
+			MX6QDL_PAD_EIM_OE__EIM_OE_B			0x17051
+			MX6QDL_PAD_EIM_RW__EIM_RW			0x17051
+			MX6QDL_PAD_EIM_WAIT__GPIO5_IO00		0x17051
+			MX6QDL_PAD_EIM_BCLK__EIM_BCLK		0x17051
+			MX6QDL_PAD_CSI0_DATA_EN__EIM_DATA00	0x17049
+			MX6QDL_PAD_CSI0_VSYNC__EIM_DATA01	0x17049
+			MX6QDL_PAD_CSI0_DAT4__EIM_DATA02	0x17049
+			MX6QDL_PAD_CSI0_DAT5__EIM_DATA03	0x17049
+			MX6QDL_PAD_CSI0_DAT6__EIM_DATA04	0x17049
+			MX6QDL_PAD_CSI0_DAT7__EIM_DATA05	0x17049
+			MX6QDL_PAD_CSI0_DAT8__EIM_DATA06	0x17049
+			MX6QDL_PAD_CSI0_DAT9__EIM_DATA07	0x17049
+			MX6QDL_PAD_CSI0_DAT12__EIM_DATA08	0x17049
+			MX6QDL_PAD_CSI0_DAT13__EIM_DATA09	0x17049
+			MX6QDL_PAD_CSI0_DAT14__EIM_DATA10	0x17049
+			MX6QDL_PAD_CSI0_DAT15__EIM_DATA11	0x17049
+			MX6QDL_PAD_CSI0_DAT16__EIM_DATA12	0x17049
+			MX6QDL_PAD_CSI0_DAT17__EIM_DATA13	0x17049
+			MX6QDL_PAD_CSI0_DAT18__EIM_DATA14	0x17049
+			MX6QDL_PAD_CSI0_DAT19__EIM_DATA15	0x17049
+			MX6QDL_PAD_EIM_DA0__EIM_AD00		0x17051
+			MX6QDL_PAD_EIM_DA1__EIM_AD01		0x17051
+			MX6QDL_PAD_EIM_DA2__EIM_AD02		0x17051
+			MX6QDL_PAD_EIM_DA3__EIM_AD03		0x17051
+			MX6QDL_PAD_EIM_DA4__EIM_AD04		0x17051
+			MX6QDL_PAD_EIM_DA5__EIM_AD05		0x17051
+			MX6QDL_PAD_EIM_DA6__EIM_AD06		0x17051
+			MX6QDL_PAD_EIM_DA7__EIM_AD07		0x17051
+			MX6QDL_PAD_EIM_DA8__EIM_AD08		0x17051
+			MX6QDL_PAD_EIM_DA9__EIM_AD09		0x17051
+			MX6QDL_PAD_EIM_DA10__EIM_AD10		0x17051
+			MX6QDL_PAD_EIM_DA11__EIM_AD11		0x17051
+			MX6QDL_PAD_EIM_DA12__EIM_AD12		0x17051
+			MX6QDL_PAD_EIM_DA13__EIM_AD13		0x17051
+			MX6QDL_PAD_EIM_DA14__EIM_AD14		0x17051
+			MX6QDL_PAD_EIM_DA15__EIM_AD15		0x17051
+			MX6QDL_PAD_EIM_A16__EIM_ADDR16		0x17051
+			MX6QDL_PAD_EIM_A17__EIM_ADDR17		0x17051
+			MX6QDL_PAD_EIM_A18__EIM_ADDR18		0x17051
+			MX6QDL_PAD_EIM_A19__EIM_ADDR19		0x17051
+			MX6QDL_PAD_EIM_A20__EIM_ADDR20		0x17051
 			>;
 		};
 
-- 
2.7.4

